Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 17 09:27:55 2022
| Host         : kickassWT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BRAM_SPI_wrapper_timing_summary_routed.rpt -rpx BRAM_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BRAM_SPI_wrapper
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.848      -23.356                      4                19237        0.052        0.000                      0                19157        2.633        0.000                       0                  9314  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
  clk_main_BRAM_SPI_clk_wiz_0_0                                                             {0.000 50.000}       100.000         10.000          
  clk_out2_BRAM_SPI_clk_wiz_0_0                                                             {0.000 4.167}        8.333           120.000         
  clk_recv_BRAM_SPI_clk_wiz_0_0                                                             {0.000 12.500}       25.000          40.000          
  clkfbout_BRAM_SPI_clk_wiz_0_0                                                             {0.000 25.000}       50.000          20.000          
clk_in_p                                                                                    {0.000 8.334}        16.667          59.999          
  clk_out_clk_wiz_0                                                                         {0.000 8.334}        16.667          59.999          
  clk_out_div_clk_wiz_0                                                                     {0.000 33.334}       66.668          15.000          
  clkfbout_clk_wiz_0                                                                        {0.000 8.334}        16.667          59.999          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                                                                    3.000        0.000                       0                     2  
  clk_main_BRAM_SPI_clk_wiz_0_0                                                                  44.904        0.000                      0                 3206        0.070        0.000                      0                 3206       49.358        0.000                       0                  1515  
  clk_out2_BRAM_SPI_clk_wiz_0_0                                                                   3.395        0.000                      0                 7456        0.052        0.000                      0                 7456        3.399        0.000                       0                  4705  
  clk_recv_BRAM_SPI_clk_wiz_0_0                                                                  19.978        0.000                      0                 5203        0.062        0.000                      0                 5203       11.732        0.000                       0                  1978  
  clkfbout_BRAM_SPI_clk_wiz_0_0                                                                                                                                                                                                               2.633        0.000                       0                     3  
clk_in_p                                                                                                                                                                                                                                      5.333        0.000                       0                     1  
  clk_out_clk_wiz_0                                                                                                                                                                                                                          15.259        0.000                       0                    10  
  clk_out_div_clk_wiz_0                                                                          58.471        0.000                      0                  887        0.084        0.000                      0                  887       32.934        0.000                       0                   617  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         15.259        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.798        0.000                      0                  923        0.078        0.000                      0                  923       15.732        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_div_clk_wiz_0          clk_out2_BRAM_SPI_clk_wiz_0_0        1.469        0.000                      0                  244        0.073        0.000                      0                  244  
clk_main_BRAM_SPI_clk_wiz_0_0  clk_recv_BRAM_SPI_clk_wiz_0_0       21.055        0.000                      0                    2        0.634        0.000                      0                    2  
clk_out_div_clk_wiz_0          clk_recv_BRAM_SPI_clk_wiz_0_0        3.755        0.000                      0                   45        0.068        0.000                      0                    5  
clk_main_BRAM_SPI_clk_wiz_0_0  clk_out_div_clk_wiz_0               -5.848      -23.356                      4                   29        1.234        0.000                      0                   29  
clk_recv_BRAM_SPI_clk_wiz_0_0  clk_out_div_clk_wiz_0               24.244        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_main_BRAM_SPI_clk_wiz_0_0                                                               clk_main_BRAM_SPI_clk_wiz_0_0                                                                    42.519        0.000                      0                  468        1.782        0.000                      0                  468  
**async_default**                                                                           clk_out2_BRAM_SPI_clk_wiz_0_0                                                               clk_out2_BRAM_SPI_clk_wiz_0_0                                                                     6.658        0.000                      0                   91        0.247        0.000                      0                   91  
**async_default**                                                                           clk_out_div_clk_wiz_0                                                                       clk_out_div_clk_wiz_0                                                                            65.085        0.000                      0                  187        0.276        0.000                      0                  187  
**async_default**                                                                           clk_recv_BRAM_SPI_clk_wiz_0_0                                                               clk_recv_BRAM_SPI_clk_wiz_0_0                                                                    21.732        0.000                      0                  388        0.265        0.000                      0                  388  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.068        0.000                      0                  100        0.278        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         10.000      8.592      BUFGCTRL_X0Y18  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         10.000      8.929      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_main_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_main_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       44.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.904ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.877ns (19.225%)  route 3.685ns (80.775%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.880     7.562    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y294        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.368    52.694    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y294        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.955    
                         clock uncertainty           -0.315    52.640    
    SLICE_X42Y294        FDCE (Setup_fdce_C_CE)      -0.175    52.465    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         52.465    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 44.904    

Slack (MET) :             44.904ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[29]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.877ns (19.225%)  route 3.685ns (80.775%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.880     7.562    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y294        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.368    52.694    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y294        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.955    
                         clock uncertainty           -0.315    52.640    
    SLICE_X42Y294        FDCE (Setup_fdce_C_CE)      -0.175    52.465    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         52.465    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 44.904    

Slack (MET) :             44.904ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.877ns (19.225%)  route 3.685ns (80.775%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.880     7.562    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y294        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.368    52.694    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y294        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.955    
                         clock uncertainty           -0.315    52.640    
    SLICE_X42Y294        FDCE (Setup_fdce_C_CE)      -0.175    52.465    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         52.465    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 44.904    

Slack (MET) :             44.904ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[31]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.877ns (19.225%)  route 3.685ns (80.775%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 52.694 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.880     7.562    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y294        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.368    52.694    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y294        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.955    
                         clock uncertainty           -0.315    52.640    
    SLICE_X42Y294        FDCE (Setup_fdce_C_CE)      -0.175    52.465    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         52.465    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 44.904    

Slack (MET) :             44.912ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.877ns (19.263%)  route 3.676ns (80.737%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.693 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.871     7.553    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y293        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.367    52.693    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y293        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.954    
                         clock uncertainty           -0.315    52.639    
    SLICE_X42Y293        FDCE (Setup_fdce_C_CE)      -0.175    52.464    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         52.464    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                 44.912    

Slack (MET) :             44.912ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.877ns (19.263%)  route 3.676ns (80.737%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.693 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.871     7.553    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y293        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.367    52.693    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y293        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.954    
                         clock uncertainty           -0.315    52.639    
    SLICE_X42Y293        FDCE (Setup_fdce_C_CE)      -0.175    52.464    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         52.464    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                 44.912    

Slack (MET) :             44.912ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.877ns (19.263%)  route 3.676ns (80.737%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.693 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.871     7.553    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y293        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.367    52.693    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y293        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.954    
                         clock uncertainty           -0.315    52.639    
    SLICE_X42Y293        FDCE (Setup_fdce_C_CE)      -0.175    52.464    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         52.464    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                 44.912    

Slack (MET) :             44.912ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[27]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.877ns (19.263%)  route 3.676ns (80.737%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.693 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.871     7.553    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y293        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.367    52.693    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y293        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.954    
                         clock uncertainty           -0.315    52.639    
    SLICE_X42Y293        FDCE (Setup_fdce_C_CE)      -0.175    52.464    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         52.464    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                 44.912    

Slack (MET) :             44.998ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[21]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.877ns (19.635%)  route 3.589ns (80.365%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.693 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.785     7.466    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y292        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.367    52.693    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y292        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.954    
                         clock uncertainty           -0.315    52.639    
    SLICE_X42Y292        FDCE (Setup_fdce_C_CE)      -0.175    52.464    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         52.464    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 44.998    

Slack (MET) :             44.998ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.877ns (19.635%)  route 3.589ns (80.365%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 52.693 - 50.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.566     3.000    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y288        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=3, routed)           0.731     3.954    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/slv_reg1_reg[31][3]
    SLICE_X40Y287        LUT2 (Prop_lut2_I1_O)        0.043     3.997 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1/O
                         net (fo=1, routed)           0.000     3.997    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_i_1_n_0
    SLICE_X40Y287        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.190 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.190    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry_n_0
    SLICE_X40Y288        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.356 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/flow_cnt1_carry__0/O[1]
                         net (fo=1, routed)           0.446     4.801    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/sel0[5]
    SLICE_X39Y288        LUT4 (Prop_lut4_I2_O)        0.123     4.924 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12/O
                         net (fo=2, routed)           0.439     5.363    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_12_n_0
    SLICE_X39Y287        LUT5 (Prop_lut5_I4_O)        0.043     5.406 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9/O
                         net (fo=3, routed)           0.638     6.045    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_9_n_0
    SLICE_X39Y289        LUT5 (Prop_lut5_I4_O)        0.043     6.088 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3/O
                         net (fo=2, routed)           0.551     6.639    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_3_n_0
    SLICE_X38Y285        LUT6 (Prop_lut6_I0_O)        0.043     6.682 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1/O
                         net (fo=32, routed)          0.785     7.466    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr[31]_i_1_n_0
    SLICE_X42Y292        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.367    52.693    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X42Y292        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.261    52.954    
                         clock uncertainty           -0.315    52.639    
    SLICE_X42Y292        FDCE (Setup_fdce_C_CE)      -0.175    52.464    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         52.464    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                 44.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.250%)  route 0.103ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.711     1.464    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y294        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y294        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.103     1.667    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X38Y294        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.958     1.759    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y294        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.261     1.498    
    SLICE_X38Y294        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.597    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.854%)  route 0.139ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.711     1.464    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y290        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y290        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.139     1.703    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X32Y291        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.957     1.758    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y291        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.280     1.478    
    SLICE_X32Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.632    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.280%)  route 0.141ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.711     1.464    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y290        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y290        FDRE (Prop_fdre_C_Q)         0.091     1.555 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.141     1.696    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y290        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.957     1.758    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y290        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.261     1.497    
    SLICE_X34Y290        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.615    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.711     1.464    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y290        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y290        FDRE (Prop_fdre_C_Q)         0.100     1.564 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.095     1.659    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y289        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.956     1.757    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y289        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.280     1.477    
    SLICE_X34Y289        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.576    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.812     1.565    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y308        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y308        FDRE (Prop_fdre_C_Q)         0.100     1.665 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054     1.719    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X30Y308        LUT5 (Prop_lut5_I4_O)        0.028     1.747 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.747    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1_n_0
    SLICE_X30Y308        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.079     1.880    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y308        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.304     1.576    
    SLICE_X30Y308        FDRE (Hold_fdre_C_D)         0.087     1.663    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.709     1.462    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y287        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.100     1.562 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.617    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[2]
    SLICE_X36Y287        LUT6 (Prop_lut6_I2_O)        0.028     1.645 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.645    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X36Y287        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.954     1.755    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y287        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.282     1.473    
    SLICE_X36Y287        FDRE (Hold_fdre_C_D)         0.087     1.560    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.216%)  route 0.137ns (53.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.711     1.464    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y292        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y292        FDRE (Prop_fdre_C_Q)         0.118     1.582 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.137     1.719    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y293        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.958     1.759    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y293        SRLC32E                                      r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.280     1.479    
    SLICE_X34Y293        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.633    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.468%)  route 0.197ns (62.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.712     1.465    BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y295        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y295        FDRE (Prop_fdre_C_Q)         0.118     1.583 r  BRAM_SPI_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/Q
                         net (fo=2, routed)           0.197     1.780    BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y59         RAMB36E1                                     r  BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.989     1.790    BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y59         RAMB36E1                                     r  BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.280     1.510    
    RAMB36_X2Y59         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.693    BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.457%)  route 0.120ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.793     1.546    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y302        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y302        FDRE (Prop_fdre_C_Q)         0.100     1.646 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=3, routed)           0.120     1.766    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X34Y302        SRL16E                                       r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.059     1.860    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X34Y302        SRL16E                                       r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.281     1.579    
    SLICE_X34Y302        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.677    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_main_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.155ns (34.449%)  route 0.295ns (65.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.734     1.487    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y299        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y299        FDRE (Prop_fdre_C_Q)         0.091     1.578 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/Q
                         net (fo=1, routed)           0.295     1.873    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[55]
    SLICE_X28Y300        LUT3 (Prop_lut3_I2_O)        0.064     1.937 r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[55]_i_1/O
                         net (fo=1, routed)           0.000     1.937    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[55]
    SLICE_X28Y300        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.081     1.882    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y300        FDRE                                         r  BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.096     1.786    
    SLICE_X28Y300        FDRE (Hold_fdre_C_D)         0.061     1.847    BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_main_BRAM_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y58    BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y58    BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y59    BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         100.000     98.161     RAMB36_X2Y59    BRAM_SPI_i/Block_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y2   BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X38Y299   BRAM_SPI_i/BRAM_CTL1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/axi_aresetn_d1_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X37Y282   BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_write_reg2_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X24Y232   BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X24Y232   BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y303   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y303   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y303   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y303   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X34Y302   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X34Y302   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X34Y316   BRAM_SPI_i/proc_sys_reset_m/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y300   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X38Y297   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X34Y298   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X34Y316   BRAM_SPI_i/proc_sys_reset_m/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y303   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X30Y303   BRAM_SPI_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_out2_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.259ns (5.890%)  route 4.138ns (94.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns = ( 10.850 - 8.333 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.250     2.684    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X34Y195        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y195        FDRE (Prop_fdre_C_Q)         0.259     2.943 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/Q
                         net (fo=29, routed)          4.138     7.081    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X0Y33         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.190    10.850    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X0Y33         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.201    11.051    
                         clock uncertainty           -0.158    10.892    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    10.476    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                  3.395    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.266ns (5.597%)  route 4.487ns (94.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 10.951 - 8.333 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.248     2.682    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y192        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y192        FDRE (Prop_fdre_C_Q)         0.223     2.905 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=43, routed)          4.487     7.392    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_di_o[12]
    SLICE_X25Y208        LUT6 (Prop_lut6_I1_O)        0.043     7.435 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[12]_i_1__7/O
                         net (fo=1, routed)           0.000     7.435    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[12]_i_1__7_n_0
    SLICE_X25Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.292    10.951    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X25Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.121    11.072    
                         clock uncertainty           -0.158    10.914    
    SLICE_X25Y208        FDRE (Setup_fdre_C_D)        0.034    10.948    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 0.223ns (4.843%)  route 4.382ns (95.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 10.897 - 8.333 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.248     2.682    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X39Y191        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y191        FDRE (Prop_fdre_C_Q)         0.223     2.905 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=43, routed)          4.382     7.287    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_di_o[10]
    SLICE_X40Y202        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.238    10.897    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X40Y202        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                         clock pessimism              0.121    11.018    
                         clock uncertainty           -0.158    10.860    
    SLICE_X40Y202        FDRE (Setup_fdre_C_D)       -0.005    10.855    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.855    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.259ns (6.268%)  route 3.873ns (93.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.512ns = ( 10.846 - 8.333 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.250     2.684    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X34Y195        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y195        FDRE (Prop_fdre_C_Q)         0.259     2.943 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/Q
                         net (fo=29, routed)          3.873     6.816    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X0Y34         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.186    10.846    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X0Y34         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.201    11.047    
                         clock uncertainty           -0.158    10.888    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.416    10.472    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.302ns (6.596%)  route 4.277ns (93.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 10.951 - 8.333 ) 
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.249     2.683    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X38Y192        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y192        FDRE (Prop_fdre_C_Q)         0.259     2.942 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]/Q
                         net (fo=43, routed)          4.277     7.219    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_di_o[7]
    SLICE_X27Y208        LUT6 (Prop_lut6_I1_O)        0.043     7.262 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[7]_i_1__7/O
                         net (fo=1, routed)           0.000     7.262    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[7]_i_1__7_n_0
    SLICE_X27Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.292    10.951    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X27Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.121    11.072    
                         clock uncertainty           -0.158    10.914    
    SLICE_X27Y208        FDRE (Setup_fdre_C_D)        0.033    10.947    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.266ns (5.787%)  route 4.331ns (94.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 10.951 - 8.333 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.248     2.682    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y192        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y192        FDRE (Prop_fdre_C_Q)         0.223     2.905 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=43, routed)          4.331     7.236    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_di_o[12]
    SLICE_X26Y208        LUT6 (Prop_lut6_I1_O)        0.043     7.279 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[12]_i_1__14/O
                         net (fo=1, routed)           0.000     7.279    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[12]_i_1__14_n_0
    SLICE_X26Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.292    10.951    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X26Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.121    11.072    
                         clock uncertainty           -0.158    10.914    
    SLICE_X26Y208        FDRE (Setup_fdre_C_D)        0.064    10.978    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.266ns (5.833%)  route 4.294ns (94.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 10.952 - 8.333 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.248     2.682    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y192        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y192        FDRE (Prop_fdre_C_Q)         0.223     2.905 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=43, routed)          4.294     7.199    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_di_o[14]
    SLICE_X26Y207        LUT6 (Prop_lut6_I1_O)        0.043     7.242 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[14]_i_1__14/O
                         net (fo=1, routed)           0.000     7.242    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[14]_i_1__14_n_0
    SLICE_X26Y207        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.293    10.952    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_o
    SLICE_X26Y207        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.121    11.073    
                         clock uncertainty           -0.158    10.915    
    SLICE_X26Y207        FDRE (Setup_fdre_C_D)        0.064    10.979    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.223ns (5.084%)  route 4.163ns (94.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 10.898 - 8.333 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.248     2.682    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X39Y191        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y191        FDRE (Prop_fdre_C_Q)         0.223     2.905 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=43, routed)          4.163     7.068    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/s_di_o[10]
    SLICE_X39Y202        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.239    10.898    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X39Y202        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                         clock pessimism              0.121    11.019    
                         clock uncertainty           -0.158    10.861    
    SLICE_X39Y202        FDRE (Setup_fdre_C_D)       -0.009    10.852    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.223ns (5.132%)  route 4.122ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 10.897 - 8.333 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.248     2.682    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X39Y191        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y191        FDRE (Prop_fdre_C_Q)         0.223     2.905 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=43, routed)          4.122     7.027    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_di_o[10]
    SLICE_X41Y202        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.238    10.897    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X41Y202        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                         clock pessimism              0.121    11.018    
                         clock uncertainty           -0.158    10.860    
    SLICE_X41Y202        FDRE (Setup_fdre_C_D)       -0.009    10.851    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.266ns (5.983%)  route 4.180ns (94.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 10.952 - 8.333 ) 
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.248     2.682    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y192        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y192        FDRE (Prop_fdre_C_Q)         0.223     2.905 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=43, routed)          4.180     7.085    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_di_o[14]
    SLICE_X26Y207        LUT6 (Prop_lut6_I1_O)        0.043     7.128 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[14]_i_1__7/O
                         net (fo=1, routed)           0.000     7.128    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[14]_i_1__7_n_0
    SLICE_X26Y207        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.293    10.952    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X26Y207        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism              0.121    11.073    
                         clock uncertainty           -0.158    10.915    
    SLICE_X26Y207        FDRE (Setup_fdre_C_D)        0.066    10.981    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -7.128    
  -------------------------------------------------------------------
                         slack                                  3.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.322%)  route 0.111ns (52.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.631     1.384    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X44Y200        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y200        FDRE (Prop_fdre_C_Q)         0.100     1.484 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.111     1.595    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_do_o[12]
    SLICE_X44Y198        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.758     1.559    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X44Y198        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism             -0.056     1.503    
    SLICE_X44Y198        FDRE (Hold_fdre_C_D)         0.040     1.543    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.253ns (57.954%)  route 0.184ns (42.046%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.585     1.338    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X27Y199        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y199        FDRE (Prop_fdre_C_Q)         0.100     1.438 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/Q
                         net (fo=5, routed)           0.183     1.621    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/D[7]
    SLICE_X27Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.733 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.734    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]_i_1_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.775 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.775    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]_i_1_n_7
    SLICE_X27Y200        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.892     1.693    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X27Y200        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism             -0.056     1.637    
    SLICE_X27Y200        FDRE (Hold_fdre_C_D)         0.071     1.708    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][175]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.807%)  route 0.139ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.590     1.343    u_ila_0/inst/clk1x
    SLICE_X13Y195        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y195        FDRE (Prop_fdre_C_Q)         0.100     1.443 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][175]/Q
                         net (fo=2, routed)           0.139     1.582    u_ila_0/inst/ila_core_inst/PROBE_PIPE.shift_probes_reg[1][247][175]
    SLICE_X14Y195        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][175]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.796     1.597    u_ila_0/inst/ila_core_inst/out
    SLICE_X14Y195        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][175]_srl8/CLK
                         clock pessimism             -0.240     1.357    
    SLICE_X14Y195        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.511    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][175]_srl8
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.264ns (58.987%)  route 0.184ns (41.013%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.585     1.338    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X27Y199        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y199        FDRE (Prop_fdre_C_Q)         0.100     1.438 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/Q
                         net (fo=5, routed)           0.183     1.621    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/D[7]
    SLICE_X27Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.733 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.734    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]_i_1_n_0
    SLICE_X27Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.786 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.786    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]_i_1_n_5
    SLICE_X27Y200        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.892     1.693    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/out
    SLICE_X27Y200        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                         clock pessimism             -0.056     1.637    
    SLICE_X27Y200        FDRE (Hold_fdre_C_D)         0.071     1.708    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.100ns (16.908%)  route 0.491ns (83.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.552     1.305    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X33Y194        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y194        FDRE (Prop_fdre_C_Q)         0.100     1.405 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/Q
                         net (fo=29, routed)          0.491     1.896    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X2Y40         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.889     1.690    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X2Y40         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.056     1.634    
    RAMB36_X2Y40         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.817    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][239]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][239]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.322%)  route 0.148ns (55.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.584     1.337    u_ila_0/inst/clk1x
    SLICE_X14Y182        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y182        FDRE (Prop_fdre_C_Q)         0.118     1.455 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][239]/Q
                         net (fo=2, routed)           0.148     1.603    u_ila_0/inst/ila_core_inst/PROBE_PIPE.shift_probes_reg[1][247][239]
    SLICE_X16Y182        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][239]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.788     1.589    u_ila_0/inst/ila_core_inst/out
    SLICE_X16Y182        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][239]_srl8/CLK
                         clock pessimism             -0.221     1.368    
    SLICE_X16Y182        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.522    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][239]_srl8
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][79]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.140%)  route 0.141ns (60.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.589     1.342    u_ila_0/inst/clk1x
    SLICE_X9Y191         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y191         FDRE (Prop_fdre_C_Q)         0.091     1.433 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][79]/Q
                         net (fo=2, routed)           0.141     1.574    u_ila_0/inst/ila_core_inst/PROBE_PIPE.shift_probes_reg[1][247][79]
    SLICE_X10Y191        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.795     1.596    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y191        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism             -0.221     1.375    
    SLICE_X10Y191        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.493    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][166]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][166]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.824%)  route 0.109ns (52.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.671     1.424    u_ila_0/inst/clk1x
    SLICE_X9Y201         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y201         FDRE (Prop_fdre_C_Q)         0.100     1.524 r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[1][166]/Q
                         net (fo=2, routed)           0.109     1.633    u_ila_0/inst/ila_core_inst/PROBE_PIPE.shift_probes_reg[1][247][166]
    SLICE_X10Y200        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][166]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.897     1.698    u_ila_0/inst/ila_core_inst/out
    SLICE_X10Y200        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][166]_srl8/CLK
                         clock pessimism             -0.241     1.457    
    SLICE_X10Y200        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.551    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][166]_srl8
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.100ns (16.759%)  route 0.497ns (83.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.584     1.337    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X27Y196        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y196        FDRE (Prop_fdre_C_Q)         0.100     1.437 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/Q
                         net (fo=28, routed)          0.497     1.934    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][2]
    RAMB36_X1Y40         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.924     1.725    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X1Y40         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.056     1.669    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.852    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.630     1.383    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X49Y206        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y206        FDRE (Prop_fdre_C_Q)         0.100     1.483 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[14]/Q
                         net (fo=1, routed)           0.054     1.537    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg_n_0_[14]
    SLICE_X48Y206        LUT6 (Prop_lut6_I0_O)        0.028     1.565 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow[13]_i_1__16/O
                         net (fo=1, routed)           0.000     1.565    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow[13]_i_1__16_n_0
    SLICE_X48Y206        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.856     1.657    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_o
    SLICE_X48Y206        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.263     1.394    
    SLICE_X48Y206        FDRE (Hold_fdre_C_D)         0.087     1.481    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_BRAM_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.333       6.238      RAMB36_X1Y35    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         8.333       6.238      RAMB36_X1Y35    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.333       6.238      RAMB36_X0Y36    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         8.333       6.238      RAMB36_X0Y36    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.333       6.238      RAMB36_X1Y33    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         8.333       6.238      RAMB36_X1Y33    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.333       6.238      RAMB36_X2Y36    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         8.333       6.238      RAMB36_X2Y36    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.333       6.238      RAMB36_X1Y32    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         8.333       6.238      RAMB36_X1Y32    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         4.167       3.399      SLICE_X50Y193   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X48Y194   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.167       3.399      SLICE_X48Y194   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.978ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.209ns (28.898%)  route 2.975ns (71.102%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 27.624 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          1.212     6.747    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X14Y246        LUT6 (Prop_lut6_I2_O)        0.043     6.790 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.510     7.300    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X20Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.298    27.624    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X20Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[3]/C
                         clock pessimism              0.151    27.775    
                         clock uncertainty           -0.216    27.559    
    SLICE_X20Y246        FDRE (Setup_fdre_C_R)       -0.281    27.278    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         27.278    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 19.978    

Slack (MET) :             19.978ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.209ns (28.898%)  route 2.975ns (71.102%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 27.624 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          1.212     6.747    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X14Y246        LUT6 (Prop_lut6_I2_O)        0.043     6.790 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.510     7.300    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X20Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.298    27.624    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X20Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]/C
                         clock pessimism              0.151    27.775    
                         clock uncertainty           -0.216    27.559    
    SLICE_X20Y246        FDRE (Setup_fdre_C_R)       -0.281    27.278    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         27.278    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 19.978    

Slack (MET) :             19.978ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.209ns (28.898%)  route 2.975ns (71.102%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 27.624 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          1.212     6.747    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X14Y246        LUT6 (Prop_lut6_I2_O)        0.043     6.790 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.510     7.300    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X20Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.298    27.624    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X20Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]/C
                         clock pessimism              0.151    27.775    
                         clock uncertainty           -0.216    27.559    
    SLICE_X20Y246        FDRE (Setup_fdre_C_R)       -0.281    27.278    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         27.278    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 19.978    

Slack (MET) :             19.978ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.209ns (28.898%)  route 2.975ns (71.102%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 27.624 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          1.212     6.747    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X14Y246        LUT6 (Prop_lut6_I2_O)        0.043     6.790 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1/O
                         net (fo=7, routed)           0.510     7.300    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0
    SLICE_X20Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.298    27.624    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X20Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]/C
                         clock pessimism              0.151    27.775    
                         clock uncertainty           -0.216    27.559    
    SLICE_X20Y246        FDRE (Setup_fdre_C_R)       -0.281    27.278    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         27.278    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 19.978    

Slack (MET) :             19.995ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.252ns (29.301%)  route 3.021ns (70.699%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 27.627 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          0.445     5.981    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y248        LUT5 (Prop_lut5_I0_O)        0.043     6.024 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.746     6.769    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X10Y246        LUT4 (Prop_lut4_I0_O)        0.043     6.812 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.577     7.389    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X10Y245        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.301    27.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X10Y245        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]/C
                         clock pessimism              0.151    27.778    
                         clock uncertainty           -0.216    27.562    
    SLICE_X10Y245        FDRE (Setup_fdre_C_CE)      -0.178    27.384    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         27.384    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                 19.995    

Slack (MET) :             20.032ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.107ns (25.119%)  route 3.300ns (74.881%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 27.616 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0BVALID)
                                                      0.935     4.051 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0BVALID
                         net (fo=13, routed)          1.699     5.750    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_bvalid
    SLICE_X15Y232        LUT4 (Prop_lut4_I3_O)        0.043     5.793 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3/O
                         net (fo=11, routed)          0.504     6.297    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X18Y229        LUT3 (Prop_lut3_I1_O)        0.043     6.340 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_4/O
                         net (fo=1, routed)           0.353     6.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gpregsm1.curr_fwft_state_reg[0]
    SLICE_X19Y229        LUT6 (Prop_lut6_I4_O)        0.043     6.736 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2/O
                         net (fo=1, routed)           0.443     7.179    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2_n_0
    SLICE_X19Y231        LUT5 (Prop_lut5_I0_O)        0.043     7.222 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.301     7.523    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X18Y231        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.290    27.616    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y231        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.151    27.767    
                         clock uncertainty           -0.216    27.551    
    SLICE_X18Y231        FDPE (Setup_fdpe_C_D)        0.004    27.555    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         27.555    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 20.032    

Slack (MET) :             20.039ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.252ns (27.864%)  route 3.241ns (72.136%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.680 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          1.403     6.938    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X8Y247         LUT6 (Prop_lut6_I0_O)        0.043     6.981 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next[5]_i_2/O
                         net (fo=2, routed)           0.585     7.567    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next[5]_i_2_n_0
    SLICE_X7Y247         LUT4 (Prop_lut4_I3_O)        0.043     7.610 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next[4]_i_1/O
                         net (fo=1, routed)           0.000     7.610    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next[4]_i_1_n_0
    SLICE_X7Y247         FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.354    27.680    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X7Y247         FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[4]/C
                         clock pessimism              0.151    27.831    
                         clock uncertainty           -0.216    27.615    
    SLICE_X7Y247         FDRE (Setup_fdre_C_D)        0.033    27.648    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[4]
  -------------------------------------------------------------------
                         required time                         27.648    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                 20.039    

Slack (MET) :             20.064ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.252ns (29.777%)  route 2.953ns (70.223%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 27.627 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          0.445     5.981    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X17Y248        LUT5 (Prop_lut5_I0_O)        0.043     6.024 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1/O
                         net (fo=8, routed)           0.746     6.769    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0
    SLICE_X10Y246        LUT4 (Prop_lut4_I0_O)        0.043     6.812 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1/O
                         net (fo=8, routed)           0.508     7.321    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0
    SLICE_X8Y244         FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.301    27.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X8Y244         FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]/C
                         clock pessimism              0.151    27.778    
                         clock uncertainty           -0.216    27.562    
    SLICE_X8Y244         FDRE (Setup_fdre_C_CE)      -0.178    27.384    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         27.384    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 20.064    

Slack (MET) :             20.088ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.252ns (28.309%)  route 3.171ns (71.691%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 27.627 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          1.362     6.897    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X9Y244         LUT6 (Prop_lut6_I0_O)        0.043     6.940 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_i_2/O
                         net (fo=1, routed)           0.556     7.496    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_i_2_n_0
    SLICE_X12Y244        LUT4 (Prop_lut4_I0_O)        0.043     7.539 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_i_1/O
                         net (fo=1, routed)           0.000     7.539    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_i_1_n_0
    SLICE_X12Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.301    27.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X12Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_reg/C
                         clock pessimism              0.151    27.778    
                         clock uncertainty           -0.216    27.562    
    SLICE_X12Y244        FDRE (Setup_fdre_C_D)        0.064    27.626    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_reg
  -------------------------------------------------------------------
                         required time                         27.626    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 20.088    

Slack (MET) :             20.098ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.347ns (30.740%)  route 3.035ns (69.260%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 27.627 - 25.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.682     3.116    BRAM_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      0.981     4.097 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=10, routed)          0.956     5.054    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X18Y248        LUT3 (Prop_lut3_I2_O)        0.051     5.105 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_3/O
                         net (fo=8, routed)           0.297     5.401    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_w_done
    SLICE_X21Y249        LUT5 (Prop_lut5_I3_O)        0.134     5.535 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1/O
                         net (fo=71, routed)          1.216     6.751    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr
    SLICE_X14Y246        LUT2 (Prop_lut2_I0_O)        0.047     6.798 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_5/O
                         net (fo=4, routed)           0.566     7.364    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_5_n_0
    SLICE_X15Y247        LUT6 (Prop_lut6_I2_O)        0.134     7.498 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     7.498    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_2_n_0
    SLICE_X15Y247        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.301    27.627    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_axi_aclk
    SLICE_X15Y247        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[3]/C
                         clock pessimism              0.151    27.778    
                         clock uncertainty           -0.216    27.562    
    SLICE_X15Y247        FDRE (Setup_fdre_C_D)        0.034    27.596    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         27.596    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 20.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.293%)  route 0.103ns (50.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.663     1.416    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X28Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y246        FDRE (Prop_fdre_C_Q)         0.100     1.516 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.103     1.619    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/DIC1
    SLICE_X26Y246        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.891     1.692    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X26Y246        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1/CLK
                         clock pessimism             -0.241     1.451    
    SLICE_X26Y246        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.557    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.691%)  route 0.105ns (51.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.664     1.417    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X28Y248        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y248        FDRE (Prop_fdre_C_Q)         0.100     1.517 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.105     1.622    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/DIC1
    SLICE_X26Y248        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.892     1.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/WCLK
    SLICE_X26Y248        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMC_D1/CLK
                         clock pessimism             -0.241     1.452    
    SLICE_X26Y248        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.558    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.664     1.417    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X25Y245        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y245        FDRE (Prop_fdre_C_Q)         0.100     1.517 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.094     1.611    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/DIB1
    SLICE_X26Y245        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.891     1.692    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X26Y245        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism             -0.261     1.431    
    SLICE_X26Y245        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.546    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.664     1.417    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X26Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y244        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.096     1.631    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/DIA0
    SLICE_X26Y245        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.891     1.692    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X26Y245        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.261     1.431    
    SLICE_X26Y245        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.562    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.100ns (31.278%)  route 0.220ns (68.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.665     1.418    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X11Y216        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y216        FDCE (Prop_fdce_C_Q)         0.100     1.518 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.220     1.738    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]
    RAMB36_X0Y43         RAMB36E1                                     r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.919     1.720    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y43         RAMB36E1                                     r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.241     1.479    
    RAMB36_X0Y43         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.662    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.274%)  route 0.142ns (58.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.664     1.417    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X28Y247        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y247        FDRE (Prop_fdre_C_Q)         0.100     1.517 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.142     1.659    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/DIA0
    SLICE_X26Y248        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.892     1.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/WCLK
    SLICE_X26Y248        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.241     1.452    
    SLICE_X26Y248        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.583    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.939%)  route 0.144ns (59.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.664     1.417    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X28Y247        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y247        FDRE (Prop_fdre_C_Q)         0.100     1.517 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.144     1.661    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/DIB0
    SLICE_X26Y248        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.892     1.693    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/WCLK
    SLICE_X26Y248        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMB/CLK
                         clock pessimism             -0.241     1.452    
    SLICE_X26Y248        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.584    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.668     1.421    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/s_axi_aclk
    SLICE_X21Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y244        FDRE (Prop_fdre_C_Q)         0.100     1.521 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=1, routed)           0.107     1.628    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIB1
    SLICE_X20Y245        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.895     1.696    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X20Y245        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.261     1.435    
    SLICE_X20Y245        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.550    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.775%)  route 0.099ns (52.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.663     1.416    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_axi_aclk
    SLICE_X28Y246        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y246        FDRE (Prop_fdre_C_Q)         0.091     1.507 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.099     1.606    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/DIB1
    SLICE_X26Y246        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.891     1.692    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X26Y246        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1/CLK
                         clock pessimism             -0.241     1.451    
    SLICE_X26Y246        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     1.528    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.469%)  route 0.147ns (59.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.668     1.421    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/s_axi_aclk
    SLICE_X21Y244        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y244        FDRE (Prop_fdre_C_Q)         0.100     1.521 r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.147     1.668    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/DIA0
    SLICE_X18Y245        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.896     1.697    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X18Y245        RAMD32                                       r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.241     1.456    
    SLICE_X18Y245        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.587    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_recv_BRAM_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB18_X0Y92    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB18_X0Y92    BRAM_SPI_i/StoreImg_0/inst/if_inst/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X0Y42    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y44    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X0Y43    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X0Y44    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y49    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         25.000      23.161     RAMB36_X1Y49    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         25.000      23.592     BUFGCTRL_X0Y1   BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2   n/a            1.071         25.000      23.929     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X30Y251   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y250   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X26Y250   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y238   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y238   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y238   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y238   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y238   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y238   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y238   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y238   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y239   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X34Y239   BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BRAM_SPI_clk_wiz_0_0
  To Clock:  clkfbout_BRAM_SPI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BRAM_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         50.000      48.592     BUFGCTRL_X0Y4   BRAM_SPI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         50.000      48.929     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         50.000      48.929     PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         16.667      15.596     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         16.667      15.259     BUFGCTRL_X0Y17   BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         16.667      15.596     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         16.667      15.597     ILOGIC_X0Y160    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         16.667      15.597     ILOGIC_X0Y160    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         16.667      15.597     ILOGIC_X0Y170    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         16.667      15.597     ILOGIC_X0Y170    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         16.667      15.597     ILOGIC_X0Y190    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         16.667      15.597     ILOGIC_X0Y190    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         16.667      15.597     ILOGIC_X0Y180    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         16.667      15.597     ILOGIC_X0Y180    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[3].iserdese2_master/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_div_clk_wiz_0
  To Clock:  clk_out_div_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       58.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.934ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.471ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 0.706ns (8.729%)  route 7.382ns (91.271%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 64.960 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471    -2.261    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X12Y205        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.259    -2.002 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/Q
                         net (fo=12, routed)          5.981     3.979    BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[18]
    SLICE_X10Y205        LUT6 (Prop_lut6_I5_O)        0.043     4.022 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_20/O
                         net (fo=1, routed)           0.000     4.022    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_20_n_0
    SLICE_X10Y205        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.202 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.673     4.875    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos114_out
    SLICE_X8Y205         LUT4 (Prop_lut4_I0_O)        0.047     4.922 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2/O
                         net (fo=4, routed)           0.340     5.262    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2_n_0
    SLICE_X8Y206         LUT6 (Prop_lut6_I0_O)        0.134     5.396 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.388     5.784    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X8Y212         LUT4 (Prop_lut4_I3_O)        0.043     5.827 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.827    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X8Y212         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.295    64.960    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X8Y212         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.605    64.354    
                         clock uncertainty           -0.120    64.234    
    SLICE_X8Y212         FDRE (Setup_fdre_C_D)        0.064    64.298    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         64.298    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                 58.471    

Slack (MET) :             58.490ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.706ns (8.746%)  route 7.366ns (91.254%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 64.963 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471    -2.261    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X12Y205        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.259    -2.002 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/Q
                         net (fo=12, routed)          5.981     3.979    BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[18]
    SLICE_X10Y205        LUT6 (Prop_lut6_I5_O)        0.043     4.022 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_20/O
                         net (fo=1, routed)           0.000     4.022    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_20_n_0
    SLICE_X10Y205        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.202 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.673     4.875    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos114_out
    SLICE_X8Y205         LUT4 (Prop_lut4_I0_O)        0.047     4.922 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2/O
                         net (fo=4, routed)           0.350     5.272    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2_n_0
    SLICE_X8Y206         LUT6 (Prop_lut6_I5_O)        0.134     5.406 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.363     5.768    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_2_n_0
    SLICE_X8Y206         LUT5 (Prop_lut5_I1_O)        0.043     5.811 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.811    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X8Y206         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.298    64.963    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X8Y206         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.605    64.357    
                         clock uncertainty           -0.120    64.237    
    SLICE_X8Y206         FDRE (Setup_fdre_C_D)        0.065    64.302    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         64.302    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 58.490    

Slack (MET) :             58.722ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 0.676ns (8.597%)  route 7.187ns (91.403%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 65.016 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.360    -2.372    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X5Y186         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.223    -2.149 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/Q
                         net (fo=10, routed)          5.669     3.520    BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[20]
    SLICE_X6Y195         LUT6 (Prop_lut6_I4_O)        0.043     3.563 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[3]_i_8/O
                         net (fo=1, routed)           0.000     3.563    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[3]_i_8_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.743 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos_reg[3]_i_4/CO[3]
                         net (fo=4, routed)           0.723     4.466    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos118_out
    SLICE_X9Y197         LUT4 (Prop_lut4_I3_O)        0.051     4.517 f  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]_i_2/O
                         net (fo=4, routed)           0.345     4.863    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]_i_2_n_0
    SLICE_X7Y198         LUT6 (Prop_lut6_I0_O)        0.136     4.999 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.450     5.448    BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state[1]_i_3_n_0
    SLICE_X7Y206         LUT4 (Prop_lut4_I3_O)        0.043     5.491 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.491    BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state[1]_i_1_n_0
    SLICE_X7Y206         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.351    65.016    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X7Y206         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.715    64.300    
                         clock uncertainty           -0.120    64.180    
    SLICE_X7Y206         FDRE (Setup_fdre_C_D)        0.034    64.214    BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         64.214    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                 58.722    

Slack (MET) :             58.772ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 0.569ns (7.305%)  route 7.220ns (92.695%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 64.962 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471    -2.261    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X12Y205        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.259    -2.002 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/Q
                         net (fo=12, routed)          6.271     4.269    BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[18]
    SLICE_X10Y208        LUT6 (Prop_lut6_I0_O)        0.043     4.312 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[11]_i_6/O
                         net (fo=3, routed)           0.259     4.572    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[11]_i_6_n_0
    SLICE_X10Y206        LUT6 (Prop_lut6_I5_O)        0.043     4.615 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[11]_i_8/O
                         net (fo=1, routed)           0.000     4.615    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[11]_i_8_n_0
    SLICE_X10Y206        MUXF7 (Prop_muxf7_I0_O)      0.101     4.716 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[11]_i_4/O
                         net (fo=1, routed)           0.689     5.405    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[11]_i_4_n_0
    SLICE_X10Y209        LUT4 (Prop_lut4_I3_O)        0.123     5.528 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[11]_i_2/O
                         net (fo=1, routed)           0.000     5.528    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[11]_i_2_n_0
    SLICE_X10Y209        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.297    64.962    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X10Y209        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[11]/C
                         clock pessimism             -0.605    64.356    
                         clock uncertainty           -0.120    64.236    
    SLICE_X10Y209        FDRE (Setup_fdre_C_D)        0.064    64.300    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         64.300    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                 58.772    

Slack (MET) :             58.779ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 0.663ns (8.551%)  route 7.091ns (91.449%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 64.964 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471    -2.261    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X12Y205        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.259    -2.002 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/Q
                         net (fo=12, routed)          5.981     3.979    BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[18]
    SLICE_X10Y205        LUT6 (Prop_lut6_I5_O)        0.043     4.022 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_20/O
                         net (fo=1, routed)           0.000     4.022    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_20_n_0
    SLICE_X10Y205        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.202 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.673     4.875    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos114_out
    SLICE_X8Y205         LUT4 (Prop_lut4_I0_O)        0.047     4.922 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2/O
                         net (fo=4, routed)           0.437     5.359    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2_n_0
    SLICE_X9Y205         LUT6 (Prop_lut6_I5_O)        0.134     5.493 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]_i_1/O
                         net (fo=1, routed)           0.000     5.493    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]_i_1_n_0
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.299    64.964    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/C
                         clock pessimism             -0.605    64.358    
                         clock uncertainty           -0.120    64.238    
    SLICE_X9Y205         FDRE (Setup_fdre_C_D)        0.034    64.272    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]
  -------------------------------------------------------------------
                         required time                         64.272    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 58.779    

Slack (MET) :             58.854ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 0.663ns (8.635%)  route 7.015ns (91.365%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 64.964 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471    -2.261    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X12Y205        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.259    -2.002 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/Q
                         net (fo=12, routed)          5.981     3.979    BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[18]
    SLICE_X10Y205        LUT6 (Prop_lut6_I5_O)        0.043     4.022 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_20/O
                         net (fo=1, routed)           0.000     4.022    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_20_n_0
    SLICE_X10Y205        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.202 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.673     4.875    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos114_out
    SLICE_X8Y205         LUT4 (Prop_lut4_I0_O)        0.047     4.922 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2/O
                         net (fo=4, routed)           0.361     5.283    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2_n_0
    SLICE_X9Y205         LUT5 (Prop_lut5_I0_O)        0.134     5.417 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_1/O
                         net (fo=1, routed)           0.000     5.417    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_1_n_0
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.299    64.964    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[2]/C
                         clock pessimism             -0.605    64.358    
                         clock uncertainty           -0.120    64.238    
    SLICE_X9Y205         FDRE (Setup_fdre_C_D)        0.033    64.271    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         64.271    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                 58.854    

Slack (MET) :             58.973ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch3/pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 0.633ns (8.341%)  route 6.956ns (91.659%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.781ns = ( 64.887 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.610ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.360    -2.372    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X5Y186         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.223    -2.149 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/Q
                         net (fo=10, routed)          5.669     3.520    BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[20]
    SLICE_X6Y195         LUT6 (Prop_lut6_I4_O)        0.043     3.563 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[3]_i_8/O
                         net (fo=1, routed)           0.000     3.563    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[3]_i_8_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.743 f  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos_reg[3]_i_4/CO[3]
                         net (fo=4, routed)           0.723     4.466    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos118_out
    SLICE_X9Y197         LUT4 (Prop_lut4_I3_O)        0.051     4.517 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]_i_2/O
                         net (fo=4, routed)           0.564     5.081    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]_i_2_n_0
    SLICE_X7Y197         LUT5 (Prop_lut5_I0_O)        0.136     5.217 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]_i_1/O
                         net (fo=1, routed)           0.000     5.217    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]_i_1_n_0
    SLICE_X7Y197         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.222    64.887    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X7Y197         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos_reg[2]/C
                         clock pessimism             -0.610    64.276    
                         clock uncertainty           -0.120    64.156    
    SLICE_X7Y197         FDRE (Setup_fdre_C_D)        0.034    64.190    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos_reg[2]
  -------------------------------------------------------------------
                         required time                         64.190    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                 58.973    

Slack (MET) :             58.979ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 0.676ns (8.886%)  route 6.932ns (91.114%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 65.017 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.372ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.360    -2.372    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X5Y186         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.223    -2.149 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[20]/Q
                         net (fo=10, routed)          5.669     3.520    BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d[20]
    SLICE_X6Y195         LUT6 (Prop_lut6_I4_O)        0.043     3.563 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[3]_i_8/O
                         net (fo=1, routed)           0.000     3.563    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[3]_i_8_n_0
    SLICE_X6Y195         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.743 f  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos_reg[3]_i_4/CO[3]
                         net (fo=4, routed)           0.723     4.466    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos118_out
    SLICE_X9Y197         LUT4 (Prop_lut4_I3_O)        0.051     4.517 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]_i_2/O
                         net (fo=4, routed)           0.206     4.723    BRAM_SPI_i/receiver_0/inst/recv/ch3/pos[2]_i_2_n_0
    SLICE_X8Y198         LUT6 (Prop_lut6_I5_O)        0.136     4.859 f  BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.334     5.193    BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state[2]_i_2_n_0
    SLICE_X7Y200         LUT5 (Prop_lut5_I1_O)        0.043     5.236 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.236    BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state[0]_i_1_n_0
    SLICE_X7Y200         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.352    65.017    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X7Y200         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.715    64.301    
                         clock uncertainty           -0.120    64.181    
    SLICE_X7Y200         FDRE (Setup_fdre_C_D)        0.034    64.215    BRAM_SPI_i/receiver_0/inst/recv/ch3/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         64.215    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                 58.979    

Slack (MET) :             59.051ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 0.388ns (5.151%)  route 7.145ns (94.849%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 64.962 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.261ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471    -2.261    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X12Y205        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.259    -2.002 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[18]/Q
                         net (fo=12, routed)          6.280     4.278    BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[18]
    SLICE_X12Y207        LUT6 (Prop_lut6_I3_O)        0.043     4.321 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[9]_i_4/O
                         net (fo=2, routed)           0.492     4.813    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[9]_i_4_n_0
    SLICE_X12Y209        LUT5 (Prop_lut5_I0_O)        0.043     4.856 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[9]_i_2/O
                         net (fo=2, routed)           0.374     5.229    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[9]_i_2_n_0
    SLICE_X12Y209        LUT3 (Prop_lut3_I1_O)        0.043     5.272 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[9]_i_1/O
                         net (fo=1, routed)           0.000     5.272    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[9]_i_1_n_0
    SLICE_X12Y209        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.297    64.962    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X12Y209        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[9]/C
                         clock pessimism             -0.581    64.380    
                         clock uncertainty           -0.120    64.260    
    SLICE_X12Y209        FDRE (Setup_fdre_C_D)        0.064    64.324    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         64.324    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                 59.051    

Slack (MET) :             59.099ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 0.352ns (4.705%)  route 7.129ns (95.295%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns = ( 64.962 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    -0.715ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.311    -2.421    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X13Y194        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y194        FDRE (Prop_fdre_C_Q)         0.223    -2.198 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[20]/Q
                         net (fo=10, routed)          6.324     4.126    BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d[20]
    SLICE_X9Y207         LUT6 (Prop_lut6_I1_O)        0.043     4.169 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[10]_i_4/O
                         net (fo=1, routed)           0.352     4.520    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[10]_i_4_n_0
    SLICE_X10Y207        LUT5 (Prop_lut5_I0_O)        0.043     4.563 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[10]_i_2/O
                         net (fo=2, routed)           0.454     5.017    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[10]_i_2_n_0
    SLICE_X11Y209        LUT4 (Prop_lut4_I3_O)        0.043     5.060 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     5.060    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout[6]_i_1_n_0
    SLICE_X11Y209        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.297    64.962    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X11Y209        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[6]/C
                         clock pessimism             -0.715    64.246    
                         clock uncertainty           -0.120    64.126    
    SLICE_X11Y209        FDRE (Setup_fdre_C_D)        0.033    64.159    BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         64.159    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                 59.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.118ns (38.488%)  route 0.189ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.657    -0.397    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X8Y222         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y222         FDCE (Prop_fdce_C_Q)         0.118    -0.279 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=1, routed)           0.189    -0.091    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y44         RAMB36E1                                     r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.909    -0.381    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y44         RAMB36E1                                     r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.023    -0.358    
    RAMB36_X0Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.175    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.100ns (31.680%)  route 0.216ns (68.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.654    -0.400    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y222        FDCE (Prop_fdce_C_Q)         0.100    -0.300 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=6, routed)           0.216    -0.085    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X1Y44         RAMB36E1                                     r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.907    -0.383    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y44         RAMB36E1                                     r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.022    -0.361    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.178    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.107ns (34.614%)  route 0.202ns (65.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.657    -0.397    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y222        FDCE (Prop_fdce_C_Q)         0.107    -0.290 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=3, routed)           0.202    -0.088    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X0Y44         RAMB36E1                                     r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.909    -0.381    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y44         RAMB36E1                                     r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.042    -0.339    
    RAMB36_X0Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.147    -0.192    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.689    -0.365    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y221         FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.211    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.915    -0.375    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.009    -0.365    
    SLICE_X3Y221         FDRE (Hold_fdre_C_D)         0.049    -0.316    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.368ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.695    -0.359    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y213         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y213         FDRE (Prop_fdre_C_Q)         0.100    -0.259 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.205    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X3Y213         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.922    -0.368    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y213         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.008    -0.359    
    SLICE_X3Y213         FDRE (Hold_fdre_C_D)         0.049    -0.310    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.659    -0.395    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y219        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDPE (Prop_fdpe_C_Q)         0.100    -0.295 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.241    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X17Y219        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.884    -0.406    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y219        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.010    -0.395    
    SLICE_X17Y219        FDPE (Hold_fdpe_C_D)         0.047    -0.348    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.660    -0.394    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X15Y219        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y219        FDRE (Prop_fdre_C_Q)         0.100    -0.294 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.240    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X15Y219        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.884    -0.406    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X15Y219        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism              0.011    -0.394    
    SLICE_X15Y219        FDRE (Hold_fdre_C_D)         0.047    -0.347    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.689    -0.365    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y221         FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.211    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.915    -0.375    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.009    -0.365    
    SLICE_X3Y221         FDRE (Hold_fdre_C_D)         0.047    -0.318    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.375ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    -0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.689    -0.365    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y221         FDRE (Prop_fdre_C_Q)         0.100    -0.265 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.211    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.915    -0.375    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.009    -0.365    
    SLICE_X3Y221         FDRE (Hold_fdre_C_D)         0.047    -0.318    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.656    -0.398    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y226         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y226         FDPE (Prop_fdpe_C_Q)         0.100    -0.298 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.244    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X9Y226         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.879    -0.411    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y226         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.012    -0.398    
    SLICE_X9Y226         FDPE (Hold_fdpe_C_D)         0.047    -0.351    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_div_clk_wiz_0
Waveform(ns):       { 0.000 33.334 }
Period(ns):         66.668
Sources:            { BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         66.668      64.829     RAMB36_X0Y42     BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         66.668      64.829     RAMB36_X1Y44     BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         66.668      64.829     RAMB36_X0Y43     BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         66.668      64.829     RAMB36_X0Y44     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         66.668      65.259     BUFGCTRL_X0Y16   BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         66.668      65.419     ILOGIC_X0Y160    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         66.668      65.419     ILOGIC_X0Y170    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         66.668      65.419     ILOGIC_X0Y190    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[2].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         66.668      65.419     ILOGIC_X0Y180    BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[3].iserdese2_master/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         66.668      65.597     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       66.668      146.692    MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X2Y214     BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X2Y214     BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X18Y222    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X19Y222    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X18Y222    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X18Y222    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X19Y222    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X19Y222    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         33.334      32.934     SLICE_X19Y222    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         33.334      32.934     SLICE_X5Y210     BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         33.334      32.984     SLICE_X9Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         33.334      32.984     SLICE_X9Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         33.334      32.984     SLICE_X9Y224     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         33.334      32.984     SLICE_X9Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         33.334      32.984     SLICE_X9Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         33.334      32.984     SLICE_X9Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         33.334      32.984     SLICE_X9Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         33.334      32.984     SLICE_X9Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         33.334      32.984     SLICE_X9Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         33.334      32.984     SLICE_X8Y227     BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         16.667      15.259     BUFGCTRL_X0Y19   BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.667      15.596     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.667      15.596     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y3  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.395ns (12.865%)  route 2.675ns (87.135%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 37.613 - 33.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.298     5.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X31Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y185        FDRE (Prop_fdre_C_Q)         0.223     5.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=9, routed)           0.996     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X50Y190        LUT3 (Prop_lut3_I0_O)        0.043     6.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.669     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X52Y193        LUT4 (Prop_lut4_I1_O)        0.043     7.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.441     7.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.043     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.150     8.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.043     8.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.420     8.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X52Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.105    37.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X52Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.723    38.336    
                         clock uncertainty           -0.035    38.301    
    SLICE_X52Y193        FDPE (Setup_fdpe_C_D)        0.004    38.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         38.305    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 29.798    

Slack (MET) :             29.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.736ns (23.627%)  route 2.379ns (76.373%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 37.610 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.204     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.205     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y181        LUT4 (Prop_lut4_I2_O)        0.126     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.462     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X49Y181        LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X49Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.712     8.451    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.494    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X49Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.102    37.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.723    38.333    
                         clock uncertainty           -0.035    38.298    
    SLICE_X49Y185        FDRE (Setup_fdre_C_D)        0.034    38.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                 29.838    

Slack (MET) :             29.857ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.736ns (23.783%)  route 2.359ns (76.217%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 37.610 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.204     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.205     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y181        LUT4 (Prop_lut4_I2_O)        0.126     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.462     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X49Y181        LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X49Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.691     8.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.473 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X49Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.102    37.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.723    38.333    
                         clock uncertainty           -0.035    38.298    
    SLICE_X49Y185        FDRE (Setup_fdre_C_D)        0.033    38.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.331    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                 29.857    

Slack (MET) :             29.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.736ns (23.829%)  route 2.353ns (76.171%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 37.610 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.204     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.205     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y181        LUT4 (Prop_lut4_I2_O)        0.126     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.462     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X49Y181        LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X49Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.685     8.425    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y185        LUT6 (Prop_lut6_I4_O)        0.043     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X51Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.102    37.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.723    38.333    
                         clock uncertainty           -0.035    38.298    
    SLICE_X51Y185        FDRE (Setup_fdre_C_D)        0.034    38.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 29.864    

Slack (MET) :             29.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.395ns (13.345%)  route 2.565ns (86.655%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.613ns = ( 37.613 - 33.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.298     5.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X31Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y185        FDRE (Prop_fdre_C_Q)         0.223     5.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=9, routed)           0.996     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X50Y190        LUT3 (Prop_lut3_I0_O)        0.043     6.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.669     7.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X52Y193        LUT4 (Prop_lut4_I1_O)        0.043     7.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.441     7.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.043     7.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.150     8.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.043     8.086 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.310     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X52Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.105    37.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X52Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.723    38.336    
                         clock uncertainty           -0.035    38.301    
    SLICE_X52Y193        FDPE (Setup_fdpe_C_D)        0.013    38.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         38.313    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 29.918    

Slack (MET) :             29.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 0.736ns (24.289%)  route 2.294ns (75.710%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 37.610 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.204     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.205     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y181        LUT4 (Prop_lut4_I2_O)        0.126     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.462     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X49Y181        LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X49Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.627     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X49Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.102    37.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.723    38.333    
                         clock uncertainty           -0.035    38.298    
    SLICE_X49Y185        FDRE (Setup_fdre_C_D)        0.034    38.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                 29.923    

Slack (MET) :             29.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.736ns (24.204%)  route 2.305ns (75.796%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 37.609 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.204     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.205     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y181        LUT4 (Prop_lut4_I2_O)        0.126     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.462     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X49Y181        LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X49Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.637     8.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X48Y184        LUT5 (Prop_lut5_I2_O)        0.043     8.420 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X48Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.101    37.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.723    38.332    
                         clock uncertainty           -0.035    38.297    
    SLICE_X48Y184        FDRE (Setup_fdre_C_D)        0.065    38.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 29.942    

Slack (MET) :             29.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.736ns (24.519%)  route 2.266ns (75.481%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 37.609 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.204     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.205     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y181        LUT4 (Prop_lut4_I2_O)        0.126     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.462     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X49Y181        LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X49Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.598     8.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y184        LUT5 (Prop_lut5_I3_O)        0.043     8.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X49Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.101    37.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.723    38.332    
                         clock uncertainty           -0.035    38.297    
    SLICE_X49Y184        FDRE (Setup_fdre_C_D)        0.034    38.331    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                 29.950    

Slack (MET) :             29.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.736ns (24.672%)  route 2.247ns (75.328%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 37.610 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.204     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.205     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y181        LUT4 (Prop_lut4_I2_O)        0.126     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.462     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X49Y181        LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X49Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.580     8.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y185        LUT5 (Prop_lut5_I2_O)        0.043     8.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X49Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.102    37.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.723    38.333    
                         clock uncertainty           -0.035    38.298    
    SLICE_X49Y185        FDRE (Setup_fdre_C_D)        0.034    38.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.332    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                 29.970    

Slack (MET) :             29.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.736ns (24.470%)  route 2.272ns (75.530%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 37.609 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_fdre_C_Q)         0.204     5.583 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.205     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X47Y181        LUT4 (Prop_lut4_I2_O)        0.126     6.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=3, routed)           0.462     7.376    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X49Y181        LUT6 (Prop_lut6_I4_O)        0.043     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X49Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.686 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X49Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.604     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X48Y184        LUT5 (Prop_lut5_I2_O)        0.043     8.387 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X48Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.101    37.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.723    38.332    
                         clock uncertainty           -0.035    38.297    
    SLICE_X48Y184        FDRE (Setup_fdre_C_D)        0.064    38.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.360    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 29.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.550     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y190        FDCE (Prop_fdce_C_Q)         0.100     2.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.100     2.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X42Y191        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.756     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y191        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.574     2.801    
    SLICE_X42Y191        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.166%)  route 0.102ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.549     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y189        FDCE (Prop_fdce_C_Q)         0.091     2.877 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     2.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X42Y189        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y189        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.577     2.797    
    SLICE_X42Y189        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.541     2.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y177        FDRE (Prop_fdre_C_Q)         0.100     2.878 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X39Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.745     3.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X39Y177        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.586     2.778    
    SLICE_X39Y177        FDRE (Hold_fdre_C_D)         0.047     2.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.549     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y188        FDCE (Prop_fdce_C_Q)         0.100     2.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X43Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.588     2.786    
    SLICE_X43Y188        FDCE (Hold_fdce_C_D)         0.047     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.549     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y188        FDCE (Prop_fdce_C_Q)         0.100     2.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X43Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X43Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.588     2.786    
    SLICE_X43Y188        FDCE (Hold_fdce_C_D)         0.047     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.550     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y193        FDCE (Prop_fdce_C_Q)         0.100     2.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X45Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.757     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.589     2.787    
    SLICE_X45Y193        FDCE (Hold_fdce_C_D)         0.047     2.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.549     2.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X47Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDCE (Prop_fdce_C_Q)         0.100     2.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X47Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.756     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X47Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.589     2.786    
    SLICE_X47Y192        FDCE (Hold_fdce_C_D)         0.047     2.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.548     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDPE (Prop_fdpe_C_Q)         0.100     2.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X53Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.754     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.588     2.785    
    SLICE_X53Y192        FDPE (Hold_fdpe_C_D)         0.047     2.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.548     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y187        FDPE (Prop_fdpe_C_Q)         0.100     2.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X41Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.753     3.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X41Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.587     2.785    
    SLICE_X41Y187        FDPE (Hold_fdpe_C_D)         0.047     2.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.145%)  route 0.155ns (60.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.550     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X41Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y190        FDCE (Prop_fdce_C_Q)         0.100     2.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.155     3.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X42Y191        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.756     3.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y191        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.574     2.801    
    SLICE_X42Y191        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y186  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y183  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y182  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y184  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X40Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y189  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y190  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_div_clk_wiz_0
  To Clock:  clk_out2_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch0/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][207]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        11.028ns  (logic 0.259ns (2.349%)  route 10.769ns (97.651%))
  Logic Levels:           0  
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 8277.680 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.261ns = ( 8264.571 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471  8264.571    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X14Y202        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y202        FDRE (Prop_fdre_C_Q)         0.259  8264.830 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/dout_reg[11]/Q
                         net (fo=2, routed)          10.769  8275.599    u_ila_0/inst/probe15[11]
    SLICE_X7Y205         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.354  8277.681    u_ila_0/inst/clk1x
    SLICE_X7Y205         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][207]/C
                         clock pessimism              0.000  8277.681    
                         clock uncertainty           -0.604  8277.077    
    SLICE_X7Y205         FDRE (Setup_fdre_C_D)       -0.009  8277.068    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][207]
  -------------------------------------------------------------------
                         required time                       8277.067    
                         arrival time                       -8275.599    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.853ns  (logic 0.236ns (2.175%)  route 10.617ns (97.825%))
  Logic Levels:           0  
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 8277.623 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.261ns = ( 8264.571 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471  8264.571    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X12Y205        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y205        FDRE (Prop_fdre_C_Q)         0.236  8264.808 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/din_d_reg[4]/Q
                         net (fo=10, routed)         10.617  8275.424    u_ila_0/inst/probe2[4]
    SLICE_X23Y201        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.297  8277.624    u_ila_0/inst/clk1x
    SLICE_X23Y201        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][36]/C
                         clock pessimism              0.000  8277.624    
                         clock uncertainty           -0.604  8277.021    
    SLICE_X23Y201        FDRE (Setup_fdre_C_D)       -0.111  8276.909    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][36]
  -------------------------------------------------------------------
                         required time                       8276.908    
                         arrival time                       -8275.424    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][127]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.879ns  (logic 0.204ns (1.875%)  route 10.675ns (98.125%))
  Logic Levels:           0  
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8277.546 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.372ns = ( 8264.460 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.360  8264.461    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X5Y186         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.204  8264.665 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[27]/Q
                         net (fo=2, routed)          10.675  8275.340    u_ila_0/inst/probe7[27]
    SLICE_X7Y186         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.220  8277.547    u_ila_0/inst/clk1x
    SLICE_X7Y186         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][127]/C
                         clock pessimism              0.000  8277.547    
                         clock uncertainty           -0.604  8276.943    
    SLICE_X7Y186         FDRE (Setup_fdre_C_D)       -0.102  8276.842    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][127]
  -------------------------------------------------------------------
                         required time                       8276.840    
                         arrival time                       -8275.340    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.843ns  (logic 0.259ns (2.389%)  route 10.584ns (97.611%))
  Logic Levels:           0  
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 8277.490 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.424ns = ( 8264.408 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.308  8264.408    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X16Y190        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y190        FDRE (Prop_fdre_C_Q)         0.259  8264.667 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d_reg[21]/Q
                         net (fo=10, routed)         10.584  8275.251    u_ila_0/inst/probe0[21]
    SLICE_X22Y189        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.164  8277.491    u_ila_0/inst/clk1x
    SLICE_X22Y189        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][21]/C
                         clock pessimism              0.000  8277.491    
                         clock uncertainty           -0.604  8276.888    
    SLICE_X22Y189        FDRE (Setup_fdre_C_D)       -0.002  8276.886    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][21]
  -------------------------------------------------------------------
                         required time                       8276.885    
                         arrival time                       -8275.251    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][245]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.713ns  (logic 0.223ns (2.082%)  route 10.490ns (97.918%))
  Logic Levels:           0  
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 8277.623 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.264ns = ( 8264.568 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.468  8264.568    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X13Y210        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y210        FDRE (Prop_fdre_C_Q)         0.223  8264.791 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/wr_reg/Q
                         net (fo=4, routed)          10.490  8275.281    u_ila_0/inst/probe22[0]
    SLICE_X17Y208        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][245]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.297  8277.624    u_ila_0/inst/clk1x
    SLICE_X17Y208        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][245]/C
                         clock pessimism              0.000  8277.624    
                         clock uncertainty           -0.604  8277.021    
    SLICE_X17Y208        FDRE (Setup_fdre_C_D)       -0.009  8277.012    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][245]
  -------------------------------------------------------------------
                         required time                       8277.010    
                         arrival time                       -8275.281    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.550ns  (logic 0.223ns (2.114%)  route 10.327ns (97.886%))
  Logic Levels:           0  
  Clock Path Skew:        4.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 8277.626 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.261ns = ( 8264.571 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471  8264.571    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y205         FDRE (Prop_fdre_C_Q)         0.223  8264.794 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[2]/Q
                         net (fo=19, routed)         10.327  8275.121    u_ila_0/inst/probe3[2]
    SLICE_X14Y206        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.300  8277.627    u_ila_0/inst/clk1x
    SLICE_X14Y206        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][62]/C
                         clock pessimism              0.000  8277.627    
                         clock uncertainty           -0.604  8277.023    
    SLICE_X14Y206        FDRE (Setup_fdre_C_D)       -0.002  8277.021    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][62]
  -------------------------------------------------------------------
                         required time                       8277.021    
                         arrival time                       -8275.121    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.535ns  (logic 0.259ns (2.458%)  route 10.276ns (97.542%))
  Logic Levels:           0  
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 8277.625 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.261ns = ( 8264.571 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471  8264.571    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X8Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y205         FDRE (Prop_fdre_C_Q)         0.259  8264.830 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[0]/Q
                         net (fo=30, routed)         10.276  8275.106    u_ila_0/inst/probe3[0]
    SLICE_X17Y205        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.299  8277.626    u_ila_0/inst/clk1x
    SLICE_X17Y205        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][60]/C
                         clock pessimism              0.000  8277.626    
                         clock uncertainty           -0.604  8277.022    
    SLICE_X17Y205        FDRE (Setup_fdre_C_D)       -0.009  8277.014    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][60]
  -------------------------------------------------------------------
                         required time                       8277.012    
                         arrival time                       -8275.105    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch0/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][198]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.535ns  (logic 0.223ns (2.117%)  route 10.312ns (97.883%))
  Logic Levels:           0  
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns = ( 8277.627 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.261ns = ( 8264.571 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.471  8264.571    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X15Y203        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y203        FDRE (Prop_fdre_C_Q)         0.223  8264.794 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/dout_reg[2]/Q
                         net (fo=2, routed)          10.312  8275.105    u_ila_0/inst/probe15[2]
    SLICE_X12Y203        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.301  8277.628    u_ila_0/inst/clk1x
    SLICE_X12Y203        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][198]/C
                         clock pessimism              0.000  8277.628    
                         clock uncertainty           -0.604  8277.024    
    SLICE_X12Y203        FDRE (Setup_fdre_C_D)       -0.002  8277.022    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][198]
  -------------------------------------------------------------------
                         required time                       8277.021    
                         arrival time                       -8275.105    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.496ns  (logic 0.259ns (2.468%)  route 10.237ns (97.532%))
  Logic Levels:           0  
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.494ns = ( 8277.494 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.422ns = ( 8264.410 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.310  8264.410    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X18Y196        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y196        FDRE (Prop_fdre_C_Q)         0.259  8264.669 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/din_d_reg[4]/Q
                         net (fo=10, routed)         10.237  8274.906    u_ila_0/inst/probe0[4]
    SLICE_X20Y194        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.168  8277.495    u_ila_0/inst/clk1x
    SLICE_X20Y194        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][4]/C
                         clock pessimism              0.000  8277.495    
                         clock uncertainty           -0.604  8276.892    
    SLICE_X20Y194        FDRE (Setup_fdre_C_D)       -0.002  8276.890    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][4]
  -------------------------------------------------------------------
                         required time                       8276.889    
                         arrival time                       -8274.906    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.168ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8275.000ns - clk_out_div_clk_wiz_0 rise@8266.832ns)
  Data Path Delay:        10.472ns  (logic 0.223ns (2.129%)  route 10.249ns (97.871%))
  Logic Levels:           0  
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8277.546 - 8275.000 ) 
    Source Clock Delay      (SCD):    -2.372ns = ( 8264.460 - 8266.832 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                   8266.832  8266.832 r  
    AC14                                              0.000  8266.832 r  clk_in_p (IN)
                         net (fo=0)                   0.000  8266.832    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834  8267.666 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081  8268.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224  8261.523 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484  8263.008    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093  8263.101 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.360  8264.461    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X5Y186         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y186         FDRE (Prop_fdre_C_Q)         0.223  8264.684 r  BRAM_SPI_i/receiver_0/inst/recv/ch3/din_d_reg[19]/Q
                         net (fo=11, routed)         10.249  8274.933    u_ila_0/inst/probe7[19]
    SLICE_X7Y186         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                   8275.000  8275.000 r  
    PS7_X0Y0             PS7                          0.000  8275.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241  8276.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083  8276.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647  8277.972    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755  8274.217 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027  8276.244    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  8276.327 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.220  8277.547    u_ila_0/inst/clk1x
    SLICE_X7Y186         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][119]/C
                         clock pessimism              0.000  8277.547    
                         clock uncertainty           -0.604  8276.943    
    SLICE_X7Y186         FDRE (Setup_fdre_C_D)       -0.009  8276.935    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][119]
  -------------------------------------------------------------------
                         required time                       8276.934    
                         arrival time                       -8274.932    
  -------------------------------------------------------------------
                         slack                                  2.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][213]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.407ns (7.677%)  route 4.895ns (92.323%))
  Logic Levels:           0  
  Clock Path Skew:        4.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.215    -1.788    BRAM_SPI_i/receiver_0/inst/ser2par/inst/clk_div_in
    ILOGIC_X0Y170        ISERDESE2                                    r  BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y170        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.407    -1.381 r  BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/Q7
                         net (fo=3, routed)           4.895     3.513    u_ila_0/inst/probe16[5]
    SLICE_X17Y176        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][213]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.294     2.728    u_ila_0/inst/clk1x
    SLICE_X17Y176        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][213]/C
                         clock pessimism              0.000     2.728    
                         clock uncertainty            0.604     3.332    
    SLICE_X17Y176        FDRE (Hold_fdre_C_D)         0.108     3.440    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][213]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][175]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.407ns (7.585%)  route 4.959ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        4.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.215    -1.788    BRAM_SPI_i/receiver_0/inst/ser2par/inst/clk_div_in
    ILOGIC_X0Y170        ISERDESE2                                    r  BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y170        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.407    -1.381 r  BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/Q5
                         net (fo=3, routed)           4.959     3.578    u_ila_0/inst/probe12[3]
    SLICE_X13Y195        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.313     2.747    u_ila_0/inst/clk1x
    SLICE_X13Y195        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][175]/C
                         clock pessimism              0.000     2.747    
                         clock uncertainty            0.604     3.351    
    SLICE_X13Y195        FDRE (Hold_fdre_C_D)         0.108     3.459    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][175]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][172]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.407ns (7.513%)  route 5.010ns (92.487%))
  Logic Levels:           0  
  Clock Path Skew:        4.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.215    -1.788    BRAM_SPI_i/receiver_0/inst/ser2par/inst/clk_div_in
    ILOGIC_X0Y170        ISERDESE2                                    r  BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y170        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.407    -1.381 r  BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/Q8
                         net (fo=3, routed)           5.010     3.629    u_ila_0/inst/probe12[0]
    SLICE_X16Y192        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.311     2.745    u_ila_0/inst/clk1x
    SLICE_X16Y192        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][172]/C
                         clock pessimism              0.000     2.745    
                         clock uncertainty            0.604     3.349    
    SLICE_X16Y192        FDRE (Hold_fdre_C_D)         0.152     3.501    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][172]
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.206ns (3.752%)  route 5.285ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        4.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.222    -1.781    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X4Y194         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_fdre_C_Q)         0.206    -1.575 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d_reg[4]/Q
                         net (fo=10, routed)          5.285     3.709    u_ila_0/inst/probe5[4]
    SLICE_X5Y192         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.366     2.800    u_ila_0/inst/clk1x
    SLICE_X5Y192         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][72]/C
                         clock pessimism              0.000     2.800    
                         clock uncertainty            0.604     3.404    
    SLICE_X5Y192         FDRE (Hold_fdre_C_D)         0.118     3.522    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][72]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           3.709    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch2/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 0.178ns (3.205%)  route 5.376ns (96.795%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.354    -1.649    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X3Y202         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y202         FDRE (Prop_fdre_C_Q)         0.178    -1.471 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/dout_reg[0]/Q
                         net (fo=2, routed)           5.376     3.905    u_ila_0/inst/probe10[0]
    SLICE_X4Y203         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.527     2.961    u_ila_0/inst/clk1x
    SLICE_X4Y203         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][148]/C
                         clock pessimism              0.000     2.961    
                         clock uncertainty            0.604     3.565    
    SLICE_X4Y203         FDRE (Hold_fdre_C_D)         0.152     3.717    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][148]
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][137]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.178ns (3.161%)  route 5.453ns (96.839%))
  Logic Levels:           0  
  Clock Path Skew:        4.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    -1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.297    -1.706    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X13Y209        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y209        FDRE (Prop_fdre_C_Q)         0.178    -1.528 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/dout_reg[1]/Q
                         net (fo=2, routed)           5.453     3.925    u_ila_0/inst/probe9[1]
    SLICE_X14Y209        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.471     2.905    u_ila_0/inst/clk1x
    SLICE_X14Y209        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][137]/C
                         clock pessimism              0.000     2.905    
                         clock uncertainty            0.604     3.509    
    SLICE_X14Y209        FDRE (Hold_fdre_C_D)         0.152     3.661    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][137]
  -------------------------------------------------------------------
                         required time                         -3.661    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][173]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.407ns (7.043%)  route 5.371ns (92.957%))
  Logic Levels:           0  
  Clock Path Skew:        4.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.215    -1.788    BRAM_SPI_i/receiver_0/inst/ser2par/inst/clk_div_in
    ILOGIC_X0Y170        ISERDESE2                                    r  BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y170        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.407    -1.381 r  BRAM_SPI_i/receiver_0/inst/ser2par/inst/pins[1].iserdese2_master/Q7
                         net (fo=3, routed)           5.371     3.990    u_ila_0/inst/probe12[1]
    SLICE_X15Y194        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.313     2.747    u_ila_0/inst/clk1x
    SLICE_X15Y194        FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][173]/C
                         clock pessimism              0.000     2.747    
                         clock uncertainty            0.604     3.351    
    SLICE_X15Y194        FDRE (Hold_fdre_C_D)         0.118     3.469    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][173]
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.206ns (3.499%)  route 5.682ns (96.501%))
  Logic Levels:           0  
  Clock Path Skew:        4.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    -1.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.222    -1.781    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X6Y197         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y197         FDRE (Prop_fdre_C_Q)         0.206    -1.575 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/din_d_reg[0]/Q
                         net (fo=3, routed)           5.682     4.106    u_ila_0/inst/probe5[0]
    SLICE_X7Y192         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.366     2.800    u_ila_0/inst/clk1x
    SLICE_X7Y192         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][68]/C
                         clock pessimism              0.000     2.800    
                         clock uncertainty            0.604     3.404    
    SLICE_X7Y192         FDRE (Hold_fdre_C_D)         0.118     3.522    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][68]
  -------------------------------------------------------------------
                         required time                         -3.522    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch2/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 0.178ns (2.963%)  route 5.830ns (97.037%))
  Logic Levels:           0  
  Clock Path Skew:        4.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.352    -1.651    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X5Y202         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_fdre_C_Q)         0.178    -1.473 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/dout_reg[10]/Q
                         net (fo=2, routed)           5.830     4.356    u_ila_0/inst/probe10[10]
    SLICE_X7Y204         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.527     2.961    u_ila_0/inst/clk1x
    SLICE_X7Y204         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][158]/C
                         clock pessimism              0.000     2.961    
                         clock uncertainty            0.604     3.565    
    SLICE_X7Y204         FDRE (Hold_fdre_C_D)         0.118     3.683    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][158]
  -------------------------------------------------------------------
                         required time                         -3.683    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out2_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 0.206ns (3.341%)  route 5.959ns (96.659%))
  Logic Levels:           0  
  Clock Path Skew:        4.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    -1.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.604ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.539ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.224    -1.779    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X2Y198         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDRE (Prop_fdre_C_Q)         0.206    -1.573 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[1]/Q
                         net (fo=28, routed)          5.959     4.386    u_ila_0/inst/probe4[1]
    SLICE_X4Y200         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.527     2.961    u_ila_0/inst/clk1x
    SLICE_X4Y200         FDRE                                         r  u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][65]/C
                         clock pessimism              0.000     2.961    
                         clock uncertainty            0.604     3.565    
    SLICE_X4Y200         FDRE (Hold_fdre_C_D)         0.135     3.700    u_ila_0/inst/PROBE_PIPE.shift_probes_reg[0][65]
  -------------------------------------------------------------------
                         required time                         -3.700    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.686    





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.055ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.309ns (9.887%)  route 2.816ns (90.113%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 27.615 - 25.000 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.565     2.999    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y286        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y286        FDRE (Prop_fdre_C_Q)         0.223     3.222 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           2.370     5.592    BRAM_SPI_i/receiver_0/inst/recv/frame_trig
    SLICE_X16Y228        LUT6 (Prop_lut6_I1_O)        0.043     5.635 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_2/O
                         net (fo=1, routed)           0.446     6.081    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_2_n_0
    SLICE_X15Y228        LUT6 (Prop_lut6_I0_O)        0.043     6.124 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_1/O
                         net (fo=1, routed)           0.000     6.124    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_1_n_0
    SLICE_X15Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.289    27.615    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X15Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/C
                         clock pessimism             -0.035    27.580    
                         clock uncertainty           -0.435    27.145    
    SLICE_X15Y228        FDCE (Setup_fdce_C_D)        0.034    27.179    BRAM_SPI_i/receiver_0/inst/recv/rd0_reg
  -------------------------------------------------------------------
                         required time                         27.179    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                 21.055    

Slack (MET) :             21.659ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.266ns (10.435%)  route 2.283ns (89.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.565     2.999    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y286        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y286        FDRE (Prop_fdre_C_Q)         0.223     3.222 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           2.283     5.505    BRAM_SPI_i/receiver_0/inst/recv/frame_trig
    SLICE_X16Y228        LUT4 (Prop_lut4_I1_O)        0.043     5.548 r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.548    BRAM_SPI_i/receiver_0/inst/recv/fsm_state[0]_i_1_n_0
    SLICE_X16Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.287    27.613    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X16Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[0]/C
                         clock pessimism             -0.035    27.578    
                         clock uncertainty           -0.435    27.143    
    SLICE_X16Y228        FDCE (Setup_fdce_C_D)        0.064    27.207    BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         27.207    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                 21.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.128ns (9.077%)  route 1.282ns (90.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.708     1.461    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y286        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y286        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           1.282     2.843    BRAM_SPI_i/receiver_0/inst/recv/frame_trig
    SLICE_X16Y228        LUT4 (Prop_lut4_I1_O)        0.028     2.871 r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.871    BRAM_SPI_i/receiver_0/inst/recv/fsm_state[0]_i_1_n_0
    SLICE_X16Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.884     1.685    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X16Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[0]/C
                         clock pessimism              0.031     1.716    
                         clock uncertainty            0.435     2.151    
    SLICE_X16Y228        FDCE (Hold_fdce_C_D)         0.087     2.238    BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.156ns (9.063%)  route 1.565ns (90.937%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.031ns
  Clock Uncertainty:      0.435ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.708     1.461    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y286        FDRE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y286        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=7, routed)           1.334     2.895    BRAM_SPI_i/receiver_0/inst/recv/frame_trig
    SLICE_X16Y228        LUT6 (Prop_lut6_I1_O)        0.028     2.923 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_2/O
                         net (fo=1, routed)           0.231     3.154    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_2_n_0
    SLICE_X15Y228        LUT6 (Prop_lut6_I0_O)        0.028     3.182 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_1/O
                         net (fo=1, routed)           0.000     3.182    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_1_n_0
    SLICE_X15Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.884     1.685    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X15Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/C
                         clock pessimism              0.031     1.716    
                         clock uncertainty            0.435     2.151    
    SLICE_X15Y228        FDCE (Hold_fdce_C_D)         0.060     2.211    BRAM_SPI_i/receiver_0/inst/recv/rd0_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           3.182    
  -------------------------------------------------------------------
                         slack                                  0.972    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_div_clk_wiz_0
  To Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.838ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@24875.002ns - clk_out_div_clk_wiz_0 rise@24867.164ns)
  Data Path Delay:        5.297ns  (logic 0.194ns (3.663%)  route 5.103ns (96.338%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 24876.412 - 24875.002 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 24866.752 - 24867.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  24867.164 24867.164 r  
    AC14                                              0.000 24867.164 r  clk_in_p (IN)
                         net (fo=0)                   0.000 24867.164    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 24867.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 24868.248    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 24865.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 24865.844    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 24865.873 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.878 24866.752    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y223        FDCE (Prop_fdce_C_Q)         0.124 24866.875 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=1, routed)           2.501 24869.377    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[8]
    SLICE_X20Y224        LUT6 (Prop_lut6_I2_O)        0.035 24869.412 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           2.602 24872.014    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X12Y224        LUT6 (Prop_lut6_I2_O)        0.035 24872.049 r  BRAM_SPI_i/receiver_0/inst/recv/rd3_i_1/O
                         net (fo=1, routed)           0.000 24872.049    BRAM_SPI_i/receiver_0/inst/recv/rd3_i_1_n_0
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                  24875.002 24875.002 r  
    PS7_X0Y0             PS7                          0.000 24875.002 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 24875.727    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 24875.752 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 24876.480    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724 24874.756 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972 24875.729    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 24875.754 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.657 24876.410    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd3_reg/C
                         clock pessimism              0.000 24876.410    
                         clock uncertainty           -0.662 24875.748    
    SLICE_X12Y224        FDCE (Setup_fdce_C_D)        0.054 24875.803    BRAM_SPI_i/receiver_0/inst/recv/rd3_reg
  -------------------------------------------------------------------
                         required time                      24875.805    
                         arrival time                       -24872.051    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.838ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@24875.002ns - clk_out_div_clk_wiz_0 rise@24867.164ns)
  Data Path Delay:        5.290ns  (logic 0.194ns (3.668%)  route 5.096ns (96.332%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 24876.414 - 24875.002 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 24866.752 - 24867.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  24867.164 24867.164 r  
    AC14                                              0.000 24867.164 r  clk_in_p (IN)
                         net (fo=0)                   0.000 24867.164    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 24867.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 24868.248    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 24865.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 24865.844    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 24865.873 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.878 24866.752    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y223        FDCE (Prop_fdce_C_Q)         0.124 24866.875 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=1, routed)           2.501 24869.377    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[8]
    SLICE_X20Y224        LUT6 (Prop_lut6_I2_O)        0.035 24869.412 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           2.594 24872.006    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X12Y228        LUT3 (Prop_lut3_I0_O)        0.035 24872.041 r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000 24872.041    BRAM_SPI_i/receiver_0/inst/recv/fsm_state[1]_i_1_n_0
    SLICE_X12Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                  24875.002 24875.002 r  
    PS7_X0Y0             PS7                          0.000 24875.002 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 24875.727    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 24875.752 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 24876.480    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724 24874.756 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972 24875.729    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 24875.754 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.660 24876.414    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X12Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[1]/C
                         clock pessimism              0.000 24876.414    
                         clock uncertainty           -0.662 24875.752    
    SLICE_X12Y228        FDCE (Setup_fdce_C_D)        0.054 24875.807    BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                      24875.809    
                         arrival time                       -24872.043    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.838ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@24875.002ns - clk_out_div_clk_wiz_0 rise@24867.164ns)
  Data Path Delay:        5.257ns  (logic 0.194ns (3.691%)  route 5.063ns (96.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 24876.412 - 24875.002 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 24866.752 - 24867.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  24867.164 24867.164 r  
    AC14                                              0.000 24867.164 r  clk_in_p (IN)
                         net (fo=0)                   0.000 24867.164    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 24867.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 24868.248    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 24865.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 24865.844    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 24865.873 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.878 24866.752    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y223        FDCE (Prop_fdce_C_Q)         0.124 24866.875 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=1, routed)           2.501 24869.377    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[8]
    SLICE_X20Y224        LUT6 (Prop_lut6_I2_O)        0.035 24869.412 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           2.561 24871.973    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X12Y224        LUT6 (Prop_lut6_I2_O)        0.035 24872.008 r  BRAM_SPI_i/receiver_0/inst/recv/rd1_i_1/O
                         net (fo=1, routed)           0.000 24872.008    BRAM_SPI_i/receiver_0/inst/recv/rd1_i_1_n_0
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                  24875.002 24875.002 r  
    PS7_X0Y0             PS7                          0.000 24875.002 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 24875.727    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 24875.752 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 24876.480    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724 24874.756 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972 24875.729    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 24875.754 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.657 24876.410    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd1_reg/C
                         clock pessimism              0.000 24876.410    
                         clock uncertainty           -0.662 24875.748    
    SLICE_X12Y224        FDCE (Setup_fdce_C_D)        0.054 24875.803    BRAM_SPI_i/receiver_0/inst/recv/rd1_reg
  -------------------------------------------------------------------
                         required time                      24875.805    
                         arrival time                       -24872.008    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.838ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@24875.002ns - clk_out_div_clk_wiz_0 rise@24867.164ns)
  Data Path Delay:        5.256ns  (logic 0.194ns (3.691%)  route 5.062ns (96.309%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.410ns = ( 24876.412 - 24875.002 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 24866.752 - 24867.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  24867.164 24867.164 r  
    AC14                                              0.000 24867.164 r  clk_in_p (IN)
                         net (fo=0)                   0.000 24867.164    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 24867.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 24868.248    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 24865.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 24865.844    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 24865.873 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.878 24866.752    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y223        FDCE (Prop_fdce_C_Q)         0.124 24866.875 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=1, routed)           2.501 24869.377    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[8]
    SLICE_X20Y224        LUT6 (Prop_lut6_I2_O)        0.035 24869.412 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           2.560 24871.973    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X12Y224        LUT6 (Prop_lut6_I2_O)        0.035 24872.008 r  BRAM_SPI_i/receiver_0/inst/recv/rd2_i_1/O
                         net (fo=1, routed)           0.000 24872.008    BRAM_SPI_i/receiver_0/inst/recv/rd2_i_1_n_0
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                  24875.002 24875.002 r  
    PS7_X0Y0             PS7                          0.000 24875.002 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 24875.727    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 24875.752 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 24876.480    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724 24874.756 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972 24875.729    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 24875.754 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.657 24876.410    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd2_reg/C
                         clock pessimism              0.000 24876.410    
                         clock uncertainty           -0.662 24875.748    
    SLICE_X12Y224        FDCE (Setup_fdce_C_D)        0.054 24875.803    BRAM_SPI_i/receiver_0/inst/recv/rd2_reg
  -------------------------------------------------------------------
                         required time                      24875.805    
                         arrival time                       -24872.008    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.838ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@24875.002ns - clk_out_div_clk_wiz_0 rise@24867.164ns)
  Data Path Delay:        5.204ns  (logic 0.194ns (3.728%)  route 5.010ns (96.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns = ( 24876.414 - 24875.002 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 24866.752 - 24867.164 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  24867.164 24867.164 r  
    AC14                                              0.000 24867.164 r  clk_in_p (IN)
                         net (fo=0)                   0.000 24867.164    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 24867.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 24868.248    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 24865.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 24865.844    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 24865.873 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.878 24866.752    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y223        FDCE (Prop_fdce_C_Q)         0.124 24866.875 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/Q
                         net (fo=1, routed)           2.501 24869.377    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[8]
    SLICE_X20Y224        LUT6 (Prop_lut6_I2_O)        0.035 24869.412 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           2.509 24871.922    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X15Y228        LUT6 (Prop_lut6_I3_O)        0.035 24871.957 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_1/O
                         net (fo=1, routed)           0.000 24871.957    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_1_n_0
    SLICE_X15Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                  24875.002 24875.002 r  
    PS7_X0Y0             PS7                          0.000 24875.002 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 24875.727    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 24875.752 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 24876.480    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724 24874.756 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972 24875.729    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 24875.754 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.660 24876.414    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X15Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/C
                         clock pessimism              0.000 24876.414    
                         clock uncertainty           -0.662 24875.752    
    SLICE_X15Y228        FDCE (Setup_fdce_C_D)        0.031 24875.783    BRAM_SPI_i/receiver_0/inst/recv/rd0_reg
  -------------------------------------------------------------------
                         required time                      24875.785    
                         arrival time                       -24871.957    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             65.959ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.732ns  (logic 0.259ns (35.367%)  route 0.473ns (64.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y211                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y211         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.473     0.732    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y213         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X6Y213         FDRE (Setup_fdre_C_D)        0.023    66.691    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         66.691    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                 65.959    

Slack (MET) :             65.963ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.615ns  (logic 0.236ns (38.354%)  route 0.379ns (61.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y211                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y211         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.379     0.615    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X7Y211         FDRE (Setup_fdre_C_D)       -0.090    66.578    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         66.578    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                 65.963    

Slack (MET) :             65.966ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.724ns  (logic 0.259ns (35.761%)  route 0.465ns (64.239%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y211                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y211         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.465     0.724    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y213         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X6Y213         FDRE (Setup_fdre_C_D)        0.022    66.690    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         66.690    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 65.966    

Slack (MET) :             65.999ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.580ns  (logic 0.204ns (35.186%)  route 0.376ns (64.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y221                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y221         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.376     0.580    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X7Y220         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X7Y220         FDRE (Setup_fdre_C_D)       -0.089    66.579    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         66.579    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                 65.999    

Slack (MET) :             66.030ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.668ns  (MaxDelay Path 66.668ns)
  Data Path Delay:        0.580ns  (logic 0.236ns (40.667%)  route 0.344ns (59.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 66.668ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y221                                     0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X22Y221        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.344     0.580    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y222        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   66.668    66.668    
    SLICE_X20Y222        FDRE (Setup_fdre_C_D)       -0.058    66.610    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         66.610    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                 66.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 0.250ns (4.549%)  route 5.246ns (95.451%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    -1.720    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDCE (Prop_fdce_C_Q)         0.178    -1.542 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           2.050     0.508    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[4]
    SLICE_X20Y224        LUT6 (Prop_lut6_I3_O)        0.036     0.544 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           3.196     3.740    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X15Y228        LUT6 (Prop_lut6_I3_O)        0.036     3.776 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_1/O
                         net (fo=1, routed)           0.000     3.776    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_1_n_0
    SLICE_X15Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.458     2.892    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X15Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd0_reg/C
                         clock pessimism              0.000     2.892    
                         clock uncertainty            0.662     3.554    
    SLICE_X15Y228        FDCE (Hold_fdce_C_D)         0.154     3.708    BRAM_SPI_i/receiver_0/inst/recv/rd0_reg
  -------------------------------------------------------------------
                         required time                         -3.708    
                         arrival time                           3.776    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.250ns (4.495%)  route 5.312ns (95.505%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    -1.720    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDCE (Prop_fdce_C_Q)         0.178    -1.542 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           2.050     0.508    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[4]
    SLICE_X20Y224        LUT6 (Prop_lut6_I3_O)        0.036     0.544 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           3.261     3.805    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X12Y224        LUT6 (Prop_lut6_I2_O)        0.036     3.841 r  BRAM_SPI_i/receiver_0/inst/recv/rd2_i_1/O
                         net (fo=1, routed)           0.000     3.841    BRAM_SPI_i/receiver_0/inst/recv/rd2_i_1_n_0
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.454     2.888    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd2_reg/C
                         clock pessimism              0.000     2.888    
                         clock uncertainty            0.662     3.550    
    SLICE_X12Y224        FDCE (Hold_fdce_C_D)         0.189     3.739    BRAM_SPI_i/receiver_0/inst/recv/rd2_reg
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.250ns (4.493%)  route 5.314ns (95.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    -1.720    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDCE (Prop_fdce_C_Q)         0.178    -1.542 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           2.050     0.508    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[4]
    SLICE_X20Y224        LUT6 (Prop_lut6_I3_O)        0.036     0.544 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           3.263     3.807    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X12Y224        LUT6 (Prop_lut6_I2_O)        0.036     3.843 r  BRAM_SPI_i/receiver_0/inst/recv/rd1_i_1/O
                         net (fo=1, routed)           0.000     3.843    BRAM_SPI_i/receiver_0/inst/recv/rd1_i_1_n_0
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.454     2.888    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd1_reg/C
                         clock pessimism              0.000     2.888    
                         clock uncertainty            0.662     3.550    
    SLICE_X12Y224        FDCE (Hold_fdce_C_D)         0.188     3.738    BRAM_SPI_i/receiver_0/inst/recv/rd1_reg
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           3.843    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.250ns (4.447%)  route 5.372ns (95.553%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        4.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    -1.720    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDCE (Prop_fdce_C_Q)         0.178    -1.542 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           2.050     0.508    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[4]
    SLICE_X20Y224        LUT6 (Prop_lut6_I3_O)        0.036     0.544 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           3.321     3.865    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X12Y228        LUT3 (Prop_lut3_I0_O)        0.036     3.901 r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.901    BRAM_SPI_i/receiver_0/inst/recv/fsm_state[1]_i_1_n_0
    SLICE_X12Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.458     2.892    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X12Y228        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[1]/C
                         clock pessimism              0.000     2.892    
                         clock uncertainty            0.662     3.554    
    SLICE_X12Y228        FDCE (Hold_fdce_C_D)         0.189     3.743    BRAM_SPI_i/receiver_0/inst/recv/fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/rd3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_recv_BRAM_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.250ns (4.449%)  route 5.369ns (95.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        4.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.662ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757     0.757 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.743    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    -4.453 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    -3.086    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    -1.720    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y222        FDCE (Prop_fdce_C_Q)         0.178    -1.542 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/Q
                         net (fo=1, routed)           2.050     0.508    BRAM_SPI_i/receiver_0/inst/recv/wr_data_count0[4]
    SLICE_X20Y224        LUT6 (Prop_lut6_I3_O)        0.036     0.544 r  BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4/O
                         net (fo=5, routed)           3.319     3.862    BRAM_SPI_i/receiver_0/inst/recv/rd0_i_4_n_0
    SLICE_X12Y224        LUT6 (Prop_lut6_I2_O)        0.036     3.898 r  BRAM_SPI_i/receiver_0/inst/recv/rd3_i_1/O
                         net (fo=1, routed)           0.000     3.898    BRAM_SPI_i/receiver_0/inst/recv/rd3_i_1_n_0
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.454     2.888    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X12Y224        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/rd3_reg/C
                         clock pessimism              0.000     2.888    
                         clock uncertainty            0.662     3.550    
    SLICE_X12Y224        FDCE (Hold_fdce_C_D)         0.189     3.739    BRAM_SPI_i/receiver_0/inst/recv/rd3_reg
  -------------------------------------------------------------------
                         required time                         -3.739    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_out_div_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack       -5.848ns,  Total Violation      -23.356ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.848ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        0.469ns  (logic 0.259ns (55.229%)  route 0.210ns (44.771%))
  Logic Levels:           0  
  Clock Path Skew:        -4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 198.296 - 200.004 ) 
    Source Clock Delay      (SCD):    2.903ns = ( 202.903 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.469   202.903    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X10Y211        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_fdce_C_Q)         0.259   203.162 r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/Q
                         net (fo=4, routed)           0.210   203.372    BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs
    SLICE_X9Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.295   198.296    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X9Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs_d_reg/C
                         clock pessimism              0.000   198.296    
                         clock uncertainty           -0.761   197.534    
    SLICE_X9Y211         FDRE (Setup_fdre_C_D)       -0.010   197.524    BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs_d_reg
  -------------------------------------------------------------------
                         required time                        197.524    
                         arrival time                        -203.372    
  -------------------------------------------------------------------
                         slack                                 -5.848    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        0.463ns  (logic 0.259ns (55.971%)  route 0.204ns (44.029%))
  Logic Levels:           0  
  Clock Path Skew:        -4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 198.296 - 200.004 ) 
    Source Clock Delay      (SCD):    2.903ns = ( 202.903 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.469   202.903    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X10Y211        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_fdce_C_Q)         0.259   203.162 r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/Q
                         net (fo=4, routed)           0.204   203.366    BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs
    SLICE_X11Y212        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.295   198.296    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X11Y212        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs_d_reg/C
                         clock pessimism              0.000   198.296    
                         clock uncertainty           -0.761   197.534    
    SLICE_X11Y212        FDRE (Setup_fdre_C_D)       -0.010   197.524    BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs_d_reg
  -------------------------------------------------------------------
                         required time                        197.524    
                         arrival time                        -203.366    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.840ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        0.463ns  (logic 0.259ns (55.971%)  route 0.204ns (44.029%))
  Logic Levels:           0  
  Clock Path Skew:        -4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 198.296 - 200.004 ) 
    Source Clock Delay      (SCD):    2.903ns = ( 202.903 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.469   202.903    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X10Y211        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_fdce_C_Q)         0.259   203.162 r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/Q
                         net (fo=4, routed)           0.204   203.366    BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs
    SLICE_X11Y211        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.295   198.296    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X11Y211        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs_d_reg/C
                         clock pessimism              0.000   198.296    
                         clock uncertainty           -0.761   197.534    
    SLICE_X11Y211        FDRE (Setup_fdre_C_D)       -0.008   197.526    BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs_d_reg
  -------------------------------------------------------------------
                         required time                        197.526    
                         arrival time                        -203.366    
  -------------------------------------------------------------------
                         slack                                 -5.840    

Slack (VIOLATED) :        -5.827ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.004ns  (clk_out_div_clk_wiz_0 rise@200.004ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@200.000ns)
  Data Path Delay:        0.469ns  (logic 0.259ns (55.229%)  route 0.210ns (44.771%))
  Logic Levels:           0  
  Clock Path Skew:        -4.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 198.296 - 200.004 ) 
    Source Clock Delay      (SCD):    2.903ns = ( 202.903 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339   201.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093   201.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810   203.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061   199.181 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160   201.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   201.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.469   202.903    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X10Y211        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_fdce_C_Q)         0.259   203.162 r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/Q
                         net (fo=4, routed)           0.210   203.372    BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs
    SLICE_X8Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                    200.004   200.004 r  
    AC14                                              0.000   200.004 r  clk_in_p (IN)
                         net (fo=0)                   0.000   200.004    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757   200.761 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   201.747    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196   195.551 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367   196.918    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   197.001 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.295   198.296    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X8Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs_d_reg/C
                         clock pessimism              0.000   198.296    
                         clock uncertainty           -0.761   197.534    
    SLICE_X8Y211         FDRE (Setup_fdre_C_D)        0.011   197.545    BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs_d_reg
  -------------------------------------------------------------------
                         required time                        197.545    
                         arrival time                        -203.372    
  -------------------------------------------------------------------
                         slack                                 -5.827    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        5.350ns  (logic 0.902ns (16.860%)  route 4.448ns (83.140%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 64.889 - 66.668 ) 
    Source Clock Delay      (SCD):    2.888ns = ( 52.888 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    51.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    51.432 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810    53.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    49.181 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160    51.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    51.434 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.454    52.888    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X26Y230        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y230        FDCE (Prop_fdce_C_Q)         0.263    53.151 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[5]/Q
                         net (fo=48, routed)          3.117    56.268    BRAM_SPI_i/receiver_0/inst/recv/ch2/trainning_words[5]
    SLICE_X3Y200         LUT6 (Prop_lut6_I3_O)        0.043    56.311 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[2]_i_24/O
                         net (fo=1, routed)           0.000    56.311    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[2]_i_24_n_0
    SLICE_X3Y200         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    56.578 f  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[2]_i_8/CO[3]
                         net (fo=3, routed)           0.564    57.142    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos14_out
    SLICE_X2Y199         LUT4 (Prop_lut4_I1_O)        0.053    57.195 f  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[2]_i_4/O
                         net (fo=5, routed)           0.489    57.683    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[2]_i_4_n_0
    SLICE_X2Y201         LUT5 (Prop_lut5_I0_O)        0.142    57.825 f  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[3]_i_3/O
                         net (fo=1, routed)           0.279    58.104    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[3]_i_3_n_0
    SLICE_X2Y198         LUT6 (Prop_lut6_I0_O)        0.134    58.238 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[3]_i_2/O
                         net (fo=1, routed)           0.000    58.238    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[3]_i_2_n_0
    SLICE_X2Y198         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.224    64.889    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X2Y198         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[3]/C
                         clock pessimism              0.000    64.889    
                         clock uncertainty           -0.761    64.127    
    SLICE_X2Y198         FDRE (Setup_fdre_C_D)        0.065    64.192    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[3]
  -------------------------------------------------------------------
                         required time                         64.192    
                         arrival time                         -58.238    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        5.420ns  (logic 0.857ns (15.812%)  route 4.563ns (84.187%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 64.964 - 66.668 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 52.890 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    51.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    51.432 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810    53.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    49.181 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160    51.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    51.434 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.456    52.890    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.228    53.118 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/Q
                         net (fo=48, routed)          3.259    56.377    BRAM_SPI_i/receiver_0/inst/recv/ch1/trainning_words[4]
    SLICE_X12Y206        LUT6 (Prop_lut6_I0_O)        0.043    56.420 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_20/O
                         net (fo=1, routed)           0.000    56.420    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_20_n_0
    SLICE_X12Y206        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    56.676 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[2]_i_7/CO[3]
                         net (fo=3, routed)           0.555    57.231    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos12_out
    SLICE_X9Y206         LUT4 (Prop_lut4_I0_O)        0.055    57.286 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_4/O
                         net (fo=5, routed)           0.462    57.748    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_4_n_0
    SLICE_X8Y206         LUT5 (Prop_lut5_I0_O)        0.141    57.889 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_3/O
                         net (fo=1, routed)           0.287    58.176    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_3_n_0
    SLICE_X8Y205         LUT6 (Prop_lut6_I0_O)        0.134    58.310 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=1, routed)           0.000    58.310    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X8Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.299    64.964    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X8Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]/C
                         clock pessimism              0.000    64.964    
                         clock uncertainty           -0.761    64.202    
    SLICE_X8Y205         FDRE (Setup_fdre_C_D)        0.065    64.267    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]
  -------------------------------------------------------------------
                         required time                         64.267    
                         arrival time                         -58.310    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        5.403ns  (logic 0.656ns (12.140%)  route 4.747ns (87.860%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 64.960 - 66.668 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 52.890 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    51.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    51.432 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810    53.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    49.181 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160    51.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    51.434 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.456    52.890    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.228    53.118 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/Q
                         net (fo=48, routed)          3.512    56.630    BRAM_SPI_i/receiver_0/inst/recv/ch1/trainning_words[4]
    SLICE_X8Y208         LUT6 (Prop_lut6_I0_O)        0.043    56.673 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.000    56.673    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_9_n_0
    SLICE_X8Y208         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    56.929 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=6, routed)           0.484    57.413    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos112_out
    SLICE_X8Y206         LUT4 (Prop_lut4_I1_O)        0.043    57.456 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.363    57.819    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_4_n_0
    SLICE_X8Y206         LUT6 (Prop_lut6_I2_O)        0.043    57.862 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.388    58.250    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_3_n_0
    SLICE_X8Y212         LUT4 (Prop_lut4_I3_O)        0.043    58.293 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    58.293    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X8Y212         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.295    64.960    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X8Y212         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000    64.960    
                         clock uncertainty           -0.761    64.198    
    SLICE_X8Y212         FDRE (Setup_fdre_C_D)        0.064    64.262    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         64.262    
                         arrival time                         -58.293    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        5.365ns  (logic 0.714ns (13.307%)  route 4.652ns (86.693%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -4.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 64.964 - 66.668 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 52.890 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    51.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    51.432 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810    53.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    49.181 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160    51.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    51.434 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.456    52.890    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.228    53.118 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/Q
                         net (fo=48, routed)          3.512    56.630    BRAM_SPI_i/receiver_0/inst/recv/ch1/trainning_words[4]
    SLICE_X8Y208         LUT6 (Prop_lut6_I0_O)        0.043    56.673 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_9/O
                         net (fo=1, routed)           0.000    56.673    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_9_n_0
    SLICE_X8Y208         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    56.929 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[2]_i_4/CO[3]
                         net (fo=6, routed)           0.588    57.517    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos112_out
    SLICE_X9Y206         LUT4 (Prop_lut4_I1_O)        0.051    57.568 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_3/O
                         net (fo=2, routed)           0.551    58.120    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_3_n_0
    SLICE_X9Y205         LUT6 (Prop_lut6_I3_O)        0.136    58.256 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]_i_1/O
                         net (fo=1, routed)           0.000    58.256    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]_i_1_n_0
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.299    64.964    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/C
                         clock pessimism              0.000    64.964    
                         clock uncertainty           -0.761    64.202    
    SLICE_X9Y205         FDRE (Setup_fdre_C_D)        0.034    64.236    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]
  -------------------------------------------------------------------
                         required time                         64.236    
                         arrival time                         -58.256    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        5.299ns  (logic 0.751ns (14.173%)  route 4.548ns (85.827%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 64.963 - 66.668 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 52.890 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    51.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    51.432 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810    53.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    49.181 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160    51.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    51.434 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.456    52.890    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.228    53.118 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[4]/Q
                         net (fo=48, routed)          3.163    56.281    BRAM_SPI_i/receiver_0/inst/recv/ch1/trainning_words[4]
    SLICE_X10Y205        LUT6 (Prop_lut6_I0_O)        0.043    56.324 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_22/O
                         net (fo=1, routed)           0.000    56.324    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_22_n_0
    SLICE_X10Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    56.580 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.673    57.253    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos114_out
    SLICE_X8Y205         LUT4 (Prop_lut4_I0_O)        0.047    57.300 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2/O
                         net (fo=4, routed)           0.350    57.649    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[2]_i_2_n_0
    SLICE_X8Y206         LUT6 (Prop_lut6_I5_O)        0.134    57.783 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.363    58.146    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_2_n_0
    SLICE_X8Y206         LUT5 (Prop_lut5_I1_O)        0.043    58.189 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    58.189    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X8Y206         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.298    64.963    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X8Y206         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000    64.963    
                         clock uncertainty           -0.761    64.201    
    SLICE_X8Y206         FDRE (Setup_fdre_C_D)        0.065    64.266    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         64.266    
                         arrival time                         -58.189    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        5.337ns  (logic 0.742ns (13.902%)  route 4.595ns (86.098%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 65.018 - 66.668 ) 
    Source Clock Delay      (SCD):    2.890ns = ( 52.890 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    51.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    51.432 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810    53.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    49.181 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160    51.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    51.434 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.456    52.890    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.209    53.099 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[7]/Q
                         net (fo=48, routed)          2.734    55.833    BRAM_SPI_i/receiver_0/inst/recv/ch2/trainning_words[7]
    SLICE_X4Y197         LUT6 (Prop_lut6_I0_O)        0.126    55.959 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[3]_i_17/O
                         net (fo=1, routed)           0.000    55.959    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[3]_i_17_n_0
    SLICE_X4Y197         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    56.142 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos_reg[3]_i_6/CO[3]
                         net (fo=3, routed)           0.825    56.966    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos116_out
    SLICE_X2Y198         LUT4 (Prop_lut4_I1_O)        0.047    57.013 f  BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[2]_i_2/O
                         net (fo=4, routed)           0.546    57.559    BRAM_SPI_i/receiver_0/inst/recv/ch2/pos[2]_i_2_n_0
    SLICE_X2Y201         LUT6 (Prop_lut6_I0_O)        0.134    57.693 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.491    58.184    BRAM_SPI_i/receiver_0/inst/recv/ch2/FSM_sequential_state[1]_i_3_n_0
    SLICE_X2Y207         LUT4 (Prop_lut4_I3_O)        0.043    58.227 r  BRAM_SPI_i/receiver_0/inst/recv/ch2/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    58.227    BRAM_SPI_i/receiver_0/inst/recv/ch2/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y207         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.353    65.018    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X2Y207         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000    65.018    
                         clock uncertainty           -0.761    64.256    
    SLICE_X2Y207         FDRE (Setup_fdre_C_D)        0.065    64.321    BRAM_SPI_i/receiver_0/inst/recv/ch2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         64.321    
                         arrival time                         -58.227    
  -------------------------------------------------------------------
                         slack                                  6.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.272%)  route 0.108ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        -1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.668     1.421    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X10Y211        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_fdce_C_Q)         0.118     1.539 r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/Q
                         net (fo=4, routed)           0.108     1.647    BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs
    SLICE_X11Y211        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.892    -0.398    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X11Y211        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs_d_reg/C
                         clock pessimism              0.000    -0.398    
                         clock uncertainty            0.761     0.363    
    SLICE_X11Y211        FDRE (Hold_fdre_C_D)         0.049     0.412    BRAM_SPI_i/receiver_0/inst/recv/ch0/xhs_d_reg
  -------------------------------------------------------------------
                         required time                         -0.412    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.272%)  route 0.108ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        -1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.400ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.668     1.421    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X10Y211        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_fdce_C_Q)         0.118     1.539 r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/Q
                         net (fo=4, routed)           0.108     1.647    BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs
    SLICE_X11Y212        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.890    -0.400    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X11Y212        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs_d_reg/C
                         clock pessimism              0.000    -0.400    
                         clock uncertainty            0.761     0.361    
    SLICE_X11Y212        FDRE (Hold_fdre_C_D)         0.047     0.408    BRAM_SPI_i/receiver_0/inst/recv/ch1/xhs_d_reg
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.871%)  route 0.114ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        -1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.668     1.421    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X10Y211        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_fdce_C_Q)         0.118     1.539 r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/Q
                         net (fo=4, routed)           0.114     1.653    BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs
    SLICE_X9Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.892    -0.398    BRAM_SPI_i/receiver_0/inst/recv/ch2/clk
    SLICE_X9Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs_d_reg/C
                         clock pessimism              0.000    -0.398    
                         clock uncertainty            0.761     0.363    
    SLICE_X9Y211         FDRE (Hold_fdre_C_D)         0.047     0.410    BRAM_SPI_i/receiver_0/inst/recv/ch2/xhs_d_reg
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.248ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.871%)  route 0.114ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        -1.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.668     1.421    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X10Y211        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y211        FDCE (Prop_fdce_C_Q)         0.118     1.539 r  BRAM_SPI_i/decoder_0/inst/xhs_out_reg/Q
                         net (fo=4, routed)           0.114     1.653    BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs
    SLICE_X8Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.892    -0.398    BRAM_SPI_i/receiver_0/inst/recv/ch3/clk
    SLICE_X8Y211         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs_d_reg/C
                         clock pessimism              0.000    -0.398    
                         clock uncertainty            0.761     0.363    
    SLICE_X8Y211         FDRE (Hold_fdre_C_D)         0.042     0.405    BRAM_SPI_i/receiver_0/inst/recv/ch3/xhs_d_reg
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             17.592ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.337ns  (clk_out_div_clk_wiz_0 rise@66534.664ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@66550.008ns)
  Data Path Delay:        1.271ns  (logic 0.242ns (19.046%)  route 1.029ns (80.954%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns = ( 66534.266 - 66534.664 ) 
    Source Clock Delay      (SCD):    1.411ns = ( 66551.422 - 66550.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                  66550.008 66550.008 f  
    PS7_X0Y0             PS7                          0.000 66550.008 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 66550.734    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 66550.758 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 66551.484    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724 66549.758 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972 66550.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 66550.750 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.658 66551.406    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.107 66551.516 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[6]/Q
                         net (fo=48, routed)          0.769 66552.281    BRAM_SPI_i/receiver_0/inst/recv/ch0/trainning_words[6]
    SLICE_X16Y200        LUT6 (Prop_lut6_I4_O)        0.028 66552.312 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[3]_i_17/O
                         net (fo=1, routed)           0.000 66552.312    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[3]_i_17_n_0
    SLICE_X16Y200        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079 66552.391 f  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[3]_i_5/CO[3]
                         net (fo=6, routed)           0.260 66552.648    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos18_out
    SLICE_X15Y200        LUT6 (Prop_lut6_I2_O)        0.028 66552.680 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[3]_i_2/O
                         net (fo=1, routed)           0.000 66552.680    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[3]_i_2_n_0
    SLICE_X15Y200        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  66534.664 66534.664 r  
    AC14                                              0.000 66534.664 r  clk_in_p (IN)
                         net (fo=0)                   0.000 66534.664    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 66535.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 66535.750    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 66532.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 66533.344    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 66533.375 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.895 66534.273    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X15Y200        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[3]/C
                         clock pessimism              0.000 66534.273    
                         clock uncertainty            0.761 66535.031    
    SLICE_X15Y200        FDRE (Hold_fdre_C_D)         0.061 66535.094    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[3]
  -------------------------------------------------------------------
                         required time                      -66535.094    
                         arrival time                       66552.688    
  -------------------------------------------------------------------
                         slack                                 17.592    

Slack (MET) :             17.607ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.337ns  (clk_out_div_clk_wiz_0 rise@66534.664ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@66550.008ns)
  Data Path Delay:        1.311ns  (logic 0.274ns (20.901%)  route 1.037ns (79.099%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 66534.266 - 66534.664 ) 
    Source Clock Delay      (SCD):    1.411ns = ( 66551.422 - 66550.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                  66550.008 66550.008 f  
    PS7_X0Y0             PS7                          0.000 66550.008 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 66550.734    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 66550.758 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 66551.484    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724 66549.758 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972 66550.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 66550.750 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.658 66551.406    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.098 66551.508 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/Q
                         net (fo=48, routed)          0.835 66552.344    BRAM_SPI_i/receiver_0/inst/recv/ch1/trainning_words[9]
    SLICE_X9Y204         LUT6 (Prop_lut6_I0_O)        0.064 66552.406 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_8/O
                         net (fo=1, routed)           0.000 66552.406    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_8_n_0
    SLICE_X9Y204         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084 66552.492 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]_i_4/CO[3]
                         net (fo=4, routed)           0.202 66552.695    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos118_out
    SLICE_X8Y205         LUT5 (Prop_lut5_I3_O)        0.028 66552.727 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[0]_i_1/O
                         net (fo=1, routed)           0.000 66552.727    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[0]_i_1_n_0
    SLICE_X8Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  66534.664 66534.664 r  
    AC14                                              0.000 66534.664 r  clk_in_p (IN)
                         net (fo=0)                   0.000 66534.664    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 66535.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 66535.750    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 66532.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 66533.344    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 66533.375 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.894 66534.266    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X8Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[0]/C
                         clock pessimism              0.000 66534.266    
                         clock uncertainty            0.761 66535.023    
    SLICE_X8Y205         FDRE (Hold_fdre_C_D)         0.087 66535.109    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[0]
  -------------------------------------------------------------------
                         required time                      -66535.117    
                         arrival time                       66552.727    
  -------------------------------------------------------------------
                         slack                                 17.607    

Slack (MET) :             17.609ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.337ns  (clk_out_div_clk_wiz_0 rise@66534.664ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@66550.008ns)
  Data Path Delay:        1.313ns  (logic 0.274ns (20.869%)  route 1.039ns (79.131%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 66534.266 - 66534.664 ) 
    Source Clock Delay      (SCD):    1.411ns = ( 66551.422 - 66550.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                  66550.008 66550.008 f  
    PS7_X0Y0             PS7                          0.000 66550.008 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 66550.734    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 66550.758 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 66551.484    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724 66549.758 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972 66550.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 66550.750 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.658 66551.406    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.098 66551.508 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/Q
                         net (fo=48, routed)          0.835 66552.344    BRAM_SPI_i/receiver_0/inst/recv/ch1/trainning_words[9]
    SLICE_X9Y204         LUT6 (Prop_lut6_I0_O)        0.064 66552.406 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_8/O
                         net (fo=1, routed)           0.000 66552.406    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_8_n_0
    SLICE_X9Y204         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084 66552.492 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]_i_4/CO[3]
                         net (fo=4, routed)           0.204 66552.695    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos118_out
    SLICE_X8Y205         LUT6 (Prop_lut6_I2_O)        0.028 66552.727 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_2/O
                         net (fo=1, routed)           0.000 66552.727    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[3]_i_2_n_0
    SLICE_X8Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  66534.664 66534.664 r  
    AC14                                              0.000 66534.664 r  clk_in_p (IN)
                         net (fo=0)                   0.000 66534.664    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 66535.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 66535.750    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 66532.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 66533.344    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 66533.375 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.894 66534.266    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X8Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]/C
                         clock pessimism              0.000 66534.266    
                         clock uncertainty            0.761 66535.023    
    SLICE_X8Y205         FDRE (Hold_fdre_C_D)         0.087 66535.109    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[3]
  -------------------------------------------------------------------
                         required time                      -66535.117    
                         arrival time                       66552.727    
  -------------------------------------------------------------------
                         slack                                 17.609    

Slack (MET) :             17.617ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.337ns  (clk_out_div_clk_wiz_0 rise@66534.664ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@66550.008ns)
  Data Path Delay:        1.195ns  (logic 0.293ns (24.512%)  route 0.902ns (75.489%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns = ( 66534.172 - 66534.664 ) 
    Source Clock Delay      (SCD):    1.411ns = ( 66551.422 - 66550.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                  66550.008 66550.008 f  
    PS7_X0Y0             PS7                          0.000 66550.008 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 66550.734    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 66550.758 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 66551.484    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724 66549.758 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972 66550.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 66550.750 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.658 66551.406    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X30Y233        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y233        FDCE (Prop_fdce_C_Q)         0.123 66551.531 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[0]/Q
                         net (fo=48, routed)          0.712 66552.242    BRAM_SPI_i/receiver_0/inst/recv/ch0/trainning_words[0]
    SLICE_X19Y199        LUT6 (Prop_lut6_I4_O)        0.028 66552.273 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[1]_i_10/O
                         net (fo=1, routed)           0.000 66552.273    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[1]_i_10_n_0
    SLICE_X19Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114 66552.391 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[1]_i_2/CO[3]
                         net (fo=3, routed)           0.191 66552.578    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos118_out
    SLICE_X17Y199        LUT5 (Prop_lut5_I0_O)        0.028 66552.609 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[1]_i_1/O
                         net (fo=1, routed)           0.000 66552.609    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[1]_i_1_n_0
    SLICE_X17Y199        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  66534.664 66534.664 r  
    AC14                                              0.000 66534.664 r  clk_in_p (IN)
                         net (fo=0)                   0.000 66534.664    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 66535.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 66535.750    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 66532.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 66533.344    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 66533.375 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.795 66534.172    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X17Y199        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[1]/C
                         clock pessimism              0.000 66534.172    
                         clock uncertainty            0.761 66534.930    
    SLICE_X17Y199        FDRE (Hold_fdre_C_D)         0.060 66534.992    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[1]
  -------------------------------------------------------------------
                         required time                      -66534.992    
                         arrival time                       66552.609    
  -------------------------------------------------------------------
                         slack                                 17.617    

Slack (MET) :             17.646ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.337ns  (clk_out_div_clk_wiz_0 rise@66534.664ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@66550.008ns)
  Data Path Delay:        1.323ns  (logic 0.295ns (22.294%)  route 1.028ns (77.706%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns = ( 66534.266 - 66534.664 ) 
    Source Clock Delay      (SCD):    1.411ns = ( 66551.422 - 66550.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                  66550.008 66550.008 f  
    PS7_X0Y0             PS7                          0.000 66550.008 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 66550.734    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 66550.758 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 66551.484    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724 66549.758 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972 66550.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 66550.750 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.658 66551.406    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X24Y232        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y232        FDCE (Prop_fdce_C_Q)         0.098 66551.508 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[9]/Q
                         net (fo=48, routed)          0.796 66552.305    BRAM_SPI_i/receiver_0/inst/recv/ch1/trainning_words[9]
    SLICE_X8Y207         LUT6 (Prop_lut6_I5_O)        0.064 66552.367 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_11/O
                         net (fo=1, routed)           0.000 66552.367    BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state[2]_i_11_n_0
    SLICE_X8Y207         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077 66552.445 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/FSM_sequential_state_reg[2]_i_5/CO[3]
                         net (fo=6, routed)           0.182 66552.625    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos110_out
    SLICE_X9Y205         LUT6 (Prop_lut6_I0_O)        0.028 66552.656 f  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]_i_2/O
                         net (fo=1, routed)           0.051 66552.711    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]_i_2_n_0
    SLICE_X9Y205         LUT6 (Prop_lut6_I2_O)        0.028 66552.742 r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]_i_1/O
                         net (fo=1, routed)           0.000 66552.742    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos[1]_i_1_n_0
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  66534.664 66534.664 r  
    AC14                                              0.000 66534.664 r  clk_in_p (IN)
                         net (fo=0)                   0.000 66534.664    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 66535.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 66535.750    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 66532.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 66533.344    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 66533.375 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.894 66534.266    BRAM_SPI_i/receiver_0/inst/recv/ch1/clk
    SLICE_X9Y205         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]/C
                         clock pessimism              0.000 66534.266    
                         clock uncertainty            0.761 66535.023    
    SLICE_X9Y205         FDRE (Hold_fdre_C_D)         0.060 66535.086    BRAM_SPI_i/receiver_0/inst/recv/ch1/pos_reg[1]
  -------------------------------------------------------------------
                         required time                      -66535.086    
                         arrival time                       66552.742    
  -------------------------------------------------------------------
                         slack                                 17.646    

Slack (MET) :             17.654ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.337ns  (clk_out_div_clk_wiz_0 rise@66534.664ns - clk_main_BRAM_SPI_clk_wiz_0_0 fall@66550.008ns)
  Data Path Delay:        1.232ns  (logic 0.293ns (23.776%)  route 0.939ns (76.225%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns = ( 66534.172 - 66534.664 ) 
    Source Clock Delay      (SCD):    1.411ns = ( 66551.422 - 66550.008 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.761ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.855ns
    Phase Error              (PE):    0.332ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                  66550.008 66550.008 f  
    PS7_X0Y0             PS7                          0.000 66550.008 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725 66550.734    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 66550.758 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728 66551.484    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724 66549.758 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972 66550.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026 66550.750 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.658 66551.406    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X30Y233        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y233        FDCE (Prop_fdce_C_Q)         0.123 66551.531 r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/trainning_word_reg[0]/Q
                         net (fo=48, routed)          0.712 66552.242    BRAM_SPI_i/receiver_0/inst/recv/ch0/trainning_words[0]
    SLICE_X19Y199        LUT6 (Prop_lut6_I4_O)        0.028 66552.273 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[1]_i_10/O
                         net (fo=1, routed)           0.000 66552.273    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[1]_i_10_n_0
    SLICE_X19Y199        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114 66552.391 f  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[1]_i_2/CO[3]
                         net (fo=3, routed)           0.228 66552.617    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos118_out
    SLICE_X17Y199        LUT5 (Prop_lut5_I3_O)        0.028 66552.648 r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[0]_i_1/O
                         net (fo=1, routed)           0.000 66552.648    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos[0]_i_1_n_0
    SLICE_X17Y199        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                  66534.664 66534.664 r  
    AC14                                              0.000 66534.664 r  clk_in_p (IN)
                         net (fo=0)                   0.000 66534.664    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531 66535.195 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553 66535.750    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053 66532.695 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649 66533.344    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030 66533.375 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.795 66534.172    BRAM_SPI_i/receiver_0/inst/recv/ch0/clk
    SLICE_X17Y199        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[0]/C
                         clock pessimism              0.000 66534.172    
                         clock uncertainty            0.761 66534.930    
    SLICE_X17Y199        FDRE (Hold_fdre_C_D)         0.060 66534.992    BRAM_SPI_i/receiver_0/inst/recv/ch0/pos_reg[0]
  -------------------------------------------------------------------
                         required time                      -66534.992    
                         arrival time                       66552.648    
  -------------------------------------------------------------------
                         slack                                 17.654    





---------------------------------------------------------------------------------------------------
From Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_out_div_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.244ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.244ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.668ns  (logic 0.236ns (35.325%)  route 0.432ns (64.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y217                                     0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y217        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.432     0.668    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X21Y217        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X21Y217        FDRE (Setup_fdre_C_D)       -0.088    24.912    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                 24.244    

Slack (MET) :             24.311ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.631ns  (logic 0.236ns (37.408%)  route 0.395ns (62.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y215                                     0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y215        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.395     0.631    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X20Y215        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X20Y215        FDRE (Setup_fdre_C_D)       -0.058    24.942    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.942    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                 24.311    

Slack (MET) :             24.330ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.315%)  route 0.374ns (64.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y216                                     0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X17Y216        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.374     0.578    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X21Y216        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X21Y216        FDRE (Setup_fdre_C_D)       -0.092    24.908    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                 24.330    

Slack (MET) :             24.341ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.650ns  (logic 0.259ns (39.831%)  route 0.391ns (60.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y217                                     0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y217        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.391     0.650    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X21Y218        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X21Y218        FDRE (Setup_fdre_C_D)       -0.009    24.991    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.991    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                 24.341    

Slack (MET) :             24.347ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.565ns  (logic 0.236ns (41.738%)  route 0.329ns (58.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y213         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.329     0.565    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y212         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.088    24.912    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.912    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                 24.347    

Slack (MET) :             24.368ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.839%)  route 0.302ns (56.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y213         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.302     0.538    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y213         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y213         FDRE (Setup_fdre_C_D)       -0.094    24.906    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.906    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                 24.368    

Slack (MET) :             24.379ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.531ns  (logic 0.204ns (38.409%)  route 0.327ns (61.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y220                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X3Y220         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.327     0.531    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y222         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y222         FDRE (Setup_fdre_C_D)       -0.090    24.910    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 24.379    

Slack (MET) :             24.380ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.531ns  (logic 0.236ns (44.483%)  route 0.295ns (55.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y223                                     0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y223        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.295     0.531    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X19Y222        FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X19Y222        FDRE (Setup_fdre_C_D)       -0.089    24.911    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.911    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 24.380    

Slack (MET) :             24.403ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.506ns  (logic 0.236ns (46.680%)  route 0.270ns (53.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y213                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y213         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.270     0.506    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y213         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y213         FDRE (Setup_fdre_C_D)       -0.091    24.909    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                 24.403    

Slack (MET) :             24.417ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             clk_out_div_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.493ns  (logic 0.204ns (41.401%)  route 0.289ns (58.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y220                                      0.000     0.000 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X3Y220         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.289     0.493    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X3Y221         FDRE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X3Y221         FDRE (Setup_fdre_C_D)       -0.090    24.910    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.910    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                 24.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_main_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_main_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       42.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.519ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.266ns (3.848%)  route 6.647ns (96.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.439    10.069    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X44Y313        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X44Y313        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X44Y313        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 42.519    

Slack (MET) :             42.519ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[16]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.266ns (3.848%)  route 6.647ns (96.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.439    10.069    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X44Y313        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X44Y313        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X44Y313        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[16]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 42.519    

Slack (MET) :             42.519ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[47]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.266ns (3.848%)  route 6.647ns (96.152%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.439    10.069    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X44Y313        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X44Y313        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[47]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X44Y313        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[47]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                 42.519    

Slack (MET) :             42.541ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[110]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 0.266ns (3.860%)  route 6.625ns (96.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.417    10.047    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X43Y311        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X43Y311        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[110]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X43Y311        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[110]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 42.541    

Slack (MET) :             42.541ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[141]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 0.266ns (3.860%)  route 6.625ns (96.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.417    10.047    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X43Y311        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[141]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X43Y311        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[141]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X43Y311        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[141]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 42.541    

Slack (MET) :             42.541ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[142]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 0.266ns (3.860%)  route 6.625ns (96.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.417    10.047    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X43Y311        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[142]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X43Y311        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[142]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X43Y311        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[142]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 42.541    

Slack (MET) :             42.541ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[173]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 0.266ns (3.860%)  route 6.625ns (96.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.417    10.047    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X43Y311        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[173]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X43Y311        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[173]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X43Y311        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[173]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 42.541    

Slack (MET) :             42.543ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[46]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 0.266ns (3.861%)  route 6.624ns (96.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.415    10.046    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X43Y313        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X43Y313        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[46]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X43Y313        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[46]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 42.543    

Slack (MET) :             42.543ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[77]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 0.266ns (3.861%)  route 6.624ns (96.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.415    10.046    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X43Y313        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X43Y313        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[77]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X43Y313        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[77]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 42.543    

Slack (MET) :             42.543ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[78]/CLR
                            (recovery check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 fall@50.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 0.266ns (3.861%)  route 6.624ns (96.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.625ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.722     3.156    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.223     3.379 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.209     5.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aresetn
    SLICE_X36Y277        LUT1 (Prop_lut1_I0_O)        0.043     5.631 f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/ram_en_i_2/O
                         net (fo=595, routed)         4.415    10.046    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/FSM_sequential_pwr_up_fsm_reg[2]_0
    SLICE_X43Y313        FDCE                                         f  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[78]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    PS7_X0Y0             PS7                          0.000    50.000 f  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    51.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    51.324 f  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    52.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.755    49.216 f  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.027    51.243    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    51.326 f  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        1.494    52.820    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/s00_axi_aclk
    SLICE_X43Y313        FDCE                                         r  BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[78]/C  (IS_INVERTED)
                         clock pessimism              0.291    53.111    
                         clock uncertainty           -0.315    52.796    
    SLICE_X43Y313        FDCE (Recov_fdce_C_CLR)     -0.208    52.588    BRAM_SPI_i/spi_config_0/inst/spi_config_v1_0_S00_AXI_inst/config_module/spi_read_data_reg[78]
  -------------------------------------------------------------------
                         required time                         52.588    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                 42.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.782ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/counter2_reg[7]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.130ns (7.210%)  route 1.673ns (92.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.509     3.344    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X27Y270        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/counter2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.967     1.768    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X27Y270        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/counter2_reg[7]/C
                         clock pessimism             -0.096     1.672    
    SLICE_X27Y270        FDCE (Remov_fdce_C_CLR)     -0.110     1.562    BRAM_SPI_i/decoder_0/inst/counter2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.790ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/decoder_state_reg/PRE
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.130ns (7.184%)  route 1.679ns (92.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.516     3.350    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X28Y271        FDPE                                         f  BRAM_SPI_i/decoder_0/inst/decoder_state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.968     1.769    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X28Y271        FDPE                                         r  BRAM_SPI_i/decoder_0/inst/decoder_state_reg/C
                         clock pessimism             -0.096     1.673    
    SLICE_X28Y271        FDPE (Remov_fdpe_C_PRE)     -0.113     1.560    BRAM_SPI_i/decoder_0/inst/decoder_state_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/counter2_reg[1]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.130ns (7.022%)  route 1.721ns (92.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.558     3.392    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X30Y271        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/counter2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.968     1.769    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X30Y271        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/counter2_reg[1]/C
                         clock pessimism             -0.096     1.673    
    SLICE_X30Y271        FDCE (Remov_fdce_C_CLR)     -0.091     1.582    BRAM_SPI_i/decoder_0/inst/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/counter2_reg[3]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.130ns (7.022%)  route 1.721ns (92.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.558     3.392    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X30Y271        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/counter2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.968     1.769    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X30Y271        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/counter2_reg[3]/C
                         clock pessimism             -0.096     1.673    
    SLICE_X30Y271        FDCE (Remov_fdce_C_CLR)     -0.091     1.582    BRAM_SPI_i/decoder_0/inst/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.820ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/counter2_reg[5]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.130ns (6.983%)  route 1.732ns (93.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.568     3.403    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X30Y270        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/counter2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.969     1.770    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X30Y270        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/counter2_reg[5]/C
                         clock pessimism             -0.096     1.674    
    SLICE_X30Y270        FDCE (Remov_fdce_C_CLR)     -0.091     1.583    BRAM_SPI_i/decoder_0/inst/counter2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.830ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/counter2_reg[6]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.130ns (7.019%)  route 1.722ns (92.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.558     3.393    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X27Y269        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/counter2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.968     1.769    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X27Y269        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/counter2_reg[6]/C
                         clock pessimism             -0.096     1.673    
    SLICE_X27Y269        FDCE (Remov_fdce_C_CLR)     -0.110     1.563    BRAM_SPI_i/decoder_0/inst/counter2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.830ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[17]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.130ns (7.019%)  route 1.722ns (92.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.558     3.393    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X27Y269        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.968     1.769    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X27Y269        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[17]/C
                         clock pessimism             -0.096     1.673    
    SLICE_X27Y269        FDCE (Remov_fdce_C_CLR)     -0.110     1.563    BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[13]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.130ns (6.983%)  route 1.732ns (93.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.568     3.403    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X28Y270        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.969     1.770    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X28Y270        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[13]/C
                         clock pessimism             -0.096     1.674    
    SLICE_X28Y270        FDCE (Remov_fdce_C_CLR)     -0.110     1.564    BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[3]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.130ns (6.983%)  route 1.732ns (93.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.568     3.403    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X31Y270        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.969     1.770    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X31Y270        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[3]/C
                         clock pessimism             -0.096     1.674    
    SLICE_X31Y270        FDCE (Remov_fdce_C_CLR)     -0.110     1.564    BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.874ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[7]/CLR
                            (removal check against rising-edge clock clk_main_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_main_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.130ns (6.852%)  route 1.767ns (93.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.788     1.541    BRAM_SPI_i/proc_sys_reset_m/U0/slowest_sync_clk
    SLICE_X33Y315        FDRE                                         r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y315        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  BRAM_SPI_i/proc_sys_reset_m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.164     2.805    BRAM_SPI_i/decoder_0/inst/rst_rx_n
    SLICE_X33Y276        LUT1 (Prop_lut1_I0_O)        0.030     2.835 f  BRAM_SPI_i/decoder_0/inst/xhs_out_i_3/O
                         net (fo=80, routed)          0.604     3.438    BRAM_SPI_i/decoder_0/inst/xhs_out_i_3_n_0
    SLICE_X27Y268        FDCE                                         f  BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_main_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1515, routed)        0.969     1.770    BRAM_SPI_i/decoder_0/inst/clk_rxg
    SLICE_X27Y268        FDCE                                         r  BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[7]/C
                         clock pessimism             -0.096     1.674    
    SLICE_X27Y268        FDCE (Remov_fdce_C_CLR)     -0.110     1.564    BRAM_SPI_i/decoder_0/inst/ctr_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           3.438    
  -------------------------------------------------------------------
                         slack                                  1.874    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_out2_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.223ns (17.759%)  route 1.033ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 10.761 - 8.333 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.244     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.223     2.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.033     3.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.102    10.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.201    10.962    
                         clock uncertainty           -0.158    10.804    
    SLICE_X35Y183        FDCE (Recov_fdce_C_CLR)     -0.212    10.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.223ns (17.759%)  route 1.033ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 10.761 - 8.333 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.244     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.223     2.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.033     3.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.102    10.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.201    10.962    
                         clock uncertainty           -0.158    10.804    
    SLICE_X35Y183        FDCE (Recov_fdce_C_CLR)     -0.212    10.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.223ns (17.759%)  route 1.033ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 10.761 - 8.333 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.244     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.223     2.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.033     3.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.102    10.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.201    10.962    
                         clock uncertainty           -0.158    10.804    
    SLICE_X35Y183        FDCE (Recov_fdce_C_CLR)     -0.212    10.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.223ns (19.802%)  route 0.903ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 10.762 - 8.333 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.244     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.223     2.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.903     3.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.103    10.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.201    10.963    
                         clock uncertainty           -0.158    10.805    
    SLICE_X35Y184        FDCE (Recov_fdce_C_CLR)     -0.212    10.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.223ns (19.802%)  route 0.903ns (80.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 10.762 - 8.333 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.244     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.223     2.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.903     3.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y184        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.103    10.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y184        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.201    10.963    
                         clock uncertainty           -0.158    10.805    
    SLICE_X35Y184        FDCE (Recov_fdce_C_CLR)     -0.212    10.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.330ns (28.854%)  route 0.814ns (71.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.764 - 8.333 ) 
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.245     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X47Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y188        FDRE (Prop_fdre_C_Q)         0.204     2.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.345     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X47Y188        LUT2 (Prop_lut2_I1_O)        0.126     3.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.469     3.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X48Y190        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.105    10.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.201    10.965    
                         clock uncertainty           -0.158    10.807    
    SLICE_X48Y190        FDPE (Recov_fdpe_C_PRE)     -0.187    10.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.330ns (28.854%)  route 0.814ns (71.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 10.764 - 8.333 ) 
    Source Clock Delay      (SCD):    2.679ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.245     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X47Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y188        FDRE (Prop_fdre_C_Q)         0.204     2.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.345     3.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X47Y188        LUT2 (Prop_lut2_I1_O)        0.126     3.354 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.469     3.823    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X48Y190        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.105    10.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.201    10.965    
                         clock uncertainty           -0.158    10.807    
    SLICE_X48Y190        FDPE (Recov_fdpe_C_PRE)     -0.187    10.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.223ns (20.928%)  route 0.843ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 10.759 - 8.333 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.244     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.223     2.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.843     3.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.100    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.201    10.960    
                         clock uncertainty           -0.158    10.802    
    SLICE_X35Y181        FDCE (Recov_fdce_C_CLR)     -0.212    10.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.590    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.223ns (20.928%)  route 0.843ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 10.759 - 8.333 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.244     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.223     2.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.843     3.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.100    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.201    10.960    
                         clock uncertainty           -0.158    10.802    
    SLICE_X35Y181        FDCE (Recov_fdce_C_CLR)     -0.212    10.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         10.590    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@8.333ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.223ns (20.928%)  route 0.843ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 10.759 - 8.333 ) 
    Source Clock Delay      (SCD):    2.678ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.309ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.244     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X43Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.223     2.901 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.843     3.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y181        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    PS7_X0Y0             PS7                          0.000     8.333 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     9.574    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     9.657 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    11.304    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.755     7.549 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.027     9.576    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.659 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        1.100    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y181        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.201    10.960    
                         clock uncertainty           -0.158    10.802    
    SLICE_X35Y181        FDCE (Recov_fdce_C_CLR)     -0.212    10.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         10.590    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  6.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.924%)  route 0.109ns (52.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.547     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y183        FDCE (Prop_fdce_C_Q)         0.100     1.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.109     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X33Y183        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.751     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X33Y183        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.221     1.331    
    SLICE_X33Y183        FDCE (Remov_fdce_C_CLR)     -0.069     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.620%)  route 0.152ns (60.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.548     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X47Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y188        FDRE (Prop_fdre_C_Q)         0.100     1.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.152     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X48Y188        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.754     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y188        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.221     1.334    
    SLICE_X48Y188        FDPE (Remov_fdpe_C_PRE)     -0.052     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.620%)  route 0.152ns (60.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.548     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X47Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y188        FDRE (Prop_fdre_C_Q)         0.100     1.401 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.152     1.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X48Y188        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.754     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y188        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.221     1.334    
    SLICE_X48Y188        FDPE (Remov_fdpe_C_PRE)     -0.052     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.233%)  route 0.143ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.549     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.100     1.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.756     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.240     1.317    
    SLICE_X38Y188        FDCE (Remov_fdce_C_CLR)     -0.050     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.233%)  route 0.143ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.549     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.100     1.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.143     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X38Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.756     1.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X38Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.240     1.317    
    SLICE_X38Y188        FDCE (Remov_fdce_C_CLR)     -0.050     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.945%)  route 0.144ns (59.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.549     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.100     1.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.754     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.240     1.315    
    SLICE_X38Y187        FDCE (Remov_fdce_C_CLR)     -0.050     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.945%)  route 0.144ns (59.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.549     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.100     1.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.754     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.240     1.315    
    SLICE_X38Y187        FDCE (Remov_fdce_C_CLR)     -0.050     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.945%)  route 0.144ns (59.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.549     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.100     1.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.754     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.240     1.315    
    SLICE_X38Y187        FDCE (Remov_fdce_C_CLR)     -0.050     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.945%)  route 0.144ns (59.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.549     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.100     1.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.754     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.240     1.315    
    SLICE_X38Y187        FDCE (Remov_fdce_C_CLR)     -0.050     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_out2_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.945%)  route 0.144ns (59.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.549     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y187        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y187        FDPE (Prop_fdpe_C_Q)         0.100     1.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.144     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X38Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4704, routed)        0.754     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X38Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.240     1.315    
    SLICE_X38Y187        FDCE (Remov_fdce_C_CLR)     -0.050     1.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_div_clk_wiz_0
  To Clock:  clk_out_div_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.085ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.223ns (18.420%)  route 0.988ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 64.947 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.445    -2.287    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y224        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDPE (Prop_fdpe_C_Q)         0.223    -2.064 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=47, routed)          0.988    -1.076    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X21Y223        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.282    64.947    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]/C
                         clock pessimism             -0.605    64.341    
                         clock uncertainty           -0.120    64.221    
    SLICE_X21Y223        FDCE (Recov_fdce_C_CLR)     -0.212    64.009    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[5]
  -------------------------------------------------------------------
                         required time                         64.009    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                 65.085    

Slack (MET) :             65.085ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.223ns (18.420%)  route 0.988ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 64.947 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.445    -2.287    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y224        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDPE (Prop_fdpe_C_Q)         0.223    -2.064 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=47, routed)          0.988    -1.076    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X21Y223        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.282    64.947    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]/C
                         clock pessimism             -0.605    64.341    
                         clock uncertainty           -0.120    64.221    
    SLICE_X21Y223        FDCE (Recov_fdce_C_CLR)     -0.212    64.009    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[6]
  -------------------------------------------------------------------
                         required time                         64.009    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                 65.085    

Slack (MET) :             65.085ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.223ns (18.420%)  route 0.988ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 64.947 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.445    -2.287    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y224        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDPE (Prop_fdpe_C_Q)         0.223    -2.064 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=47, routed)          0.988    -1.076    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X21Y223        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.282    64.947    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]/C
                         clock pessimism             -0.605    64.341    
                         clock uncertainty           -0.120    64.221    
    SLICE_X21Y223        FDCE (Recov_fdce_C_CLR)     -0.212    64.009    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[7]
  -------------------------------------------------------------------
                         required time                         64.009    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                 65.085    

Slack (MET) :             65.085ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.223ns (18.420%)  route 0.988ns (81.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 64.947 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.445    -2.287    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y224        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDPE (Prop_fdpe_C_Q)         0.223    -2.064 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=47, routed)          0.988    -1.076    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X21Y223        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.282    64.947    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y223        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]/C
                         clock pessimism             -0.605    64.341    
                         clock uncertainty           -0.120    64.221    
    SLICE_X21Y223        FDCE (Recov_fdce_C_CLR)     -0.212    64.009    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[8]
  -------------------------------------------------------------------
                         required time                         64.009    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                 65.085    

Slack (MET) :             65.170ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.223ns (19.795%)  route 0.904ns (80.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 64.948 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.445    -2.287    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y224        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDPE (Prop_fdpe_C_Q)         0.223    -2.064 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=47, routed)          0.904    -1.160    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X21Y222        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    64.948    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]/C
                         clock pessimism             -0.605    64.342    
                         clock uncertainty           -0.120    64.222    
    SLICE_X21Y222        FDCE (Recov_fdce_C_CLR)     -0.212    64.010    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[1]
  -------------------------------------------------------------------
                         required time                         64.010    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                 65.170    

Slack (MET) :             65.170ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.223ns (19.795%)  route 0.904ns (80.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 64.948 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.445    -2.287    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y224        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDPE (Prop_fdpe_C_Q)         0.223    -2.064 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=47, routed)          0.904    -1.160    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X21Y222        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    64.948    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]/C
                         clock pessimism             -0.605    64.342    
                         clock uncertainty           -0.120    64.222    
    SLICE_X21Y222        FDCE (Recov_fdce_C_CLR)     -0.212    64.010    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[2]
  -------------------------------------------------------------------
                         required time                         64.010    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                 65.170    

Slack (MET) :             65.170ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.223ns (19.795%)  route 0.904ns (80.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 64.948 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.445    -2.287    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y224        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDPE (Prop_fdpe_C_Q)         0.223    -2.064 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=47, routed)          0.904    -1.160    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X21Y222        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    64.948    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                         clock pessimism             -0.605    64.342    
                         clock uncertainty           -0.120    64.222    
    SLICE_X21Y222        FDCE (Recov_fdce_C_CLR)     -0.212    64.010    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]
  -------------------------------------------------------------------
                         required time                         64.010    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                 65.170    

Slack (MET) :             65.170ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.223ns (19.795%)  route 0.904ns (80.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 64.948 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.287ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.445    -2.287    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X24Y224        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDPE (Prop_fdpe_C_Q)         0.223    -2.064 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=47, routed)          0.904    -1.160    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/AR[0]
    SLICE_X21Y222        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.283    64.948    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X21Y222        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]/C
                         clock pessimism             -0.605    64.342    
                         clock uncertainty           -0.120    64.222    
    SLICE_X21Y222        FDCE (Recov_fdce_C_CLR)     -0.212    64.010    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[4]
  -------------------------------------------------------------------
                         required time                         64.010    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                 65.170    

Slack (MET) :             65.256ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.223ns (20.449%)  route 0.868ns (79.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 65.014 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.519    -2.213    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y215         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDPE (Prop_fdpe_C_Q)         0.223    -1.990 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.868    -1.122    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y210         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.349    65.014    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y210         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.605    64.408    
                         clock uncertainty           -0.120    64.288    
    SLICE_X6Y210         FDCE (Recov_fdce_C_CLR)     -0.154    64.134    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         64.134    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                 65.256    

Slack (MET) :             65.256ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            66.668ns  (clk_out_div_clk_wiz_0 rise@66.668ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.223ns (20.449%)  route 0.868ns (79.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.654ns = ( 65.014 - 66.668 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.605ns
  Clock Uncertainty:      0.120ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.834     0.834 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.915    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.224    -5.309 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484    -3.825    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.732 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.519    -2.213    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y215         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y215         FDPE (Prop_fdpe_C_Q)         0.223    -1.990 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.868    -1.122    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y210         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                     66.668    66.668 r  
    AC14                                              0.000    66.668 r  clk_in_p (IN)
                         net (fo=0)                   0.000    66.668    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.757    67.425 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    68.411    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.196    62.215 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    63.582    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    63.665 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         1.349    65.014    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y210         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.605    64.408    
                         clock uncertainty           -0.120    64.288    
    SLICE_X6Y210         FDCE (Recov_fdce_C_CLR)     -0.154    64.134    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         64.134    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                 65.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.885%)  route 0.139ns (58.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.659    -0.395    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y219        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDPE (Prop_fdpe_C_Q)         0.100    -0.295 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.139    -0.157    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y218        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.885    -0.405    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y218        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism              0.022    -0.382    
    SLICE_X16Y218        FDCE (Remov_fdce_C_CLR)     -0.050    -0.432    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.885%)  route 0.139ns (58.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.659    -0.395    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y219        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y219        FDPE (Prop_fdpe_C_Q)         0.100    -0.295 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=36, routed)          0.139    -0.157    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y218        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.885    -0.405    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y218        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.022    -0.382    
    SLICE_X16Y218        FDCE (Remov_fdce_C_CLR)     -0.050    -0.432    BRAM_SPI_i/receiver_0/inst/recv/fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.565%)  route 0.096ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.695    -0.359    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y214         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDPE (Prop_fdpe_C_Q)         0.091    -0.268 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096    -0.172    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y215         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.921    -0.369    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y215         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.021    -0.347    
    SLICE_X1Y215         FDCE (Remov_fdce_C_CLR)     -0.107    -0.454    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.565%)  route 0.096ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.695    -0.359    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y214         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDPE (Prop_fdpe_C_Q)         0.091    -0.268 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096    -0.172    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y215         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.921    -0.369    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y215         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.021    -0.347    
    SLICE_X1Y215         FDCE (Remov_fdce_C_CLR)     -0.107    -0.454    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.565%)  route 0.096ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.695    -0.359    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y214         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDPE (Prop_fdpe_C_Q)         0.091    -0.268 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096    -0.172    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y215         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.921    -0.369    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y215         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.021    -0.347    
    SLICE_X1Y215         FDCE (Remov_fdce_C_CLR)     -0.107    -0.454    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.565%)  route 0.096ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.695    -0.359    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y214         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDPE (Prop_fdpe_C_Q)         0.091    -0.268 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.096    -0.172    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y215         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.921    -0.369    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y215         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.021    -0.347    
    SLICE_X1Y215         FDCE (Remov_fdce_C_CLR)     -0.107    -0.454    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.877%)  route 0.099ns (52.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.656    -0.398    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y226         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y226         FDPE (Prop_fdpe_C_Q)         0.091    -0.307 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099    -0.208    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y227         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.881    -0.409    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y227         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.023    -0.385    
    SLICE_X9Y227         FDCE (Remov_fdce_C_CLR)     -0.107    -0.492    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.877%)  route 0.099ns (52.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.656    -0.398    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y226         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y226         FDPE (Prop_fdpe_C_Q)         0.091    -0.307 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099    -0.208    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y227         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.881    -0.409    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y227         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.023    -0.385    
    SLICE_X9Y227         FDCE (Remov_fdce_C_CLR)     -0.107    -0.492    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.877%)  route 0.099ns (52.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.656    -0.398    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y226         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y226         FDPE (Prop_fdpe_C_Q)         0.091    -0.307 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099    -0.208    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y227         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.881    -0.409    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y227         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.023    -0.385    
    SLICE_X9Y227         FDCE (Remov_fdce_C_CLR)     -0.107    -0.492    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_div_clk_wiz_0  {rise@0.000ns fall@33.334ns period=66.668ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_div_clk_wiz_0 rise@0.000ns - clk_out_div_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.877%)  route 0.099ns (52.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.409ns
    Source Clock Delay      (SCD):    -0.398ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.458     0.458 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.961    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.660 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.080    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.054 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.656    -0.398    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y226         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y226         FDPE (Prop_fdpe_C_Q)         0.091    -0.307 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099    -0.208    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X9Y227         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_div_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AC14                                              0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_p
    AC14                 IBUFDS (Prop_ibufds_I_O)     0.531     0.531 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.084    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -1.969 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649    -1.320    BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.290 r  BRAM_SPI_i/receiver_0/inst/clk_for_ser2par/inst/clkout2_buf/O
                         net (fo=615, routed)         0.881    -0.409    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y227         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.023    -0.385    
    SLICE_X9Y227         FDCE (Remov_fdce_C_CLR)     -0.107    -0.492    BRAM_SPI_i/receiver_0/inst/recv/fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0
  To Clock:  clk_recv_BRAM_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.732ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.302ns (10.375%)  route 2.609ns (89.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.179     4.167    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X8Y233         LUT1 (Prop_lut1_I0_O)        0.043     4.210 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=66, routed)          1.430     5.640    BRAM_SPI_i/StoreImg_0/inst/if_inst/SR[0]
    SLICE_X3Y238         FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.352    27.678    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X3Y238         FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[0]/C
                         clock pessimism              0.121    27.799    
                         clock uncertainty           -0.216    27.583    
    SLICE_X3Y238         FDCE (Recov_fdce_C_CLR)     -0.212    27.371    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         27.371    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 21.732    

Slack (MET) :             21.757ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.302ns (10.375%)  route 2.609ns (89.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.179     4.167    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X8Y233         LUT1 (Prop_lut1_I0_O)        0.043     4.210 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=66, routed)          1.430     5.640    BRAM_SPI_i/StoreImg_0/inst/if_inst/SR[0]
    SLICE_X2Y238         FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.352    27.678    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X2Y238         FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[2]/C
                         clock pessimism              0.121    27.799    
                         clock uncertainty           -0.216    27.583    
    SLICE_X2Y238         FDCE (Recov_fdce_C_CLR)     -0.187    27.396    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         27.396    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 21.757    

Slack (MET) :             21.757ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.302ns (10.375%)  route 2.609ns (89.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.179     4.167    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X8Y233         LUT1 (Prop_lut1_I0_O)        0.043     4.210 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=66, routed)          1.430     5.640    BRAM_SPI_i/StoreImg_0/inst/if_inst/SR[0]
    SLICE_X2Y238         FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.352    27.678    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X2Y238         FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[4]/C
                         clock pessimism              0.121    27.799    
                         clock uncertainty           -0.216    27.583    
    SLICE_X2Y238         FDCE (Recov_fdce_C_CLR)     -0.187    27.396    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         27.396    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 21.757    

Slack (MET) :             21.790ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.302ns (10.375%)  route 2.609ns (89.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.179     4.167    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X8Y233         LUT1 (Prop_lut1_I0_O)        0.043     4.210 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=66, routed)          1.430     5.640    BRAM_SPI_i/StoreImg_0/inst/if_inst/SR[0]
    SLICE_X2Y238         FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.352    27.678    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X2Y238         FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[1]/C
                         clock pessimism              0.121    27.799    
                         clock uncertainty           -0.216    27.583    
    SLICE_X2Y238         FDCE (Recov_fdce_C_CLR)     -0.154    27.429    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         27.429    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 21.790    

Slack (MET) :             21.790ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.302ns (10.375%)  route 2.609ns (89.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.179     4.167    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X8Y233         LUT1 (Prop_lut1_I0_O)        0.043     4.210 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=66, routed)          1.430     5.640    BRAM_SPI_i/StoreImg_0/inst/if_inst/SR[0]
    SLICE_X2Y238         FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.352    27.678    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X2Y238         FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[3]/C
                         clock pessimism              0.121    27.799    
                         clock uncertainty           -0.216    27.583    
    SLICE_X2Y238         FDCE (Recov_fdce_C_CLR)     -0.154    27.429    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         27.429    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 21.790    

Slack (MET) :             21.828ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.302ns (10.635%)  route 2.538ns (89.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.179     4.167    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X8Y233         LUT1 (Prop_lut1_I0_O)        0.043     4.210 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=66, routed)          1.359     5.569    BRAM_SPI_i/StoreImg_0/inst/if_inst/SR[0]
    SLICE_X6Y241         FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.352    27.678    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X6Y241         FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[10]/C
                         clock pessimism              0.121    27.799    
                         clock uncertainty           -0.216    27.583    
    SLICE_X6Y241         FDCE (Recov_fdce_C_CLR)     -0.187    27.396    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_bcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         27.396    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                 21.828    

Slack (MET) :             21.861ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[22]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.302ns (10.635%)  route 2.538ns (89.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 27.678 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.179     4.167    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aresetn
    SLICE_X8Y233         LUT1 (Prop_lut1_I0_O)        0.043     4.210 f  BRAM_SPI_i/StoreImg_0/inst/if_inst/axi_awaddr[31]_i_1/O
                         net (fo=66, routed)          1.359     5.569    BRAM_SPI_i/StoreImg_0/inst/if_inst/SR[0]
    SLICE_X6Y241         FDCE                                         f  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.352    27.678    BRAM_SPI_i/StoreImg_0/inst/if_inst/m00_axi_aclk
    SLICE_X6Y241         FDCE                                         r  BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[22]/C
                         clock pessimism              0.121    27.799    
                         clock uncertainty           -0.216    27.583    
    SLICE_X6Y241         FDCE (Recov_fdce_C_CLR)     -0.154    27.429    BRAM_SPI_i/StoreImg_0/inst/if_inst/wr_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         27.429    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                 21.861    

Slack (MET) :             21.928ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/img_reg[14]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.302ns (11.383%)  route 2.351ns (88.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.369     4.357    BRAM_SPI_i/receiver_0/inst/recv/rst_n
    SLICE_X10Y228        LUT1 (Prop_lut1_I0_O)        0.043     4.400 f  BRAM_SPI_i/receiver_0/inst/recv/img[31]_i_2/O
                         net (fo=85, routed)          0.982     5.382    BRAM_SPI_i/receiver_0/inst/recv/img[31]_i_2_n_0
    SLICE_X11Y220        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/img_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.291    27.617    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X11Y220        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/img_reg[14]/C
                         clock pessimism              0.121    27.738    
                         clock uncertainty           -0.216    27.522    
    SLICE_X11Y220        FDCE (Recov_fdce_C_CLR)     -0.212    27.310    BRAM_SPI_i/receiver_0/inst/recv/img_reg[14]
  -------------------------------------------------------------------
                         required time                         27.310    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                 21.928    

Slack (MET) :             21.928ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/img_reg[26]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.302ns (11.383%)  route 2.351ns (88.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.369     4.357    BRAM_SPI_i/receiver_0/inst/recv/rst_n
    SLICE_X10Y228        LUT1 (Prop_lut1_I0_O)        0.043     4.400 f  BRAM_SPI_i/receiver_0/inst/recv/img[31]_i_2/O
                         net (fo=85, routed)          0.982     5.382    BRAM_SPI_i/receiver_0/inst/recv/img[31]_i_2_n_0
    SLICE_X11Y220        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/img_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.291    27.617    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X11Y220        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/img_reg[26]/C
                         clock pessimism              0.121    27.738    
                         clock uncertainty           -0.216    27.522    
    SLICE_X11Y220        FDCE (Recov_fdce_C_CLR)     -0.212    27.310    BRAM_SPI_i/receiver_0/inst/recv/img_reg[26]
  -------------------------------------------------------------------
                         required time                         27.310    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                 21.928    

Slack (MET) :             21.934ns  (required time - arrival time)
  Source:                 BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/pos_x_d_reg[10]/CLR
                            (recovery check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@25.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.302ns (11.437%)  route 2.339ns (88.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 27.610 - 25.000 ) 
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.425ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.810     3.242    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -4.061    -0.819 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.160     1.341    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.434 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.295     2.729    BRAM_SPI_i/proc_sys_reset_recv/U0/slowest_sync_clk
    SLICE_X8Y176         FDRE                                         r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.259     2.988 r  BRAM_SPI_i/proc_sys_reset_recv/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.369     4.357    BRAM_SPI_i/receiver_0/inst/recv/rst_n
    SLICE_X10Y228        LUT1 (Prop_lut1_I0_O)        0.043     4.400 f  BRAM_SPI_i/receiver_0/inst/recv/img[31]_i_2/O
                         net (fo=85, routed)          0.969     5.370    BRAM_SPI_i/receiver_0/inst/recv/img[31]_i_2_n_0
    SLICE_X17Y225        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/pos_x_d_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    26.241    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    26.324 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.647    27.971    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.755    24.216 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.027    26.243    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    26.326 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        1.284    27.610    BRAM_SPI_i/receiver_0/inst/recv/clk_recv
    SLICE_X17Y225        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/pos_x_d_reg[10]/C
                         clock pessimism              0.121    27.731    
                         clock uncertainty           -0.216    27.515    
    SLICE_X17Y225        FDCE (Recov_fdce_C_CLR)     -0.212    27.303    BRAM_SPI_i/receiver_0/inst/recv/pos_x_d_reg[10]
  -------------------------------------------------------------------
                         required time                         27.303    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                 21.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.834%)  route 0.099ns (52.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.656     1.409    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X21Y226        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y226        FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.099     1.599    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X20Y227        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.882     1.683    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y227        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.261     1.422    
    SLICE_X20Y227        FDCE (Remov_fdce_C_CLR)     -0.088     1.334    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.834%)  route 0.099ns (52.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.656     1.409    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X21Y226        FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y226        FDPE (Prop_fdpe_C_Q)         0.091     1.500 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.099     1.599    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X20Y227        FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.882     1.683    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X20Y227        FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.261     1.422    
    SLICE_X20Y227        FDCE (Remov_fdce_C_CLR)     -0.088     1.334    BRAM_SPI_i/receiver_0/inst/recv/fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.533%)  route 0.160ns (61.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.693     1.446    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X5Y217         FDPE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y217         FDPE (Prop_fdpe_C_Q)         0.100     1.546 f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=26, routed)          0.160     1.706    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AS[0]
    SLICE_X6Y216         FDCE                                         f  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.920     1.721    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X6Y216         FDCE                                         r  BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.262     1.459    
    SLICE_X6Y216         FDCE (Remov_fdce_C_CLR)     -0.050     1.409    BRAM_SPI_i/receiver_0/inst/recv/fifo_3/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.255%)  route 0.410ns (73.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.633     1.386    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y249        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y249        FDRE (Prop_fdre_C_Q)         0.118     1.504 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.185     1.689    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y248        LUT3 (Prop_lut3_I0_O)        0.028     1.717 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.225     1.942    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X32Y250        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X32Y250        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.076     1.684    
    SLICE_X32Y250        FDPE (Remov_fdpe_C_PRE)     -0.052     1.632    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.255%)  route 0.410ns (73.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.633     1.386    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y249        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y249        FDRE (Prop_fdre_C_Q)         0.118     1.504 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.185     1.689    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y248        LUT3 (Prop_lut3_I0_O)        0.028     1.717 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.225     1.942    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X32Y250        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X32Y250        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.076     1.684    
    SLICE_X32Y250        FDPE (Remov_fdpe_C_PRE)     -0.052     1.632    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.255%)  route 0.410ns (73.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.633     1.386    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y249        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y249        FDRE (Prop_fdre_C_Q)         0.118     1.504 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.185     1.689    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y248        LUT3 (Prop_lut3_I0_O)        0.028     1.717 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.225     1.942    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X32Y250        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X32Y250        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.076     1.684    
    SLICE_X32Y250        FDPE (Remov_fdpe_C_PRE)     -0.052     1.632    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.255%)  route 0.410ns (73.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.633     1.386    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y249        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y249        FDRE (Prop_fdre_C_Q)         0.118     1.504 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.185     1.689    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y248        LUT3 (Prop_lut3_I0_O)        0.028     1.717 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.225     1.942    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X32Y250        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X32Y250        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/C
                         clock pessimism             -0.076     1.684    
    SLICE_X32Y250        FDPE (Remov_fdpe_C_PRE)     -0.052     1.632    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.255%)  route 0.410ns (73.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.633     1.386    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y249        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y249        FDRE (Prop_fdre_C_Q)         0.118     1.504 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.185     1.689    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y248        LUT3 (Prop_lut3_I0_O)        0.028     1.717 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.225     1.942    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X32Y250        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X32Y250        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.076     1.684    
    SLICE_X32Y250        FDPE (Remov_fdpe_C_PRE)     -0.052     1.632    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.255%)  route 0.410ns (73.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.633     1.386    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y249        FDRE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y249        FDRE (Prop_fdre_C_Q)         0.118     1.504 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.185     1.689    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X36Y248        LUT3 (Prop_lut3_I0_O)        0.028     1.717 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.225     1.942    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]
    SLICE_X32Y250        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.959     1.760    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X32Y250        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.076     1.684    
    SLICE_X32Y250        FDPE (Remov_fdpe_C_PRE)     -0.052     1.632    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_recv_BRAM_SPI_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns - clk_recv_BRAM_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (41.917%)  route 0.148ns (58.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.728     1.479    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.724    -0.245 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.972     0.727    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.753 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.633     1.386    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y248        FDPE (Prop_fdpe_C_Q)         0.107     1.493 f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.148     1.641    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y248        FDPE                                         f  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_recv_BRAM_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BRAM_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    BRAM_SPI_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  BRAM_SPI_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.980     1.779    BRAM_SPI_i/clk_wiz_0/inst/clk_in1_BRAM_SPI_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.055    -0.276 r  BRAM_SPI_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.047     0.771    BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.801 r  BRAM_SPI_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=1977, routed)        0.859     1.660    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y248        FDPE                                         r  BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.241     1.419    
    SLICE_X36Y248        FDPE (Remov_fdpe_C_PRE)     -0.088     1.331    BRAM_SPI_i/axi_interconnect_1/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.068ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.388ns (22.551%)  route 1.333ns (77.449%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 37.611 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.430     7.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X48Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.103    37.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X48Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.746    38.357    
                         clock uncertainty           -0.035    38.322    
    SLICE_X48Y186        FDCE (Recov_fdce_C_CLR)     -0.154    38.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.167    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                 31.068    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.388ns (23.049%)  route 1.295ns (76.951%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     7.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X46Y186        FDCE (Recov_fdce_C_CLR)     -0.154    38.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.146    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.388ns (23.049%)  route 1.295ns (76.951%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     7.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X46Y186        FDCE (Recov_fdce_C_CLR)     -0.154    38.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.146    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.388ns (23.049%)  route 1.295ns (76.951%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     7.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X46Y186        FDCE (Recov_fdce_C_CLR)     -0.154    38.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.146    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.388ns (23.049%)  route 1.295ns (76.951%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.393     7.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X46Y186        FDCE (Recov_fdce_C_CLR)     -0.154    38.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.146    
                         arrival time                          -7.062    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.388ns (24.266%)  route 1.211ns (75.735%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.308     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X47Y187        FDCE (Recov_fdce_C_CLR)     -0.212    38.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.087    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.388ns (24.266%)  route 1.211ns (75.735%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.308     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X47Y187        FDCE (Recov_fdce_C_CLR)     -0.212    38.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.087    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.388ns (24.266%)  route 1.211ns (75.735%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.308     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X47Y187        FDCE (Recov_fdce_C_CLR)     -0.212    38.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.087    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.388ns (24.266%)  route 1.211ns (75.735%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.308     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X47Y187        FDCE (Recov_fdce_C_CLR)     -0.212    38.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.087    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.110    

Slack (MET) :             31.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.388ns (24.266%)  route 1.211ns (75.735%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 37.612 - 33.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.045     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.138 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.241     5.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y185        FDRE (Prop_fdre_C_Q)         0.259     5.638 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.475     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X48Y185        LUT6 (Prop_lut6_I3_O)        0.043     6.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.322     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X49Y186        LUT4 (Prop_lut4_I0_O)        0.043     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     6.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X49Y186        LUT1 (Prop_lut1_I0_O)        0.043     6.669 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.308     6.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y187        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.425    36.425    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    36.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.104    37.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.723    38.335    
                         clock uncertainty           -0.035    38.300    
    SLICE_X47Y187        FDCE (Recov_fdce_C_CLR)     -0.212    38.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.087    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                 31.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.548     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y192        FDPE (Prop_fdpe_C_Q)         0.091     2.876 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X53Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.574     2.800    
    SLICE_X53Y193        FDPE (Remov_fdpe_C_PRE)     -0.110     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.785%)  route 0.172ns (63.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.550     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.172     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y194        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.555     2.819    
    SLICE_X52Y194        FDPE (Remov_fdpe_C_PRE)     -0.052     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.785%)  route 0.172ns (63.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.550     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.172     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y194        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.555     2.819    
    SLICE_X52Y194        FDPE (Remov_fdpe_C_PRE)     -0.052     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.785%)  route 0.172ns (63.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.550     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.172     3.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X52Y194        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X52Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.555     2.819    
    SLICE_X52Y194        FDPE (Remov_fdpe_C_PRE)     -0.052     2.767    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.711%)  route 0.158ns (61.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.550     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.158     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X47Y194        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.757     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X47Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.555     2.821    
    SLICE_X47Y194        FDCE (Remov_fdce_C_CLR)     -0.069     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.711%)  route 0.158ns (61.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.376ns
    Source Clock Delay      (SCD):    2.787ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.550     2.787    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.158     3.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X47Y194        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.757     3.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X47Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.555     2.821    
    SLICE_X47Y194        FDPE (Remov_fdpe_C_PRE)     -0.072     2.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.399%)  route 0.148ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.548     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y187        FDRE (Prop_fdre_C_Q)         0.100     2.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X43Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.574     2.800    
    SLICE_X43Y189        FDCE (Remov_fdce_C_CLR)     -0.069     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.399%)  route 0.148ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.548     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y187        FDRE (Prop_fdre_C_Q)         0.100     2.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X43Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.574     2.800    
    SLICE_X43Y189        FDCE (Remov_fdce_C_CLR)     -0.069     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.399%)  route 0.148ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.548     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y187        FDRE (Prop_fdre_C_Q)         0.100     2.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X43Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.574     2.800    
    SLICE_X43Y189        FDCE (Remov_fdce_C_CLR)     -0.069     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.399%)  route 0.148ns (59.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.211     2.211    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.548     2.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X43Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y187        FDRE (Prop_fdre_C_Q)         0.100     2.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.148     3.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X43Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.589     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.755     3.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -0.574     2.800    
    SLICE_X43Y189        FDCE (Remov_fdce_C_CLR)     -0.069     2.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.731    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.302    





