// Seed: 2960232610
module module_0 ();
  assign id_1 = -1;
  always_comb begin : LABEL_0
    begin : LABEL_0
      id_2 = 1'h0;
    end
  end
  assign id_1 = -1;
  assign id_1 = -1;
  always
  `define pp_3 0
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    input  wor   id_2,
    output uwire id_3,
    output wor   id_4,
    input  wand  id_5,
    input  uwire id_6,
    output wire  id_7
);
  always if (-1);
  assign id_3 = -1;
  module_0 modCall_1 ();
  wire id_9;
endmodule
