   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SPI_I2S_DeInit,"ax",%progbits
  19              		.align	2
  20              		.global	SPI_I2S_DeInit
  21              		.thumb
  22              		.thumb_func
  24              	SPI_I2S_DeInit:
  25              	.LFB110:
  26              		.file 1 "../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c"
   1:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
   2:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   ******************************************************************************
   3:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @file    stm32f4xx_spi.c
   4:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @author  MCD Application Team
   5:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @version V1.0.0
   6:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @date    30-September-2011
   7:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          functionalities of the Serial peripheral interface (SPI):
   9:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *           - Initialization and Configuration
  10:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *           - Data transfers functions
  11:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *           - Hardware CRC Calculation
  12:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *           - DMA transfers management
  13:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *           - Interrupts and flags management 
  14:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *           
  15:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *  @verbatim
  16:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          
  17:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                    
  18:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          ===================================================================
  19:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                                 How to use this driver
  20:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          ===================================================================
  21:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *    
  22:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          1. Enable peripheral clock using the following functions 
  23:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE) for SPI1
  24:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI2, ENABLE) for SPI2
  25:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE) for SPI3.
  26:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
  27:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          2. Enable SCK, MOSI, MISO and NSS GPIO clocks using RCC_AHB1PeriphClockCmd()
  28:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             function.
  29:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             In I2S mode, if an external clock source is used then the I2S CKIN pin GPIO
  30:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             clock should also be enabled.
  31:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
  32:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          3. Peripherals alternate function: 
  33:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                 - Connect the pin to the desired peripherals' Alternate 
  34:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                   Function (AF) using GPIO_PinAFConfig() function
  35:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                 - Configure the desired pin in alternate function by:
  36:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                   GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
  37:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                 - Select the type, pull-up/pull-down and output speed via 
  38:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                   GPIO_PuPd, GPIO_OType and GPIO_Speed members
  39:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                 - Call GPIO_Init() function
  40:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              In I2S mode, if an external clock source is used then the I2S CKIN pin
  41:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              should be also configured in Alternate function Push-pull pull-up mode. 
  42:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *        
  43:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          4. Program the Polarity, Phase, First Data, Baud Rate Prescaler, Slave 
  44:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             Management, Peripheral Mode and CRC Polynomial values using the SPI_Init()
  45:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             function.
  46:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             In I2S mode, program the Mode, Standard, Data Format, MCLK Output, Audio 
  47:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             frequency and Polarity using I2S_Init() function.
  48:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             For I2S mode, make sure that either:
  49:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              - I2S PLL is configured using the functions RCC_I2SCLKConfig(RCC_I2S2CLKSource_PLL
  50:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                RCC_PLLI2SCmd(ENABLE) and RCC_GetFlagStatus(RCC_FLAG_PLLI2SRDY).
  51:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              or 
  52:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              - External clock source is configured using the function 
  53:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                RCC_I2SCLKConfig(RCC_I2S2CLKSource_Ext) and after setting correctly the define c
  54:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                I2S_EXTERNAL_CLOCK_VAL in the stm32f4xx_conf.h file. 
  55:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
  56:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          5. Enable the NVIC and the corresponding interrupt using the function 
  57:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             SPI_ITConfig() if you need to use interrupt mode. 
  58:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
  59:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          6. When using the DMA mode 
  60:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                   - Configure the DMA using DMA_Init() function
  61:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                   - Active the needed channel Request using SPI_I2S_DMACmd() function
  62:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * 
  63:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          7. Enable the SPI using the SPI_Cmd() function or enable the I2S using
  64:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             I2S_Cmd().
  65:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * 
  66:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          8. Enable the DMA using the DMA_Cmd() function when using DMA mode. 
  67:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
  68:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          9. Optionally, you can enable/configure the following parameters without
  69:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             re-initialization (i.e there is no need to call again SPI_Init() function):
  70:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              - When bidirectional mode (SPI_Direction_1Line_Rx or SPI_Direction_1Line_Tx)
  71:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                is programmed as Data direction parameter using the SPI_Init() function
  72:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                it can be possible to switch between SPI_Direction_Tx or SPI_Direction_Rx
  73:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                using the SPI_BiDirectionalLineConfig() function.
  74:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              - When SPI_NSS_Soft is selected as Slave Select Management parameter 
  75:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                using the SPI_Init() function it can be possible to manage the 
  76:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                NSS internal signal using the SPI_NSSInternalSoftwareConfig() function.
  77:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              - Reconfigure the data size using the SPI_DataSizeConfig() function  
  78:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              - Enable or disable the SS output using the SPI_SSOutputCmd() function  
  79:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          
  80:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          10. To use the CRC Hardware calculation feature refer to the Peripheral 
  81:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              CRC hardware Calculation subsection.
  82:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *   
  83:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
  84:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          It is possible to use SPI in I2S full duplex mode, in this case, each SPI 
  85:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          peripheral is able to manage sending and receiving data simultaneously
  86:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          using two data lines. Each SPI peripheral has an extended block called I2Sxext
  87:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          (ie. I2S2ext for SPI2 and I2S3ext for SPI3).
  88:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          The extension block is not a full SPI IP, it is used only as I2S slave to
  89:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          implement full duplex mode. The extension block uses the same clock sources
  90:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          as its master.          
  91:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          To configure I2S full duplex you have to:
  92:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            
  93:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          1. Configure SPIx in I2S mode (I2S_Init() function) as described above. 
  94:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *           
  95:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          2. Call the I2S_FullDuplexConfig() function using the same strucutre passed to  
  96:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             I2S_Init() function.
  97:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            
  98:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          3. Call I2S_Cmd() for SPIx then for its extended block.
  99:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          
 100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          4. To configure interrupts or DMA requests and to get/clear flag status, 
 101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             use I2Sxext instance for the extension block.
 102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             
 103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          Functions that can be called with I2Sxext instances are:
 104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          I2S_Cmd(), I2S_FullDuplexConfig(), SPI_I2S_ReceiveData(), SPI_I2S_SendData(), 
 105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          SPI_I2S_DMACmd(), SPI_I2S_ITConfig(), SPI_I2S_GetFlagStatus(), SPI_I2S_ClearFlag(),
 106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          SPI_I2S_GetITStatus() and SPI_I2S_ClearITPendingBit().
 107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                 
 108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          Example: To use SPI3 in Full duplex mode (SPI3 is Master Tx, I2S3ext is Slave Rx):
 109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            
 110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          RCC_APB1PeriphClockCmd(RCC_APB1Periph_SPI3, ENABLE);   
 111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          I2S_StructInit(&I2SInitStruct);
 112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          I2SInitStruct.Mode = I2S_Mode_MasterTx;     
 113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          I2S_Init(SPI3, &I2SInitStruct);
 114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          I2S_FullDuplexConfig(SPI3ext, &I2SInitStruct)
 115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          I2S_Cmd(SPI3, ENABLE);
 116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          I2S_Cmd(SPI3ext, ENABLE);
 117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          ...
 118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          while (SPI_I2S_GetFlagStatus(SPI2, SPI_FLAG_TXE) == RESET)
 119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          {}
 120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          SPI_I2S_SendData(SPI3, txdata[i]);
 121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          ...  
 122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          while (SPI_I2S_GetFlagStatus(I2S3ext, SPI_FLAG_RXNE) == RESET)
 123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          {}
 124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          rxdata[i] = SPI_I2S_ReceiveData(I2S3ext);
 125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          ...          
 126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *              
 127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *     
 128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note    In I2S mode: if an external clock is used as source clock for the I2S,  
 129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          then the define I2S_EXTERNAL_CLOCK_VAL in file stm32f4xx_conf.h should 
 130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          be enabled and set to the value of the source clock frequency (in Hz).
 131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * 
 132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note    In SPI mode: To use the SPI TI mode, call the function SPI_TIModeCmd() 
 133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          just after calling the function SPI_Init().
 134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
 135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *  @endverbatim  
 136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *                                  
 137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   ******************************************************************************
 138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @attention
 139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
 140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
 141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
 142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
 143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
 144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
 145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
 147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
 148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   ******************************************************************************  
 149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */ 
 150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* Includes ------------------------------------------------------------------*/
 152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #include "stm32f4xx_spi.h"
 153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #include "stm32f4xx_rcc.h"
 154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @{
 157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /** @defgroup SPI 
 160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief SPI driver modules
 161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @{
 162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */ 
 163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* Private typedef -----------------------------------------------------------*/
 165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* Private define ------------------------------------------------------------*/
 166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* SPI registers Masks */
 168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #define CR1_CLEAR_MASK            ((uint16_t)0x3040)
 169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #define I2SCFGR_CLEAR_MASK        ((uint16_t)0xF040)
 170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* RCC PLLs masks */
 172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #define PLLCFGR_PPLR_MASK         ((uint32_t)0x70000000)
 173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #define PLLCFGR_PPLN_MASK         ((uint32_t)0x00007FC0)
 174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #define SPI_CR2_FRF               ((uint16_t)0x0010)
 176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #define SPI_SR_TIFRFE             ((uint16_t)0x0100)
 177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* Private macro -------------------------------------------------------------*/
 179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* Private variables ---------------------------------------------------------*/
 180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* Private function prototypes -----------------------------------------------*/
 181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /* Private functions ---------------------------------------------------------*/
 182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /** @defgroup SPI_Private_Functions
 184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @{
 185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group1 Initialization and Configuration functions
 188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  *  @brief   Initialization and Configuration functions 
 189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  *
 190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @verbatim   
 191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================
 192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   Initialization and Configuration functions
 193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================  
 194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   This section provides a set of functions allowing to initialize the SPI Direction,
 196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI Mode, SPI Data Size, SPI Polarity, SPI Phase, SPI NSS Management, SPI Baud
 197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   Rate Prescaler, SPI First Bit and SPI CRC Polynomial.
 198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   The SPI_Init() function follows the SPI configuration procedures for Master mode
 200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   and Slave mode (details for these procedures are available in reference manual
 201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   (RM0090)).
 202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @endverbatim
 204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @{
 205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Deinitialize the SPIx peripheral registers to their default reset values.
 209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
 210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode.   
 211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         
 212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   The extended I2S blocks (ie. I2S2ext and I2S3ext blocks) are deinitialized
 213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         when the relative I2S peripheral is deinitialized (the extended block's clock
 214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         is managed by the I2S peripheral clock).
 215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *             
 216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
 219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
  27              		.loc 1 219 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 14, -4
  35              		.cfi_offset 7, -8
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
 220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (SPIx == SPI1)
  43              		.loc 1 223 0
  44 0008 7A68     		ldr	r2, [r7, #4]
  45 000a 4FF44053 		mov	r3, #12288
  46 000e C4F20103 		movt	r3, 16385
  47 0012 9A42     		cmp	r2, r3
  48 0014 0CD1     		bne	.L2
 224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable SPI1 reset state */
 226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
  49              		.loc 1 226 0
  50 0016 4FF48050 		mov	r0, #4096
  51 001a 4FF00101 		mov	r1, #1
  52 001e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Release SPI1 from reset state */
 228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
  53              		.loc 1 228 0
  54 0022 4FF48050 		mov	r0, #4096
  55 0026 4FF00001 		mov	r1, #0
  56 002a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  57 002e 26E0     		b	.L1
  58              	.L2:
 229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else if (SPIx == SPI2)
  59              		.loc 1 230 0
  60 0030 7A68     		ldr	r2, [r7, #4]
  61 0032 4FF46053 		mov	r3, #14336
  62 0036 C4F20003 		movt	r3, 16384
  63 003a 9A42     		cmp	r2, r3
  64 003c 0CD1     		bne	.L4
 231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable SPI2 reset state */
 233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
  65              		.loc 1 233 0
  66 003e 4FF48040 		mov	r0, #16384
  67 0042 4FF00101 		mov	r1, #1
  68 0046 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Release SPI2 from reset state */
 235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
  69              		.loc 1 235 0
  70 004a 4FF48040 		mov	r0, #16384
  71 004e 4FF00001 		mov	r1, #0
  72 0052 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  73 0056 12E0     		b	.L1
  74              	.L4:
 236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }
 237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     if (SPIx == SPI3)
  75              		.loc 1 239 0
  76 0058 7A68     		ldr	r2, [r7, #4]
  77 005a 4FF47053 		mov	r3, #15360
  78 005e C4F20003 		movt	r3, 16384
  79 0062 9A42     		cmp	r2, r3
  80 0064 0BD1     		bne	.L1
 240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     {
 241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       /* Enable SPI3 reset state */
 242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
  81              		.loc 1 242 0
  82 0066 4FF40040 		mov	r0, #32768
  83 006a 4FF00101 		mov	r1, #1
  84 006e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       /* Release SPI3 from reset state */
 244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
  85              		.loc 1 244 0
  86 0072 4FF40040 		mov	r0, #32768
  87 0076 4FF00001 		mov	r1, #0
  88 007a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  89              	.L1:
 245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }
 246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
  90              		.loc 1 247 0
  91 007e 07F10807 		add	r7, r7, #8
  92 0082 BD46     		mov	sp, r7
  93 0084 80BD     		pop	{r7, pc}
  94              		.cfi_endproc
  95              	.LFE110:
  97 0086 00BF     		.section	.text.SPI_Init,"ax",%progbits
  98              		.align	2
  99              		.global	SPI_Init
 100              		.thumb
 101              		.thumb_func
 103              	SPI_Init:
 104              	.LFB111:
 248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Initializes the SPIx peripheral according to the specified 
 251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         parameters in the SPI_InitStruct.
 252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
 254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified SPI peripheral.
 255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
 258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 105              		.loc 1 258 0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 16
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110 0000 80B4     		push	{r7}
 111              	.LCFI3:
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 7, -4
 114 0002 85B0     		sub	sp, sp, #20
 115              	.LCFI4:
 116              		.cfi_def_cfa_offset 24
 117 0004 00AF     		add	r7, sp, #0
 118              	.LCFI5:
 119              		.cfi_def_cfa_register 7
 120 0006 7860     		str	r0, [r7, #4]
 121 0008 3960     		str	r1, [r7, #0]
 259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0;
 122              		.loc 1 259 0
 123 000a 4FF00003 		mov	r3, #0
 124 000e FB81     		strh	r3, [r7, #14]	@ movhi
 260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* check the parameters */
 262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the SPI parameters */
 265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DIRECTION_MODE(SPI_InitStruct->SPI_Direction));
 266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_MODE(SPI_InitStruct->SPI_Mode));
 267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DATASIZE(SPI_InitStruct->SPI_DataSize));
 268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CPOL(SPI_InitStruct->SPI_CPOL));
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CPHA(SPI_InitStruct->SPI_CPHA));
 270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_NSS(SPI_InitStruct->SPI_NSS));
 271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_BAUDRATE_PRESCALER(SPI_InitStruct->SPI_BaudRatePrescaler));
 272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
 273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));
 274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /*---------------------------- SPIx CR1 Configuration ------------------------*/
 276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the SPIx CR1 value */
 277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg = SPIx->CR1;
 125              		.loc 1 277 0
 126 0010 7B68     		ldr	r3, [r7, #4]
 127 0012 1B88     		ldrh	r3, [r3, #0]	@ movhi
 128 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
 279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg &= CR1_CLEAR_MASK;
 129              		.loc 1 279 0
 130 0016 FB89     		ldrh	r3, [r7, #14]	@ movhi
 131 0018 03F44153 		and	r3, r3, #12352
 132 001c FB81     		strh	r3, [r7, #14]	@ movhi
 280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Configure SPIx: direction, NSS management, first transmitted bit, BaudRate prescaler
 281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      master/salve mode, CPOL and CPHA */
 282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set BIDImode, BIDIOE and RxONLY bits according to SPI_Direction value */
 283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
 284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set LSBFirst bit according to SPI_FirstBit value */
 285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set BR bits according to SPI_BaudRatePrescaler value */
 286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set CPOL bit according to SPI_CPOL value */
 287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set CPHA bit according to SPI_CPHA value */
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 133              		.loc 1 288 0
 134 001e 3B68     		ldr	r3, [r7, #0]
 135 0020 1A88     		ldrh	r2, [r3, #0]
 136 0022 3B68     		ldr	r3, [r7, #0]
 137 0024 5B88     		ldrh	r3, [r3, #2]
 138 0026 1343     		orrs	r3, r3, r2
 139 0028 9AB2     		uxth	r2, r3
 289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 140              		.loc 1 289 0
 141 002a 3B68     		ldr	r3, [r7, #0]
 142 002c 9B88     		ldrh	r3, [r3, #4]
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 143              		.loc 1 288 0
 144 002e 1343     		orrs	r3, r3, r2
 145 0030 9AB2     		uxth	r2, r3
 146              		.loc 1 289 0
 147 0032 3B68     		ldr	r3, [r7, #0]
 148 0034 DB88     		ldrh	r3, [r3, #6]
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 149              		.loc 1 288 0
 150 0036 1343     		orrs	r3, r3, r2
 151 0038 9AB2     		uxth	r2, r3
 290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 152              		.loc 1 290 0
 153 003a 3B68     		ldr	r3, [r7, #0]
 154 003c 1B89     		ldrh	r3, [r3, #8]
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 155              		.loc 1 288 0
 156 003e 1343     		orrs	r3, r3, r2
 157 0040 9AB2     		uxth	r2, r3
 158              		.loc 1 290 0
 159 0042 3B68     		ldr	r3, [r7, #0]
 160 0044 5B89     		ldrh	r3, [r3, #10]
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 161              		.loc 1 288 0
 162 0046 1343     		orrs	r3, r3, r2
 163 0048 9AB2     		uxth	r2, r3
 291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 164              		.loc 1 291 0
 165 004a 3B68     		ldr	r3, [r7, #0]
 166 004c 9B89     		ldrh	r3, [r3, #12]
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 167              		.loc 1 288 0
 168 004e 1343     		orrs	r3, r3, r2
 169 0050 9AB2     		uxth	r2, r3
 170              		.loc 1 291 0
 171 0052 3B68     		ldr	r3, [r7, #0]
 172 0054 DB89     		ldrh	r3, [r3, #14]
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 173              		.loc 1 288 0
 174 0056 1343     		orrs	r3, r3, r2
 175 0058 9AB2     		uxth	r2, r3
 176 005a FB89     		ldrh	r3, [r7, #14]	@ movhi
 177 005c 1343     		orrs	r3, r3, r2
 178 005e FB81     		strh	r3, [r7, #14]	@ movhi
 292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Write to SPIx CR1 */
 293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->CR1 = tmpreg;
 179              		.loc 1 293 0
 180 0060 7B68     		ldr	r3, [r7, #4]
 181 0062 FA89     		ldrh	r2, [r7, #14]	@ movhi
 182 0064 1A80     		strh	r2, [r3, #0]	@ movhi
 294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
 296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 183              		.loc 1 296 0
 184 0066 7B68     		ldr	r3, [r7, #4]
 185 0068 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 186 006a 9BB2     		uxth	r3, r3
 187 006c 23F40063 		bic	r3, r3, #2048
 188 0070 9AB2     		uxth	r2, r3
 189 0072 7B68     		ldr	r3, [r7, #4]
 190 0074 9A83     		strh	r2, [r3, #28]	@ movhi
 297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
 298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Write to SPIx CRCPOLY */
 299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 191              		.loc 1 299 0
 192 0076 3B68     		ldr	r3, [r7, #0]
 193 0078 1A8A     		ldrh	r2, [r3, #16]
 194 007a 7B68     		ldr	r3, [r7, #4]
 195 007c 1A82     		strh	r2, [r3, #16]	@ movhi
 300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 196              		.loc 1 300 0
 197 007e 07F11407 		add	r7, r7, #20
 198 0082 BD46     		mov	sp, r7
 199 0084 80BC     		pop	{r7}
 200 0086 7047     		bx	lr
 201              		.cfi_endproc
 202              	.LFE111:
 204              		.section	.text.I2S_Init,"ax",%progbits
 205              		.align	2
 206              		.global	I2S_Init
 207              		.thumb
 208              		.thumb_func
 210              	I2S_Init:
 211              	.LFB112:
 301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Initializes the SPIx peripheral according to the specified 
 304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         parameters in the I2S_InitStruct.
 305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be  2 or 3 to select the SPI peripheral (configured in I2S mode).
 306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
 307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified SPI peripheral
 308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         configured in I2S mode.
 309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *           
 310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   The function calculates the optimal prescaler needed to obtain the most 
 311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         accurate audio frequency (depending on the I2S clock source, the PLL values 
 312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         and the product configuration). But in case the prescaler value is greater 
 313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         than 511, the default value (0x02) will be configured instead.    
 314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * 
 315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   if an external clock is used as source clock for the I2S, then the define
 316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         I2S_EXTERNAL_CLOCK_VAL in file stm32f4xx_conf.h should be enabled and set
 317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         to the value of the the source clock frequency (in Hz).
 318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *  
 319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
 322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 212              		.loc 1 322 0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 40
 215              		@ frame_needed = 1, uses_anonymous_args = 0
 216              		@ link register save eliminated.
 217 0000 80B4     		push	{r7}
 218              	.LCFI6:
 219              		.cfi_def_cfa_offset 4
 220              		.cfi_offset 7, -4
 221 0002 8BB0     		sub	sp, sp, #44
 222              	.LCFI7:
 223              		.cfi_def_cfa_offset 48
 224 0004 00AF     		add	r7, sp, #0
 225              	.LCFI8:
 226              		.cfi_def_cfa_register 7
 227 0006 7860     		str	r0, [r7, #4]
 228 0008 3960     		str	r1, [r7, #0]
 323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
 229              		.loc 1 323 0
 230 000a 4FF00003 		mov	r3, #0
 231 000e 7B83     		strh	r3, [r7, #26]	@ movhi
 232 0010 4FF00203 		mov	r3, #2
 233 0014 FB84     		strh	r3, [r7, #38]	@ movhi
 234 0016 4FF00003 		mov	r3, #0
 235 001a BB84     		strh	r3, [r7, #36]	@ movhi
 236 001c 4FF00103 		mov	r3, #1
 237 0020 7B84     		strh	r3, [r7, #34]	@ movhi
 324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint32_t tmp = 0, i2sclk = 0;
 238              		.loc 1 324 0
 239 0022 4FF00003 		mov	r3, #0
 240 0026 FB61     		str	r3, [r7, #28]
 241 0028 4FF00003 		mov	r3, #0
 242 002c 7B61     		str	r3, [r7, #20]
 325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #ifndef I2S_EXTERNAL_CLOCK_VAL
 326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint32_t pllm = 0, plln = 0, pllr = 0;
 243              		.loc 1 326 0
 244 002e 4FF00003 		mov	r3, #0
 245 0032 3B61     		str	r3, [r7, #16]
 246 0034 4FF00003 		mov	r3, #0
 247 0038 FB60     		str	r3, [r7, #12]
 248 003a 4FF00003 		mov	r3, #0
 249 003e BB60     		str	r3, [r7, #8]
 327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** #endif /* I2S_EXTERNAL_CLOCK_VAL */
 328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the I2S parameters */
 330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_23_PERIPH(SPIx));
 331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
 332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
 333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
 334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MCLK_OUTPUT(I2S_InitStruct->I2S_MCLKOutput));
 335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
 336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
 337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
 339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
 340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 250              		.loc 1 340 0
 251 0040 7B68     		ldr	r3, [r7, #4]
 252 0042 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 253 0044 9BB2     		uxth	r3, r3
 254 0046 23F47A63 		bic	r3, r3, #4000
 255 004a 23F01F03 		bic	r3, r3, #31
 256 004e 9AB2     		uxth	r2, r3
 257 0050 7B68     		ldr	r3, [r7, #4]
 258 0052 9A83     		strh	r2, [r3, #28]	@ movhi
 341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->I2SPR = 0x0002;
 259              		.loc 1 341 0
 260 0054 7B68     		ldr	r3, [r7, #4]
 261 0056 4FF00202 		mov	r2, #2
 262 005a 1A84     		strh	r2, [r3, #32]	@ movhi
 342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the I2SCFGR register value */
 344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg = SPIx->I2SCFGR;
 263              		.loc 1 344 0
 264 005c 7B68     		ldr	r3, [r7, #4]
 265 005e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 266 0060 7B83     		strh	r3, [r7, #26]	@ movhi
 345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
 347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 267              		.loc 1 347 0
 268 0062 3B68     		ldr	r3, [r7, #0]
 269 0064 9B68     		ldr	r3, [r3, #8]
 270 0066 022B     		cmp	r3, #2
 271 0068 06D1     		bne	.L7
 348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t)0;
 272              		.loc 1 349 0
 273 006a 4FF00003 		mov	r3, #0
 274 006e BB84     		strh	r3, [r7, #36]	@ movhi
 350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sdiv = (uint16_t)2;   
 275              		.loc 1 350 0
 276 0070 4FF00203 		mov	r3, #2
 277 0074 FB84     		strh	r3, [r7, #38]	@ movhi
 278 0076 9BE0     		b	.L8
 279              	.L7:
 351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* If the requested audio frequency is not the default, compute the prescaler */
 353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Check the frame length (For the Prescaler computing) *******************/
 356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 280              		.loc 1 356 0
 281 0078 3B68     		ldr	r3, [r7, #0]
 282 007a 9B88     		ldrh	r3, [r3, #4]
 283 007c 002B     		cmp	r3, #0
 284 007e 03D1     		bne	.L9
 357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     {
 358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       /* Packet length is 16 bits */
 359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       packetlength = 1;
 285              		.loc 1 359 0
 286 0080 4FF00103 		mov	r3, #1
 287 0084 7B84     		strh	r3, [r7, #34]	@ movhi
 288 0086 02E0     		b	.L10
 289              	.L9:
 360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }
 361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     else
 362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     {
 363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       /* Packet length is 32 bits */
 364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       packetlength = 2;
 290              		.loc 1 364 0
 291 0088 4FF00203 		mov	r3, #2
 292 008c 7B84     		strh	r3, [r7, #34]	@ movhi
 293              	.L10:
 365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }
 366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Get I2S source Clock frequency  ****************************************/
 368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       
 369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* If an external I2S clock has to be used, this define should be set  
 370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****        in the project configuration or in the stm32f4xx_conf.h file */
 371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   #ifdef I2S_EXTERNAL_CLOCK_VAL     
 372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Set external clock as I2S clock source */
 373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     if ((RCC->CFGR & RCC_CFGR_I2SSRC) == 0)
 374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     {
 375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       RCC->CFGR |= (uint32_t)RCC_CFGR_I2SSRC;
 376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }
 377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
 378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Set the I2S clock to the external clock  value */
 379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sclk = I2S_EXTERNAL_CLOCK_VAL;
 380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   #else /* There is no define for External I2S clock source */
 382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Set PLLI2S as I2S clock source */
 383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 294              		.loc 1 383 0
 295 008e 4FF46053 		mov	r3, #14336
 296 0092 C4F20203 		movt	r3, 16386
 297 0096 9B68     		ldr	r3, [r3, #8]
 298 0098 03F40003 		and	r3, r3, #8388608
 299 009c 002B     		cmp	r3, #0
 300 009e 0BD0     		beq	.L11
 384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     {
 385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 301              		.loc 1 385 0
 302 00a0 4FF46053 		mov	r3, #14336
 303 00a4 C4F20203 		movt	r3, 16386
 304 00a8 4FF46052 		mov	r2, #14336
 305 00ac C4F20202 		movt	r2, 16386
 306 00b0 9268     		ldr	r2, [r2, #8]
 307 00b2 22F40002 		bic	r2, r2, #8388608
 308 00b6 9A60     		str	r2, [r3, #8]
 309              	.L11:
 386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }    
 387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
 388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Get the PLLI2SN value */
 389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 310              		.loc 1 389 0
 311 00b8 4FF46053 		mov	r3, #14336
 312 00bc C4F20203 		movt	r3, 16386
 313 00c0 D3F88430 		ldr	r3, [r3, #132]
 314 00c4 1A46     		mov	r2, r3
 315 00c6 47F6C073 		movw	r3, #32704
 316 00ca 1340     		ands	r3, r3, r2
 317 00cc 4FEA9313 		lsr	r3, r3, #6
 318 00d0 4FEAC353 		lsl	r3, r3, #23
 319 00d4 4FEAD353 		lsr	r3, r3, #23
 320 00d8 FB60     		str	r3, [r7, #12]
 390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                       (RCC_PLLI2SCFGR_PLLI2SN >> 6));
 391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
 392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Get the PLLI2SR value */
 393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 321              		.loc 1 393 0
 322 00da 4FF46053 		mov	r3, #14336
 323 00de C4F20203 		movt	r3, 16386
 324 00e2 D3F88430 		ldr	r3, [r3, #132]
 325 00e6 03F0E043 		and	r3, r3, #1879048192
 326 00ea 4FEA1373 		lsr	r3, r3, #28
 327 00ee 03F00703 		and	r3, r3, #7
 328 00f2 BB60     		str	r3, [r7, #8]
 394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                       (RCC_PLLI2SCFGR_PLLI2SR >> 28));
 395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
 396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Get the PLLM value */
 397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 329              		.loc 1 397 0
 330 00f4 4FF46053 		mov	r3, #14336
 331 00f8 C4F20203 		movt	r3, 16386
 332 00fc 5B68     		ldr	r3, [r3, #4]
 333 00fe 03F03F03 		and	r3, r3, #63
 334 0102 3B61     		str	r3, [r7, #16]
 398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
 399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Get the I2S source clock value */
 400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 335              		.loc 1 400 0
 336 0104 4FF49053 		mov	r3, #4608
 337 0108 C0F27A03 		movt	r3, 122
 338 010c 3A69     		ldr	r2, [r7, #16]
 339 010e B3FBF2F3 		udiv	r3, r3, r2
 340 0112 FA68     		ldr	r2, [r7, #12]
 341 0114 02FB03F2 		mul	r2, r2, r3
 342 0118 BB68     		ldr	r3, [r7, #8]
 343 011a B2FBF3F3 		udiv	r3, r2, r3
 344 011e 7B61     		str	r3, [r7, #20]
 401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   #endif /* I2S_EXTERNAL_CLOCK_VAL */
 402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
 403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Compute the Real divider depending on the MCLK output state, with a floating point */
 404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 345              		.loc 1 404 0
 346 0120 3B68     		ldr	r3, [r7, #0]
 347 0122 DB88     		ldrh	r3, [r3, #6]
 348 0124 B3F5007F 		cmp	r3, #512
 349 0128 13D1     		bne	.L12
 405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     {
 406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       /* MCLK output is enabled */
 407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 350              		.loc 1 407 0
 351 012a 7B69     		ldr	r3, [r7, #20]
 352 012c 4FEA1322 		lsr	r2, r3, #8
 353 0130 1346     		mov	r3, r2
 354 0132 4FEA8303 		lsl	r3, r3, #2
 355 0136 9B18     		adds	r3, r3, r2
 356 0138 4FEA4303 		lsl	r3, r3, #1
 357 013c 1A46     		mov	r2, r3
 358 013e 3B68     		ldr	r3, [r7, #0]
 359 0140 9B68     		ldr	r3, [r3, #8]
 360 0142 B2FBF3F3 		udiv	r3, r2, r3
 361 0146 9BB2     		uxth	r3, r3
 362 0148 03F10503 		add	r3, r3, #5
 363 014c 9BB2     		uxth	r3, r3
 364 014e FB61     		str	r3, [r7, #28]
 365 0150 15E0     		b	.L13
 366              	.L12:
 408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }
 409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     else
 410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     {
 411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       /* MCLK output is disabled */
 412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 
 367              		.loc 1 412 0
 368 0152 7B8C     		ldrh	r3, [r7, #34]
 369 0154 4FEA4313 		lsl	r3, r3, #5
 370 0158 7A69     		ldr	r2, [r7, #20]
 371 015a B2FBF3F2 		udiv	r2, r2, r3
 372 015e 1346     		mov	r3, r2
 373 0160 4FEA8303 		lsl	r3, r3, #2
 374 0164 9B18     		adds	r3, r3, r2
 375 0166 4FEA4303 		lsl	r3, r3, #1
 376 016a 1A46     		mov	r2, r3
 377 016c 3B68     		ldr	r3, [r7, #0]
 378 016e 9B68     		ldr	r3, [r3, #8]
 379 0170 B2FBF3F3 		udiv	r3, r2, r3
 380 0174 9BB2     		uxth	r3, r3
 381 0176 03F10503 		add	r3, r3, #5
 382 017a 9BB2     		uxth	r3, r3
 383 017c FB61     		str	r3, [r7, #28]
 384              	.L13:
 413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }
 414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
 415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Remove the flatting point */
 416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     tmp = tmp / 10;  
 385              		.loc 1 416 0
 386 017e FA69     		ldr	r2, [r7, #28]
 387 0180 4CF6CD43 		movw	r3, #52429
 388 0184 CCF6CC43 		movt	r3, 52428
 389 0188 A3FB0213 		umull	r1, r3, r3, r2
 390 018c 4FEAD303 		lsr	r3, r3, #3
 391 0190 FB61     		str	r3, [r7, #28]
 417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       
 418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Check the parity of the divider */
 419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 392              		.loc 1 419 0
 393 0192 FB69     		ldr	r3, [r7, #28]
 394 0194 9BB2     		uxth	r3, r3
 395 0196 03F00103 		and	r3, r3, #1
 396 019a BB84     		strh	r3, [r7, #36]	@ movhi
 420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****    
 421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Compute the i2sdiv prescaler */
 422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 397              		.loc 1 422 0
 398 019c BB8C     		ldrh	r3, [r7, #36]
 399 019e FA69     		ldr	r2, [r7, #28]
 400 01a0 D31A     		subs	r3, r2, r3
 401 01a2 4FEA5303 		lsr	r3, r3, #1
 402 01a6 FB84     		strh	r3, [r7, #38]	@ movhi
 423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****    
 424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
 425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sodd = (uint16_t) (i2sodd << 8);
 403              		.loc 1 425 0
 404 01a8 BB8C     		ldrh	r3, [r7, #36]	@ movhi
 405 01aa 4FEA0323 		lsl	r3, r3, #8
 406 01ae BB84     		strh	r3, [r7, #36]	@ movhi
 407              	.L8:
 426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Test if the divider is 1 or 0 or greater than 0xFF */
 429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 408              		.loc 1 429 0
 409 01b0 FB8C     		ldrh	r3, [r7, #38]
 410 01b2 012B     		cmp	r3, #1
 411 01b4 02D9     		bls	.L14
 412              		.loc 1 429 0 is_stmt 0 discriminator 1
 413 01b6 FB8C     		ldrh	r3, [r7, #38]
 414 01b8 FF2B     		cmp	r3, #255
 415 01ba 05D9     		bls	.L15
 416              	.L14:
 430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Set the default values */
 432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sdiv = 2;
 417              		.loc 1 432 0 is_stmt 1
 418 01bc 4FF00203 		mov	r3, #2
 419 01c0 FB84     		strh	r3, [r7, #38]	@ movhi
 433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     i2sodd = 0;
 420              		.loc 1 433 0
 421 01c2 4FF00003 		mov	r3, #0
 422 01c6 BB84     		strh	r3, [r7, #36]	@ movhi
 423              	.L15:
 434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SPR register the computed value */
 437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCL
 424              		.loc 1 437 0
 425 01c8 3B68     		ldr	r3, [r7, #0]
 426 01ca DA88     		ldrh	r2, [r3, #6]
 427 01cc BB8C     		ldrh	r3, [r7, #36]	@ movhi
 428 01ce 1343     		orrs	r3, r3, r2
 429 01d0 9AB2     		uxth	r2, r3
 430 01d2 FB8C     		ldrh	r3, [r7, #38]	@ movhi
 431 01d4 1343     		orrs	r3, r3, r2
 432 01d6 9AB2     		uxth	r2, r3
 433 01d8 7B68     		ldr	r3, [r7, #4]
 434 01da 1A84     		strh	r2, [r3, #32]	@ movhi
 438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  
 439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Configure the I2S with the SPI_InitStruct values */
 440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 435              		.loc 1 440 0
 436 01dc 3B68     		ldr	r3, [r7, #0]
 437 01de 1A88     		ldrh	r2, [r3, #0]
 441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 438              		.loc 1 441 0
 439 01e0 3B68     		ldr	r3, [r7, #0]
 440 01e2 5988     		ldrh	r1, [r3, #2]
 441 01e4 3B68     		ldr	r3, [r7, #0]
 442 01e6 9888     		ldrh	r0, [r3, #4]
 442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   (uint16_t)I2S_InitStruct->I2S_CPOL))));
 443              		.loc 1 442 0
 444 01e8 3B68     		ldr	r3, [r7, #0]
 445 01ea 9B89     		ldrh	r3, [r3, #12]
 441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 446              		.loc 1 441 0
 447 01ec 0343     		orrs	r3, r3, r0
 448 01ee 9BB2     		uxth	r3, r3
 449 01f0 0B43     		orrs	r3, r3, r1
 450 01f2 9BB2     		uxth	r3, r3
 440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 451              		.loc 1 440 0
 452 01f4 1343     		orrs	r3, r3, r2
 453 01f6 9AB2     		uxth	r2, r3
 454 01f8 7B8B     		ldrh	r3, [r7, #26]	@ movhi
 455 01fa 1343     		orrs	r3, r3, r2
 456 01fc 9BB2     		uxth	r3, r3
 457 01fe 43F40063 		orr	r3, r3, #2048
 458 0202 7B83     		strh	r3, [r7, #26]	@ movhi
 443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  
 444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SCFGR */  
 445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->I2SCFGR = tmpreg;
 459              		.loc 1 445 0
 460 0204 7B68     		ldr	r3, [r7, #4]
 461 0206 7A8B     		ldrh	r2, [r7, #26]	@ movhi
 462 0208 9A83     		strh	r2, [r3, #28]	@ movhi
 446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 463              		.loc 1 446 0
 464 020a 07F12C07 		add	r7, r7, #44
 465 020e BD46     		mov	sp, r7
 466 0210 80BC     		pop	{r7}
 467 0212 7047     		bx	lr
 468              		.cfi_endproc
 469              	.LFE112:
 471              		.section	.text.SPI_StructInit,"ax",%progbits
 472              		.align	2
 473              		.global	SPI_StructInit
 474              		.thumb
 475              		.thumb_func
 477              	SPI_StructInit:
 478              	.LFB113:
 447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Fills each SPI_InitStruct member with its default value.
 450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized.
 451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
 454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 479              		.loc 1 454 0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 8
 482              		@ frame_needed = 1, uses_anonymous_args = 0
 483              		@ link register save eliminated.
 484 0000 80B4     		push	{r7}
 485              	.LCFI9:
 486              		.cfi_def_cfa_offset 4
 487              		.cfi_offset 7, -4
 488 0002 83B0     		sub	sp, sp, #12
 489              	.LCFI10:
 490              		.cfi_def_cfa_offset 16
 491 0004 00AF     		add	r7, sp, #0
 492              	.LCFI11:
 493              		.cfi_def_cfa_register 7
 494 0006 7860     		str	r0, [r7, #4]
 455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /*--------------- Reset SPI init structure parameters values -----------------*/
 456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the SPI_Direction member */
 457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 495              		.loc 1 457 0
 496 0008 7B68     		ldr	r3, [r7, #4]
 497 000a 4FF00002 		mov	r2, #0
 498 000e 1A80     		strh	r2, [r3, #0]	@ movhi
 458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* initialize the SPI_Mode member */
 459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 499              		.loc 1 459 0
 500 0010 7B68     		ldr	r3, [r7, #4]
 501 0012 4FF00002 		mov	r2, #0
 502 0016 5A80     		strh	r2, [r3, #2]	@ movhi
 460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* initialize the SPI_DataSize member */
 461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 503              		.loc 1 461 0
 504 0018 7B68     		ldr	r3, [r7, #4]
 505 001a 4FF00002 		mov	r2, #0
 506 001e 9A80     		strh	r2, [r3, #4]	@ movhi
 462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CPOL member */
 463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 507              		.loc 1 463 0
 508 0020 7B68     		ldr	r3, [r7, #4]
 509 0022 4FF00002 		mov	r2, #0
 510 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CPHA member */
 465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 511              		.loc 1 465 0
 512 0028 7B68     		ldr	r3, [r7, #4]
 513 002a 4FF00002 		mov	r2, #0
 514 002e 1A81     		strh	r2, [r3, #8]	@ movhi
 466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the SPI_NSS member */
 467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 515              		.loc 1 467 0
 516 0030 7B68     		ldr	r3, [r7, #4]
 517 0032 4FF00002 		mov	r2, #0
 518 0036 5A81     		strh	r2, [r3, #10]	@ movhi
 468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the SPI_BaudRatePrescaler member */
 469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 519              		.loc 1 469 0
 520 0038 7B68     		ldr	r3, [r7, #4]
 521 003a 4FF00002 		mov	r2, #0
 522 003e 9A81     		strh	r2, [r3, #12]	@ movhi
 470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the SPI_FirstBit member */
 471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 523              		.loc 1 471 0
 524 0040 7B68     		ldr	r3, [r7, #4]
 525 0042 4FF00002 		mov	r2, #0
 526 0046 DA81     		strh	r2, [r3, #14]	@ movhi
 472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the SPI_CRCPolynomial member */
 473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI_InitStruct->SPI_CRCPolynomial = 7;
 527              		.loc 1 473 0
 528 0048 7B68     		ldr	r3, [r7, #4]
 529 004a 4FF00702 		mov	r2, #7
 530 004e 1A82     		strh	r2, [r3, #16]	@ movhi
 474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 531              		.loc 1 474 0
 532 0050 07F10C07 		add	r7, r7, #12
 533 0054 BD46     		mov	sp, r7
 534 0056 80BC     		pop	{r7}
 535 0058 7047     		bx	lr
 536              		.cfi_endproc
 537              	.LFE113:
 539 005a 00BF     		.section	.text.I2S_StructInit,"ax",%progbits
 540              		.align	2
 541              		.global	I2S_StructInit
 542              		.thumb
 543              		.thumb_func
 545              	I2S_StructInit:
 546              	.LFB114:
 475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Fills each I2S_InitStruct member with its default value.
 478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to a I2S_InitTypeDef structure which will be initialized.
 479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
 482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 547              		.loc 1 482 0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 8
 550              		@ frame_needed = 1, uses_anonymous_args = 0
 551              		@ link register save eliminated.
 552 0000 80B4     		push	{r7}
 553              	.LCFI12:
 554              		.cfi_def_cfa_offset 4
 555              		.cfi_offset 7, -4
 556 0002 83B0     		sub	sp, sp, #12
 557              	.LCFI13:
 558              		.cfi_def_cfa_offset 16
 559 0004 00AF     		add	r7, sp, #0
 560              	.LCFI14:
 561              		.cfi_def_cfa_register 7
 562 0006 7860     		str	r0, [r7, #4]
 483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /*--------------- Reset I2S init structure parameters values -----------------*/
 484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the I2S_Mode member */
 485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 563              		.loc 1 485 0
 564 0008 7B68     		ldr	r3, [r7, #4]
 565 000a 4FF00002 		mov	r2, #0
 566 000e 1A80     		strh	r2, [r3, #0]	@ movhi
 486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the I2S_Standard member */
 488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 567              		.loc 1 488 0
 568 0010 7B68     		ldr	r3, [r7, #4]
 569 0012 4FF00002 		mov	r2, #0
 570 0016 5A80     		strh	r2, [r3, #2]	@ movhi
 489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the I2S_DataFormat member */
 491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 571              		.loc 1 491 0
 572 0018 7B68     		ldr	r3, [r7, #4]
 573 001a 4FF00002 		mov	r2, #0
 574 001e 9A80     		strh	r2, [r3, #4]	@ movhi
 492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the I2S_MCLKOutput member */
 494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 575              		.loc 1 494 0
 576 0020 7B68     		ldr	r3, [r7, #4]
 577 0022 4FF00002 		mov	r2, #0
 578 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the I2S_AudioFreq member */
 497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 579              		.loc 1 497 0
 580 0028 7B68     		ldr	r3, [r7, #4]
 581 002a 4FF00202 		mov	r2, #2
 582 002e 9A60     		str	r2, [r3, #8]
 498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Initialize the I2S_CPOL member */
 500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 583              		.loc 1 500 0
 584 0030 7B68     		ldr	r3, [r7, #4]
 585 0032 4FF00002 		mov	r2, #0
 586 0036 9A81     		strh	r2, [r3, #12]	@ movhi
 501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 587              		.loc 1 501 0
 588 0038 07F10C07 		add	r7, r7, #12
 589 003c BD46     		mov	sp, r7
 590 003e 80BC     		pop	{r7}
 591 0040 7047     		bx	lr
 592              		.cfi_endproc
 593              	.LFE114:
 595 0042 00BF     		.section	.text.SPI_Cmd,"ax",%progbits
 596              		.align	2
 597              		.global	SPI_Cmd
 598              		.thumb
 599              		.thumb_func
 601              	SPI_Cmd:
 602              	.LFB115:
 502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI peripheral.
 505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx peripheral. 
 507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 603              		.loc 1 511 0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 8
 606              		@ frame_needed = 1, uses_anonymous_args = 0
 607              		@ link register save eliminated.
 608 0000 80B4     		push	{r7}
 609              	.LCFI15:
 610              		.cfi_def_cfa_offset 4
 611              		.cfi_offset 7, -4
 612 0002 83B0     		sub	sp, sp, #12
 613              	.LCFI16:
 614              		.cfi_def_cfa_offset 16
 615 0004 00AF     		add	r7, sp, #0
 616              	.LCFI17:
 617              		.cfi_def_cfa_register 7
 618 0006 7860     		str	r0, [r7, #4]
 619 0008 0B46     		mov	r3, r1
 620 000a FB70     		strb	r3, [r7, #3]
 512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 621              		.loc 1 515 0
 622 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 623 000e 002B     		cmp	r3, #0
 624 0010 08D0     		beq	.L19
 516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable the selected SPI peripheral */
 518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_CR1_SPE;
 625              		.loc 1 518 0
 626 0012 7B68     		ldr	r3, [r7, #4]
 627 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 628 0016 9BB2     		uxth	r3, r3
 629 0018 43F04003 		orr	r3, r3, #64
 630 001c 9AB2     		uxth	r2, r3
 631 001e 7B68     		ldr	r3, [r7, #4]
 632 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 633 0022 07E0     		b	.L18
 634              	.L19:
 519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Disable the selected SPI peripheral */
 523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 635              		.loc 1 523 0
 636 0024 7B68     		ldr	r3, [r7, #4]
 637 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 638 0028 9BB2     		uxth	r3, r3
 639 002a 23F04003 		bic	r3, r3, #64
 640 002e 9AB2     		uxth	r2, r3
 641 0030 7B68     		ldr	r3, [r7, #4]
 642 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 643              	.L18:
 524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 644              		.loc 1 525 0
 645 0034 07F10C07 		add	r7, r7, #12
 646 0038 BD46     		mov	sp, r7
 647 003a 80BC     		pop	{r7}
 648 003c 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE115:
 652 003e 00BF     		.section	.text.I2S_Cmd,"ax",%progbits
 653              		.align	2
 654              		.global	I2S_Cmd
 655              		.thumb
 656              		.thumb_func
 658              	I2S_Cmd:
 659              	.LFB116:
 526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI peripheral (in I2S mode).
 529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 2 or 3 to select the SPI peripheral (or I2Sxext 
 530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         for full duplex mode).
 531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx peripheral. 
 532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         This parameter can be: ENABLE or DISABLE.
 533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 660              		.loc 1 536 0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 8
 663              		@ frame_needed = 1, uses_anonymous_args = 0
 664              		@ link register save eliminated.
 665 0000 80B4     		push	{r7}
 666              	.LCFI18:
 667              		.cfi_def_cfa_offset 4
 668              		.cfi_offset 7, -4
 669 0002 83B0     		sub	sp, sp, #12
 670              	.LCFI19:
 671              		.cfi_def_cfa_offset 16
 672 0004 00AF     		add	r7, sp, #0
 673              	.LCFI20:
 674              		.cfi_def_cfa_register 7
 675 0006 7860     		str	r0, [r7, #4]
 676 0008 0B46     		mov	r3, r1
 677 000a FB70     		strb	r3, [r7, #3]
 537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
 539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 678              		.loc 1 541 0
 679 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 680 000e 002B     		cmp	r3, #0
 681 0010 08D0     		beq	.L22
 542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable the selected SPI peripheral (in I2S mode) */
 544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 682              		.loc 1 544 0
 683 0012 7B68     		ldr	r3, [r7, #4]
 684 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 685 0016 9BB2     		uxth	r3, r3
 686 0018 43F48063 		orr	r3, r3, #1024
 687 001c 9AB2     		uxth	r2, r3
 688 001e 7B68     		ldr	r3, [r7, #4]
 689 0020 9A83     		strh	r2, [r3, #28]	@ movhi
 690 0022 07E0     		b	.L21
 691              	.L22:
 545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Disable the selected SPI peripheral in I2S mode */
 549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 692              		.loc 1 549 0
 693 0024 7B68     		ldr	r3, [r7, #4]
 694 0026 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 695 0028 9BB2     		uxth	r3, r3
 696 002a 23F48063 		bic	r3, r3, #1024
 697 002e 9AB2     		uxth	r2, r3
 698 0030 7B68     		ldr	r3, [r7, #4]
 699 0032 9A83     		strh	r2, [r3, #28]	@ movhi
 700              	.L21:
 550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 701              		.loc 1 551 0
 702 0034 07F10C07 		add	r7, r7, #12
 703 0038 BD46     		mov	sp, r7
 704 003a 80BC     		pop	{r7}
 705 003c 7047     		bx	lr
 706              		.cfi_endproc
 707              	.LFE116:
 709 003e 00BF     		.section	.text.SPI_DataSizeConfig,"ax",%progbits
 710              		.align	2
 711              		.global	SPI_DataSizeConfig
 712              		.thumb
 713              		.thumb_func
 715              	SPI_DataSizeConfig:
 716              	.LFB117:
 552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Configures the data size for the selected SPI.
 555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_DataSize: specifies the SPI data size.
 557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_DataSize_16b: Set data frame format to 16bit
 559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_DataSize_8b: Set data frame format to 8bit
 560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
 563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 717              		.loc 1 563 0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 8
 720              		@ frame_needed = 1, uses_anonymous_args = 0
 721              		@ link register save eliminated.
 722 0000 80B4     		push	{r7}
 723              	.LCFI21:
 724              		.cfi_def_cfa_offset 4
 725              		.cfi_offset 7, -4
 726 0002 83B0     		sub	sp, sp, #12
 727              	.LCFI22:
 728              		.cfi_def_cfa_offset 16
 729 0004 00AF     		add	r7, sp, #0
 730              	.LCFI23:
 731              		.cfi_def_cfa_register 7
 732 0006 7860     		str	r0, [r7, #4]
 733 0008 0B46     		mov	r3, r1
 734 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DATASIZE(SPI_DataSize));
 567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Clear DFF bit */
 568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 735              		.loc 1 568 0
 736 000c 7B68     		ldr	r3, [r7, #4]
 737 000e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 738 0010 9BB2     		uxth	r3, r3
 739 0012 23F40063 		bic	r3, r3, #2048
 740 0016 9AB2     		uxth	r2, r3
 741 0018 7B68     		ldr	r3, [r7, #4]
 742 001a 1A80     		strh	r2, [r3, #0]	@ movhi
 569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set new DFF bit value */
 570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->CR1 |= SPI_DataSize;
 743              		.loc 1 570 0
 744 001c 7B68     		ldr	r3, [r7, #4]
 745 001e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 746 0020 9AB2     		uxth	r2, r3
 747 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 748 0024 1343     		orrs	r3, r3, r2
 749 0026 9AB2     		uxth	r2, r3
 750 0028 7B68     		ldr	r3, [r7, #4]
 751 002a 1A80     		strh	r2, [r3, #0]	@ movhi
 571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 752              		.loc 1 571 0
 753 002c 07F10C07 		add	r7, r7, #12
 754 0030 BD46     		mov	sp, r7
 755 0032 80BC     		pop	{r7}
 756 0034 7047     		bx	lr
 757              		.cfi_endproc
 758              	.LFE117:
 760 0036 00BF     		.section	.text.SPI_BiDirectionalLineConfig,"ax",%progbits
 761              		.align	2
 762              		.global	SPI_BiDirectionalLineConfig
 763              		.thumb
 764              		.thumb_func
 766              	SPI_BiDirectionalLineConfig:
 767              	.LFB118:
 572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Selects the data transfer direction in bidirectional mode for the specified SPI.
 575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_Direction: specifies the data transfer direction in bidirectional mode. 
 577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_Direction_Tx: Selects Tx transmission direction
 579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_Direction_Rx: Selects Rx receive direction
 580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
 583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 768              		.loc 1 583 0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 8
 771              		@ frame_needed = 1, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 773 0000 80B4     		push	{r7}
 774              	.LCFI24:
 775              		.cfi_def_cfa_offset 4
 776              		.cfi_offset 7, -4
 777 0002 83B0     		sub	sp, sp, #12
 778              	.LCFI25:
 779              		.cfi_def_cfa_offset 16
 780 0004 00AF     		add	r7, sp, #0
 781              	.LCFI26:
 782              		.cfi_def_cfa_register 7
 783 0006 7860     		str	r0, [r7, #4]
 784 0008 0B46     		mov	r3, r1
 785 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_DIRECTION(SPI_Direction));
 587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (SPI_Direction == SPI_Direction_Tx)
 786              		.loc 1 587 0
 787 000c 7B88     		ldrh	r3, [r7, #2]
 788 000e B3F5804F 		cmp	r3, #16384
 789 0012 08D1     		bne	.L26
 588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Set the Tx only mode */
 590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_Direction_Tx;
 790              		.loc 1 590 0
 791 0014 7B68     		ldr	r3, [r7, #4]
 792 0016 1B88     		ldrh	r3, [r3, #0]	@ movhi
 793 0018 9BB2     		uxth	r3, r3
 794 001a 43F48043 		orr	r3, r3, #16384
 795 001e 9AB2     		uxth	r2, r3
 796 0020 7B68     		ldr	r3, [r7, #4]
 797 0022 1A80     		strh	r2, [r3, #0]	@ movhi
 798 0024 07E0     		b	.L25
 799              	.L26:
 591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Set the Rx only mode */
 595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR1 &= SPI_Direction_Rx;
 800              		.loc 1 595 0
 801 0026 7B68     		ldr	r3, [r7, #4]
 802 0028 1B88     		ldrh	r3, [r3, #0]	@ movhi
 803 002a 9BB2     		uxth	r3, r3
 804 002c 23F48043 		bic	r3, r3, #16384
 805 0030 9AB2     		uxth	r2, r3
 806 0032 7B68     		ldr	r3, [r7, #4]
 807 0034 1A80     		strh	r2, [r3, #0]	@ movhi
 808              	.L25:
 596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 809              		.loc 1 597 0
 810 0036 07F10C07 		add	r7, r7, #12
 811 003a BD46     		mov	sp, r7
 812 003c 80BC     		pop	{r7}
 813 003e 7047     		bx	lr
 814              		.cfi_endproc
 815              	.LFE118:
 817              		.section	.text.SPI_NSSInternalSoftwareConfig,"ax",%progbits
 818              		.align	2
 819              		.global	SPI_NSSInternalSoftwareConfig
 820              		.thumb
 821              		.thumb_func
 823              	SPI_NSSInternalSoftwareConfig:
 824              	.LFB119:
 598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Configures internally by software the NSS pin for the selected SPI.
 601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_NSSInternalSoft: specifies the SPI NSS internal state.
 603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_NSSInternalSoft_Set: Set NSS pin internally
 605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally
 606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
 609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 825              		.loc 1 609 0
 826              		.cfi_startproc
 827              		@ args = 0, pretend = 0, frame = 8
 828              		@ frame_needed = 1, uses_anonymous_args = 0
 829              		@ link register save eliminated.
 830 0000 80B4     		push	{r7}
 831              	.LCFI27:
 832              		.cfi_def_cfa_offset 4
 833              		.cfi_offset 7, -4
 834 0002 83B0     		sub	sp, sp, #12
 835              	.LCFI28:
 836              		.cfi_def_cfa_offset 16
 837 0004 00AF     		add	r7, sp, #0
 838              	.LCFI29:
 839              		.cfi_def_cfa_register 7
 840 0006 7860     		str	r0, [r7, #4]
 841 0008 0B46     		mov	r3, r1
 842 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
 613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 843              		.loc 1 613 0
 844 000c 7A88     		ldrh	r2, [r7, #2]
 845 000e 4FF6FF63 		movw	r3, #65279
 846 0012 9A42     		cmp	r2, r3
 847 0014 08D0     		beq	.L29
 614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Set NSS pin internally by software */
 616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 848              		.loc 1 616 0
 849 0016 7B68     		ldr	r3, [r7, #4]
 850 0018 1B88     		ldrh	r3, [r3, #0]	@ movhi
 851 001a 9BB2     		uxth	r3, r3
 852 001c 43F48073 		orr	r3, r3, #256
 853 0020 9AB2     		uxth	r2, r3
 854 0022 7B68     		ldr	r3, [r7, #4]
 855 0024 1A80     		strh	r2, [r3, #0]	@ movhi
 856 0026 07E0     		b	.L28
 857              	.L29:
 617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Reset NSS pin internally by software */
 621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 858              		.loc 1 621 0
 859 0028 7B68     		ldr	r3, [r7, #4]
 860 002a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 861 002c 9BB2     		uxth	r3, r3
 862 002e 23F48073 		bic	r3, r3, #256
 863 0032 9AB2     		uxth	r2, r3
 864 0034 7B68     		ldr	r3, [r7, #4]
 865 0036 1A80     		strh	r2, [r3, #0]	@ movhi
 866              	.L28:
 622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 867              		.loc 1 623 0
 868 0038 07F10C07 		add	r7, r7, #12
 869 003c BD46     		mov	sp, r7
 870 003e 80BC     		pop	{r7}
 871 0040 7047     		bx	lr
 872              		.cfi_endproc
 873              	.LFE119:
 875 0042 00BF     		.section	.text.SPI_SSOutputCmd,"ax",%progbits
 876              		.align	2
 877              		.global	SPI_SSOutputCmd
 878              		.thumb
 879              		.thumb_func
 881              	SPI_SSOutputCmd:
 882              	.LFB120:
 624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SS output for the selected SPI.
 627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx SS output. 
 629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 883              		.loc 1 633 0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 8
 886              		@ frame_needed = 1, uses_anonymous_args = 0
 887              		@ link register save eliminated.
 888 0000 80B4     		push	{r7}
 889              	.LCFI30:
 890              		.cfi_def_cfa_offset 4
 891              		.cfi_offset 7, -4
 892 0002 83B0     		sub	sp, sp, #12
 893              	.LCFI31:
 894              		.cfi_def_cfa_offset 16
 895 0004 00AF     		add	r7, sp, #0
 896              	.LCFI32:
 897              		.cfi_def_cfa_register 7
 898 0006 7860     		str	r0, [r7, #4]
 899 0008 0B46     		mov	r3, r1
 900 000a FB70     		strb	r3, [r7, #3]
 634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 901              		.loc 1 637 0
 902 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 903 000e 002B     		cmp	r3, #0
 904 0010 08D0     		beq	.L32
 638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable the selected SPI SS output */
 640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 905              		.loc 1 640 0
 906 0012 7B68     		ldr	r3, [r7, #4]
 907 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 908 0016 9BB2     		uxth	r3, r3
 909 0018 43F00403 		orr	r3, r3, #4
 910 001c 9AB2     		uxth	r2, r3
 911 001e 7B68     		ldr	r3, [r7, #4]
 912 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 913 0022 07E0     		b	.L31
 914              	.L32:
 641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Disable the selected SPI SS output */
 645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 915              		.loc 1 645 0
 916 0024 7B68     		ldr	r3, [r7, #4]
 917 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 918 0028 9BB2     		uxth	r3, r3
 919 002a 23F00403 		bic	r3, r3, #4
 920 002e 9AB2     		uxth	r2, r3
 921 0030 7B68     		ldr	r3, [r7, #4]
 922 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 923              	.L31:
 646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 924              		.loc 1 647 0
 925 0034 07F10C07 		add	r7, r7, #12
 926 0038 BD46     		mov	sp, r7
 927 003a 80BC     		pop	{r7}
 928 003c 7047     		bx	lr
 929              		.cfi_endproc
 930              	.LFE120:
 932 003e 00BF     		.section	.text.SPI_TIModeCmd,"ax",%progbits
 933              		.align	2
 934              		.global	SPI_TIModeCmd
 935              		.thumb
 936              		.thumb_func
 938              	SPI_TIModeCmd:
 939              	.LFB121:
 648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SPIx/I2Sx DMA interface.
 651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *   
 652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   This function can be called only after the SPI_Init() function has 
 653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         been called. 
 654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   When TI mode is selected, the control bits SSM, SSI, CPOL and CPHA 
 655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         are not taken into consideration and are configured by hardware
 656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         respectively to the TI mode requirements.  
 657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * 
 658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 
 659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the selected SPI TI communication mode.
 660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
 664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 940              		.loc 1 664 0
 941              		.cfi_startproc
 942              		@ args = 0, pretend = 0, frame = 8
 943              		@ frame_needed = 1, uses_anonymous_args = 0
 944              		@ link register save eliminated.
 945 0000 80B4     		push	{r7}
 946              	.LCFI33:
 947              		.cfi_def_cfa_offset 4
 948              		.cfi_offset 7, -4
 949 0002 83B0     		sub	sp, sp, #12
 950              	.LCFI34:
 951              		.cfi_def_cfa_offset 16
 952 0004 00AF     		add	r7, sp, #0
 953              	.LCFI35:
 954              		.cfi_def_cfa_register 7
 955 0006 7860     		str	r0, [r7, #4]
 956 0008 0B46     		mov	r3, r1
 957 000a FB70     		strb	r3, [r7, #3]
 665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 958              		.loc 1 669 0
 959 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 960 000e 002B     		cmp	r3, #0
 961 0010 08D0     		beq	.L35
 670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable the TI mode for the selected SPI peripheral */
 672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR2 |= SPI_CR2_FRF;
 962              		.loc 1 672 0
 963 0012 7B68     		ldr	r3, [r7, #4]
 964 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 965 0016 9BB2     		uxth	r3, r3
 966 0018 43F01003 		orr	r3, r3, #16
 967 001c 9AB2     		uxth	r2, r3
 968 001e 7B68     		ldr	r3, [r7, #4]
 969 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 970 0022 07E0     		b	.L34
 971              	.L35:
 673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Disable the TI mode for the selected SPI peripheral */
 677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~SPI_CR2_FRF;
 972              		.loc 1 677 0
 973 0024 7B68     		ldr	r3, [r7, #4]
 974 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 975 0028 9BB2     		uxth	r3, r3
 976 002a 23F01003 		bic	r3, r3, #16
 977 002e 9AB2     		uxth	r2, r3
 978 0030 7B68     		ldr	r3, [r7, #4]
 979 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 980              	.L34:
 678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 981              		.loc 1 679 0
 982 0034 07F10C07 		add	r7, r7, #12
 983 0038 BD46     		mov	sp, r7
 984 003a 80BC     		pop	{r7}
 985 003c 7047     		bx	lr
 986              		.cfi_endproc
 987              	.LFE121:
 989 003e 00BF     		.section	.text.I2S_FullDuplexConfig,"ax",%progbits
 990              		.align	2
 991              		.global	I2S_FullDuplexConfig
 992              		.thumb
 993              		.thumb_func
 995              	I2S_FullDuplexConfig:
 996              	.LFB122:
 680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Configures the full duplex mode for the I2Sx peripheral using its
 683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         extension I2Sxext according to the specified parameters in the 
 684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         I2S_InitStruct.
 685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  I2Sxext: where x can be  2 or 3 to select the I2S peripheral extension block.
 686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  I2S_InitStruct: pointer to an I2S_InitTypeDef structure that
 687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         contains the configuration information for the specified I2S peripheral
 688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         extension.
 689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * 
 690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   The structure pointed by I2S_InitStruct parameter should be the same
 691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         used for the master I2S peripheral. In this case, if the master is 
 692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         configured as transmitter, the slave will be receiver and vice versa.
 693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         Or you can force a different mode by modifying the field I2S_Mode to the
 694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         value I2S_SlaveRx or I2S_SlaveTx indepedently of the master configuration.    
 695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         
 696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   The I2S full duplex extension can be configured in slave mode only.    
 697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *  
 698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
 701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 997              		.loc 1 701 0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 16
 1000              		@ frame_needed = 1, uses_anonymous_args = 0
 1001              		@ link register save eliminated.
 1002 0000 80B4     		push	{r7}
 1003              	.LCFI36:
 1004              		.cfi_def_cfa_offset 4
 1005              		.cfi_offset 7, -4
 1006 0002 85B0     		sub	sp, sp, #20
 1007              	.LCFI37:
 1008              		.cfi_def_cfa_offset 24
 1009 0004 00AF     		add	r7, sp, #0
 1010              	.LCFI38:
 1011              		.cfi_def_cfa_register 7
 1012 0006 7860     		str	r0, [r7, #4]
 1013 0008 3960     		str	r1, [r7, #0]
 702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint16_t tmpreg = 0, tmp = 0;
 1014              		.loc 1 702 0
 1015 000a 4FF00003 		mov	r3, #0
 1016 000e BB81     		strh	r3, [r7, #12]	@ movhi
 1017 0010 4FF00003 		mov	r3, #0
 1018 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the I2S parameters */
 705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_EXT_PERIPH(I2Sxext));
 706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_MODE(I2S_InitStruct->I2S_Mode));
 707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_STANDARD(I2S_InitStruct->I2S_Standard));
 708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
 709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  
 710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
 712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
 713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 1019              		.loc 1 713 0
 1020 0016 7B68     		ldr	r3, [r7, #4]
 1021 0018 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1022 001a 9BB2     		uxth	r3, r3
 1023 001c 23F47A63 		bic	r3, r3, #4000
 1024 0020 23F01F03 		bic	r3, r3, #31
 1025 0024 9AB2     		uxth	r2, r3
 1026 0026 7B68     		ldr	r3, [r7, #4]
 1027 0028 9A83     		strh	r2, [r3, #28]	@ movhi
 714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2Sxext->I2SPR = 0x0002;
 1028              		.loc 1 714 0
 1029 002a 7B68     		ldr	r3, [r7, #4]
 1030 002c 4FF00202 		mov	r2, #2
 1031 0030 1A84     		strh	r2, [r3, #32]	@ movhi
 715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the I2SCFGR register value */
 717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg = I2Sxext->I2SCFGR;
 1032              		.loc 1 717 0
 1033 0032 7B68     		ldr	r3, [r7, #4]
 1034 0034 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1035 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the mode to be configured for the extended I2S */
 720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_Slav
 1036              		.loc 1 720 0
 1037 0038 3B68     		ldr	r3, [r7, #0]
 1038 003a 1B88     		ldrh	r3, [r3, #0]
 1039 003c B3F5007F 		cmp	r3, #512
 1040 0040 03D0     		beq	.L38
 1041              		.loc 1 720 0 is_stmt 0 discriminator 1
 1042 0042 3B68     		ldr	r3, [r7, #0]
 1043 0044 1B88     		ldrh	r3, [r3, #0]
 1044 0046 002B     		cmp	r3, #0
 1045 0048 03D1     		bne	.L39
 1046              	.L38:
 721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     tmp = I2S_Mode_SlaveRx;
 1047              		.loc 1 722 0 is_stmt 1
 1048 004a 4FF48073 		mov	r3, #256
 1049 004e FB81     		strh	r3, [r7, #14]	@ movhi
 1050 0050 0CE0     		b	.L40
 1051              	.L39:
 723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterRx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_Sl
 1052              		.loc 1 726 0
 1053 0052 3B68     		ldr	r3, [r7, #0]
 1054 0054 1B88     		ldrh	r3, [r3, #0]
 1055 0056 B3F5407F 		cmp	r3, #768
 1056 005a 04D0     		beq	.L41
 1057              		.loc 1 726 0 is_stmt 0 discriminator 1
 1058 005c 3B68     		ldr	r3, [r7, #0]
 1059 005e 1B88     		ldrh	r3, [r3, #0]
 1060 0060 B3F5807F 		cmp	r3, #256
 1061 0064 02D1     		bne	.L40
 1062              	.L41:
 727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     {
 728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       tmp = I2S_Mode_SlaveTx;
 1063              		.loc 1 728 0 is_stmt 1
 1064 0066 4FF00003 		mov	r3, #0
 1065 006a FB81     		strh	r3, [r7, #14]	@ movhi
 1066              	.L40:
 729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     }
 730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  
 733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Configure the I2S with the SPI_InitStruct values */
 734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 1067              		.loc 1 735 0
 1068 006c 3B68     		ldr	r3, [r7, #0]
 1069 006e 5A88     		ldrh	r2, [r3, #2]
 1070 0070 3B68     		ldr	r3, [r7, #0]
 1071 0072 9988     		ldrh	r1, [r3, #4]
 736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   (uint16_t)I2S_InitStruct->I2S_CPOL))));
 1072              		.loc 1 736 0
 1073 0074 3B68     		ldr	r3, [r7, #0]
 1074 0076 9B89     		ldrh	r3, [r3, #12]
 735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                   (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataForm
 1075              		.loc 1 735 0
 1076 0078 0B43     		orrs	r3, r3, r1
 1077 007a 9BB2     		uxth	r3, r3
 1078 007c 1343     		orrs	r3, r3, r2
 1079 007e 9AB2     		uxth	r2, r3
 734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 1080              		.loc 1 734 0
 1081 0080 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1082 0082 1343     		orrs	r3, r3, r2
 1083 0084 9AB2     		uxth	r2, r3
 1084 0086 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1085 0088 1343     		orrs	r3, r3, r2
 1086 008a 9BB2     		uxth	r3, r3
 1087 008c 43F40063 		orr	r3, r3, #2048
 1088 0090 BB81     		strh	r3, [r7, #12]	@ movhi
 737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  
 738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Write to SPIx I2SCFGR */  
 739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   I2Sxext->I2SCFGR = tmpreg;
 1089              		.loc 1 739 0
 1090 0092 7B68     		ldr	r3, [r7, #4]
 1091 0094 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1092 0096 9A83     		strh	r2, [r3, #28]	@ movhi
 740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1093              		.loc 1 740 0
 1094 0098 07F11407 		add	r7, r7, #20
 1095 009c BD46     		mov	sp, r7
 1096 009e 80BC     		pop	{r7}
 1097 00a0 7047     		bx	lr
 1098              		.cfi_endproc
 1099              	.LFE122:
 1101 00a2 00BF     		.section	.text.SPI_I2S_ReceiveData,"ax",%progbits
 1102              		.align	2
 1103              		.global	SPI_I2S_ReceiveData
 1104              		.thumb
 1105              		.thumb_func
 1107              	SPI_I2S_ReceiveData:
 1108              	.LFB123:
 741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @}
 744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group2 Data transfers functions
 747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  *  @brief   Data transfers functions
 748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  *
 749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @verbatim   
 750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================
 751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                          Data transfers functions
 752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================  
 753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   This section provides a set of functions allowing to manage the SPI data transfers
 755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   In reception, data are received and then stored into an internal Rx buffer while 
 757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   In transmission, data are first stored into an internal Tx buffer before being 
 758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   transmitted.
 759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   The read access of the SPI_DR register can be done using the SPI_I2S_ReceiveData()
 761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   function and returns the Rx buffered value. Whereas a write access to the SPI_DR 
 762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   can be done using SPI_I2S_SendData() function and stores the written data into 
 763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   Tx buffer.
 764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @endverbatim
 766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @{
 767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Returns the most recent received data by the SPIx/I2Sx peripheral. 
 771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
 772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
 773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval The value of the received data.
 774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
 776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1109              		.loc 1 776 0
 1110              		.cfi_startproc
 1111              		@ args = 0, pretend = 0, frame = 8
 1112              		@ frame_needed = 1, uses_anonymous_args = 0
 1113              		@ link register save eliminated.
 1114 0000 80B4     		push	{r7}
 1115              	.LCFI39:
 1116              		.cfi_def_cfa_offset 4
 1117              		.cfi_offset 7, -4
 1118 0002 83B0     		sub	sp, sp, #12
 1119              	.LCFI40:
 1120              		.cfi_def_cfa_offset 16
 1121 0004 00AF     		add	r7, sp, #0
 1122              	.LCFI41:
 1123              		.cfi_def_cfa_register 7
 1124 0006 7860     		str	r0, [r7, #4]
 777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Return the data in the DR register */
 781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   return SPIx->DR;
 1125              		.loc 1 781 0
 1126 0008 7B68     		ldr	r3, [r7, #4]
 1127 000a 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1128 000c 9BB2     		uxth	r3, r3
 782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1129              		.loc 1 782 0
 1130 000e 1846     		mov	r0, r3
 1131 0010 07F10C07 		add	r7, r7, #12
 1132 0014 BD46     		mov	sp, r7
 1133 0016 80BC     		pop	{r7}
 1134 0018 7047     		bx	lr
 1135              		.cfi_endproc
 1136              	.LFE123:
 1138 001a 00BF     		.section	.text.SPI_I2S_SendData,"ax",%progbits
 1139              		.align	2
 1140              		.global	SPI_I2S_SendData
 1141              		.thumb
 1142              		.thumb_func
 1144              	SPI_I2S_SendData:
 1145              	.LFB124:
 783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Transmits a Data through the SPIx/I2Sx peripheral.
 786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
 787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
 788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  Data: Data to be transmitted.
 789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 790:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 791:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
 792:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1146              		.loc 1 792 0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 8
 1149              		@ frame_needed = 1, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 1151 0000 80B4     		push	{r7}
 1152              	.LCFI42:
 1153              		.cfi_def_cfa_offset 4
 1154              		.cfi_offset 7, -4
 1155 0002 83B0     		sub	sp, sp, #12
 1156              	.LCFI43:
 1157              		.cfi_def_cfa_offset 16
 1158 0004 00AF     		add	r7, sp, #0
 1159              	.LCFI44:
 1160              		.cfi_def_cfa_register 7
 1161 0006 7860     		str	r0, [r7, #4]
 1162 0008 0B46     		mov	r3, r1
 1163 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 793:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 794:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 795:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Write in the DR register the data to be sent */
 797:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->DR = Data;
 1164              		.loc 1 797 0
 1165 000c 7B68     		ldr	r3, [r7, #4]
 1166 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1167 0010 9A81     		strh	r2, [r3, #12]	@ movhi
 798:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1168              		.loc 1 798 0
 1169 0012 07F10C07 		add	r7, r7, #12
 1170 0016 BD46     		mov	sp, r7
 1171 0018 80BC     		pop	{r7}
 1172 001a 7047     		bx	lr
 1173              		.cfi_endproc
 1174              	.LFE124:
 1176              		.section	.text.SPI_CalculateCRC,"ax",%progbits
 1177              		.align	2
 1178              		.global	SPI_CalculateCRC
 1179              		.thumb
 1180              		.thumb_func
 1182              	SPI_CalculateCRC:
 1183              	.LFB125:
 799:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 800:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 801:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @}
 802:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 804:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group3 Hardware CRC Calculation functions
 805:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  *  @brief   Hardware CRC Calculation functions
 806:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  *
 807:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @verbatim   
 808:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================
 809:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                          Hardware CRC Calculation functions
 810:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================  
 811:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 812:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   This section provides a set of functions allowing to manage the SPI CRC hardware 
 813:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   calculation
 814:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 815:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPI communication using CRC is possible through the following procedure:
 816:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      1. Program the Data direction, Polarity, Phase, First Data, Baud Rate Prescaler, 
 817:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         Slave Management, Peripheral Mode and CRC Polynomial values using the SPI_Init()
 818:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         function.
 819:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      2. Enable the CRC calculation using the SPI_CalculateCRC() function.
 820:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      3. Enable the SPI using the SPI_Cmd() function
 821:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      4. Before writing the last data to the TX buffer, set the CRCNext bit using the 
 822:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       SPI_TransmitCRC() function to indicate that after transmission of the last 
 823:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       data, the CRC should be transmitted.
 824:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      5. After transmitting the last data, the SPI transmits the CRC. The SPI_CR1_CRCNEXT
 825:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         bit is reset. The CRC is also received and compared against the SPI_RXCRCR 
 826:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         value. 
 827:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         If the value does not match, the SPI_FLAG_CRCERR flag is set and an interrupt
 828:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         can be generated when the SPI_I2S_IT_ERR interrupt is enabled.
 829:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 830:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note It is advised not to read the calculated CRC values during the communication.
 831:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 832:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note When the SPI is in slave mode, be careful to enable CRC calculation only 
 833:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       when the clock is stable, that is, when the clock is in the steady state. 
 834:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       If not, a wrong CRC calculation may be done. In fact, the CRC is sensitive 
 835:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       to the SCK slave input clock as soon as CRCEN is set, and this, whatever 
 836:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       the value of the SPE bit.
 837:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 838:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note With high bitrate frequencies, be careful when transmitting the CRC.
 839:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       As the number of used CPU cycles has to be as low as possible in the CRC 
 840:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       transfer phase, it is forbidden to call software functions in the CRC 
 841:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       transmission sequence to avoid errors in the last data and CRC reception. 
 842:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       In fact, CRCNEXT bit has to be written before the end of the transmission/reception 
 843:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       of the last data.
 844:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 845:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note For high bit rate frequencies, it is advised to use the DMA mode to avoid the
 846:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       degradation of the SPI speed performance due to CPU accesses impacting the 
 847:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       SPI bandwidth.
 848:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 849:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note When the STM32F4xx is configured as slave and the NSS hardware mode is 
 850:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       used, the NSS pin needs to be kept low between the data phase and the CRC 
 851:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       phase.
 852:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 853:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note When the SPI is configured in slave mode with the CRC feature enabled, CRC
 854:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       calculation takes place even if a high level is applied on the NSS pin. 
 855:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       This may happen for example in case of a multi-slave environment where the 
 856:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       communication master addresses slaves alternately.
 857:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 858:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note Between a slave de-selection (high level on NSS) and a new slave selection 
 859:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       (low level on NSS), the CRC value should be cleared on both master and slave
 860:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       sides in order to resynchronize the master and slave for their respective 
 861:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       CRC calculation.
 862:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 863:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note To clear the CRC, follow the procedure below:
 864:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         1. Disable SPI using the SPI_Cmd() function
 865:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         2. Disable the CRC calculation using the SPI_CalculateCRC() function.
 866:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         3. Enable the CRC calculation using the SPI_CalculateCRC() function.
 867:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****         4. Enable SPI using the SPI_Cmd() function.
 868:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 869:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @endverbatim
 870:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @{
 871:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 872:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 873:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 874:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the CRC value calculation of the transferred bytes.
 875:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 876:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the SPIx CRC value calculation.
 877:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 878:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 879:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 880:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
 881:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1184              		.loc 1 881 0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 8
 1187              		@ frame_needed = 1, uses_anonymous_args = 0
 1188              		@ link register save eliminated.
 1189 0000 80B4     		push	{r7}
 1190              	.LCFI45:
 1191              		.cfi_def_cfa_offset 4
 1192              		.cfi_offset 7, -4
 1193 0002 83B0     		sub	sp, sp, #12
 1194              	.LCFI46:
 1195              		.cfi_def_cfa_offset 16
 1196 0004 00AF     		add	r7, sp, #0
 1197              	.LCFI47:
 1198              		.cfi_def_cfa_register 7
 1199 0006 7860     		str	r0, [r7, #4]
 1200 0008 0B46     		mov	r3, r1
 1201 000a FB70     		strb	r3, [r7, #3]
 882:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 883:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 884:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 885:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1202              		.loc 1 885 0
 1203 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1204 000e 002B     		cmp	r3, #0
 1205 0010 08D0     		beq	.L45
 886:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 887:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable the selected SPI CRC calculation */
 888:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR1 |= SPI_CR1_CRCEN;
 1206              		.loc 1 888 0
 1207 0012 7B68     		ldr	r3, [r7, #4]
 1208 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1209 0016 9BB2     		uxth	r3, r3
 1210 0018 43F40053 		orr	r3, r3, #8192
 1211 001c 9AB2     		uxth	r2, r3
 1212 001e 7B68     		ldr	r3, [r7, #4]
 1213 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 1214 0022 07E0     		b	.L44
 1215              	.L45:
 889:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 890:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 891:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 892:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Disable the selected SPI CRC calculation */
 893:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 1216              		.loc 1 893 0
 1217 0024 7B68     		ldr	r3, [r7, #4]
 1218 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1219 0028 9BB2     		uxth	r3, r3
 1220 002a 23F40053 		bic	r3, r3, #8192
 1221 002e 9AB2     		uxth	r2, r3
 1222 0030 7B68     		ldr	r3, [r7, #4]
 1223 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 1224              	.L44:
 894:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 895:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1225              		.loc 1 895 0
 1226 0034 07F10C07 		add	r7, r7, #12
 1227 0038 BD46     		mov	sp, r7
 1228 003a 80BC     		pop	{r7}
 1229 003c 7047     		bx	lr
 1230              		.cfi_endproc
 1231              	.LFE125:
 1233 003e 00BF     		.section	.text.SPI_TransmitCRC,"ax",%progbits
 1234              		.align	2
 1235              		.global	SPI_TransmitCRC
 1236              		.thumb
 1237              		.thumb_func
 1239              	SPI_TransmitCRC:
 1240              	.LFB126:
 896:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 897:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 898:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Transmit the SPIx CRC value.
 899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 900:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 901:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 902:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_TransmitCRC(SPI_TypeDef* SPIx)
 903:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1241              		.loc 1 903 0
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 8
 1244              		@ frame_needed = 1, uses_anonymous_args = 0
 1245              		@ link register save eliminated.
 1246 0000 80B4     		push	{r7}
 1247              	.LCFI48:
 1248              		.cfi_def_cfa_offset 4
 1249              		.cfi_offset 7, -4
 1250 0002 83B0     		sub	sp, sp, #12
 1251              	.LCFI49:
 1252              		.cfi_def_cfa_offset 16
 1253 0004 00AF     		add	r7, sp, #0
 1254              	.LCFI50:
 1255              		.cfi_def_cfa_register 7
 1256 0006 7860     		str	r0, [r7, #4]
 904:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 905:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 906:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 907:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Enable the selected SPI CRC transmission */
 908:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->CR1 |= SPI_CR1_CRCNEXT;
 1257              		.loc 1 908 0
 1258 0008 7B68     		ldr	r3, [r7, #4]
 1259 000a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1260 000c 9BB2     		uxth	r3, r3
 1261 000e 43F48053 		orr	r3, r3, #4096
 1262 0012 9AB2     		uxth	r2, r3
 1263 0014 7B68     		ldr	r3, [r7, #4]
 1264 0016 1A80     		strh	r2, [r3, #0]	@ movhi
 909:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1265              		.loc 1 909 0
 1266 0018 07F10C07 		add	r7, r7, #12
 1267 001c BD46     		mov	sp, r7
 1268 001e 80BC     		pop	{r7}
 1269 0020 7047     		bx	lr
 1270              		.cfi_endproc
 1271              	.LFE126:
 1273 0022 00BF     		.section	.text.SPI_GetCRC,"ax",%progbits
 1274              		.align	2
 1275              		.global	SPI_GetCRC
 1276              		.thumb
 1277              		.thumb_func
 1279              	SPI_GetCRC:
 1280              	.LFB127:
 910:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 911:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 912:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Returns the transmit or the receive CRC register value for the specified SPI.
 913:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 914:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_CRC: specifies the CRC register to be read.
 915:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
 916:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_CRC_Tx: Selects Tx CRC register
 917:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_CRC_Rx: Selects Rx CRC register
 918:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval The selected CRC register value..
 919:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 920:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
 921:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1281              		.loc 1 921 0
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 16
 1284              		@ frame_needed = 1, uses_anonymous_args = 0
 1285              		@ link register save eliminated.
 1286 0000 80B4     		push	{r7}
 1287              	.LCFI51:
 1288              		.cfi_def_cfa_offset 4
 1289              		.cfi_offset 7, -4
 1290 0002 85B0     		sub	sp, sp, #20
 1291              	.LCFI52:
 1292              		.cfi_def_cfa_offset 24
 1293 0004 00AF     		add	r7, sp, #0
 1294              	.LCFI53:
 1295              		.cfi_def_cfa_register 7
 1296 0006 7860     		str	r0, [r7, #4]
 1297 0008 0B46     		mov	r3, r1
 1298 000a FB70     		strb	r3, [r7, #3]
 922:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint16_t crcreg = 0;
 1299              		.loc 1 922 0
 1300 000c 4FF00003 		mov	r3, #0
 1301 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 923:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 924:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 925:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_CRC(SPI_CRC));
 926:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (SPI_CRC != SPI_CRC_Rx)
 1302              		.loc 1 926 0
 1303 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1304 0014 012B     		cmp	r3, #1
 1305 0016 03D0     		beq	.L49
 927:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 928:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Get the Tx CRC register */
 929:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     crcreg = SPIx->TXCRCR;
 1306              		.loc 1 929 0
 1307 0018 7B68     		ldr	r3, [r7, #4]
 1308 001a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1309 001c FB81     		strh	r3, [r7, #14]	@ movhi
 1310 001e 02E0     		b	.L50
 1311              	.L49:
 930:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 931:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 932:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 933:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Get the Rx CRC register */
 934:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     crcreg = SPIx->RXCRCR;
 1312              		.loc 1 934 0
 1313 0020 7B68     		ldr	r3, [r7, #4]
 1314 0022 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1315 0024 FB81     		strh	r3, [r7, #14]	@ movhi
 1316              	.L50:
 935:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 936:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Return the selected CRC register */
 937:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   return crcreg;
 1317              		.loc 1 937 0
 1318 0026 FB89     		ldrh	r3, [r7, #14]
 938:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1319              		.loc 1 938 0
 1320 0028 1846     		mov	r0, r3
 1321 002a 07F11407 		add	r7, r7, #20
 1322 002e BD46     		mov	sp, r7
 1323 0030 80BC     		pop	{r7}
 1324 0032 7047     		bx	lr
 1325              		.cfi_endproc
 1326              	.LFE127:
 1328              		.section	.text.SPI_GetCRCPolynomial,"ax",%progbits
 1329              		.align	2
 1330              		.global	SPI_GetCRCPolynomial
 1331              		.thumb
 1332              		.thumb_func
 1334              	SPI_GetCRCPolynomial:
 1335              	.LFB128:
 939:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 940:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 941:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Returns the CRC Polynomial register value for the specified SPI.
 942:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
 943:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval The CRC Polynomial register value.
 944:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 945:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
 946:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1336              		.loc 1 946 0
 1337              		.cfi_startproc
 1338              		@ args = 0, pretend = 0, frame = 8
 1339              		@ frame_needed = 1, uses_anonymous_args = 0
 1340              		@ link register save eliminated.
 1341 0000 80B4     		push	{r7}
 1342              	.LCFI54:
 1343              		.cfi_def_cfa_offset 4
 1344              		.cfi_offset 7, -4
 1345 0002 83B0     		sub	sp, sp, #12
 1346              	.LCFI55:
 1347              		.cfi_def_cfa_offset 16
 1348 0004 00AF     		add	r7, sp, #0
 1349              	.LCFI56:
 1350              		.cfi_def_cfa_register 7
 1351 0006 7860     		str	r0, [r7, #4]
 947:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 948:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH(SPIx));
 949:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
 950:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Return the CRC polynomial register */
 951:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   return SPIx->CRCPR;
 1352              		.loc 1 951 0
 1353 0008 7B68     		ldr	r3, [r7, #4]
 1354 000a 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 1355 000c 9BB2     		uxth	r3, r3
 952:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1356              		.loc 1 952 0
 1357 000e 1846     		mov	r0, r3
 1358 0010 07F10C07 		add	r7, r7, #12
 1359 0014 BD46     		mov	sp, r7
 1360 0016 80BC     		pop	{r7}
 1361 0018 7047     		bx	lr
 1362              		.cfi_endproc
 1363              	.LFE128:
 1365 001a 00BF     		.section	.text.SPI_I2S_DMACmd,"ax",%progbits
 1366              		.align	2
 1367              		.global	SPI_I2S_DMACmd
 1368              		.thumb
 1369              		.thumb_func
 1371              	SPI_I2S_DMACmd:
 1372              	.LFB129:
 953:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 954:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 955:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @}
 956:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 958:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group4 DMA transfers management functions
 959:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  *  @brief   DMA transfers management functions
 960:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
 961:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @verbatim   
 962:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================
 963:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                          DMA transfers management functions
 964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================  
 965:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 966:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @endverbatim
 967:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @{
 968:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 969:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 970:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
 971:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the SPIx/I2Sx DMA interface.
 972:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
 973:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
 974:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_DMAReq: specifies the SPI DMA transfer request to be enabled or disabled. 
 975:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be any combination of the following values:
 976:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_DMAReq_Tx: Tx buffer DMA transfer request
 977:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_DMAReq_Rx: Rx buffer DMA transfer request
 978:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the selected SPI DMA transfer request.
 979:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
 980:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
 981:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
 982:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
 983:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1373              		.loc 1 983 0
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 8
 1376              		@ frame_needed = 1, uses_anonymous_args = 0
 1377              		@ link register save eliminated.
 1378 0000 80B4     		push	{r7}
 1379              	.LCFI57:
 1380              		.cfi_def_cfa_offset 4
 1381              		.cfi_offset 7, -4
 1382 0002 83B0     		sub	sp, sp, #12
 1383              	.LCFI58:
 1384              		.cfi_def_cfa_offset 16
 1385 0004 00AF     		add	r7, sp, #0
 1386              	.LCFI59:
 1387              		.cfi_def_cfa_register 7
 1388 0006 7860     		str	r0, [r7, #4]
 1389 0008 1346     		mov	r3, r2
 1390 000a 0A46     		mov	r2, r1	@ movhi
 1391 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 1392 000e 7B70     		strb	r3, [r7, #1]
 984:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
 985:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
 986:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 987:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
 988:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
 989:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1393              		.loc 1 989 0
 1394 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1395 0012 002B     		cmp	r3, #0
 1396 0014 08D0     		beq	.L53
 990:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 991:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable the selected SPI DMA requests */
 992:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR2 |= SPI_I2S_DMAReq;
 1397              		.loc 1 992 0
 1398 0016 7B68     		ldr	r3, [r7, #4]
 1399 0018 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1400 001a 9AB2     		uxth	r2, r3
 1401 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1402 001e 1343     		orrs	r3, r3, r2
 1403 0020 9AB2     		uxth	r2, r3
 1404 0022 7B68     		ldr	r3, [r7, #4]
 1405 0024 9A80     		strh	r2, [r3, #4]	@ movhi
 1406 0026 0AE0     		b	.L52
 1407              	.L53:
 993:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 994:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
 995:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
 996:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Disable the selected SPI DMA requests */
 997:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 1408              		.loc 1 997 0
 1409 0028 7B68     		ldr	r3, [r7, #4]
 1410 002a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1411 002c 9AB2     		uxth	r2, r3
 1412 002e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1413 0030 6FEA0303 		mvn	r3, r3
 1414 0034 9BB2     		uxth	r3, r3
 1415 0036 1340     		ands	r3, r3, r2
 1416 0038 9AB2     		uxth	r2, r3
 1417 003a 7B68     		ldr	r3, [r7, #4]
 1418 003c 9A80     		strh	r2, [r3, #4]	@ movhi
 1419              	.L52:
 998:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
 999:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1420              		.loc 1 999 0
 1421 003e 07F10C07 		add	r7, r7, #12
 1422 0042 BD46     		mov	sp, r7
 1423 0044 80BC     		pop	{r7}
 1424 0046 7047     		bx	lr
 1425              		.cfi_endproc
 1426              	.LFE129:
 1428              		.section	.text.SPI_I2S_ITConfig,"ax",%progbits
 1429              		.align	2
 1430              		.global	SPI_I2S_ITConfig
 1431              		.thumb
 1432              		.thumb_func
 1434              	SPI_I2S_ITConfig:
 1435              	.LFB130:
1000:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1001:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
1002:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @}
1003:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
1004:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1005:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /** @defgroup SPI_Group5 Interrupts and flags management functions
1006:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  *  @brief   Interrupts and flags management functions
1007:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *
1008:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @verbatim   
1009:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================
1010:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                          Interrupts and flags management functions
1011:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****  ===============================================================================  
1012:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1013:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   This section provides a set of functions allowing to configure the SPI Interrupts 
1014:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   sources and check or clear the flags or pending bits status.
1015:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   The user should identify which mode will be used in his application to manage 
1016:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   the communication: Polling mode, Interrupt mode or DMA mode. 
1017:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
1018:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   Polling Mode
1019:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   =============
1020:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   In Polling Mode, the SPI/I2S communication can be managed by 9 flags:
1021:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      1. SPI_I2S_FLAG_TXE : to indicate the status of the transmit buffer register
1022:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      2. SPI_I2S_FLAG_RXNE : to indicate the status of the receive buffer register
1023:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      3. SPI_I2S_FLAG_BSY : to indicate the state of the communication layer of the SPI.
1024:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      4. SPI_FLAG_CRCERR : to indicate if a CRC Calculation error occur              
1025:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      5. SPI_FLAG_MODF : to indicate if a Mode Fault error occur
1026:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      6. SPI_I2S_FLAG_OVR : to indicate if an Overrun error occur
1027:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      7. I2S_FLAG_TIFRFE: to indicate a Frame Format error occurs.
1028:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      8. I2S_FLAG_UDR: to indicate an Underrun error occurs.
1029:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      9. I2S_FLAG_CHSIDE: to indicate Channel Side.
1030:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1031:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @note Do not use the BSY flag to handle each data transmission or reception.  It is
1032:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****       better to use the TXE and RXNE flags instead.
1033:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1034:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   In this Mode it is advised to use the following functions:
1035:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      - FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
1036:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      - void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);
1037:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1038:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   Interrupt Mode
1039:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   ===============
1040:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   In Interrupt Mode, the SPI communication can be managed by 3 interrupt sources
1041:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   and 7 pending bits: 
1042:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   Pending Bits:
1043:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   ------------- 
1044:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      1. SPI_I2S_IT_TXE : to indicate the status of the transmit buffer register
1045:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      2. SPI_I2S_IT_RXNE : to indicate the status of the receive buffer register
1046:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      3. SPI_IT_CRCERR : to indicate if a CRC Calculation error occur (available in SPI mode only)  
1047:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      4. SPI_IT_MODF : to indicate if a Mode Fault error occur (available in SPI mode only)
1048:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      5. SPI_I2S_IT_OVR : to indicate if an Overrun error occur
1049:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      6. I2S_IT_UDR : to indicate an Underrun Error occurs (available in I2S mode only).
1050:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      7. I2S_FLAG_TIFRFE : to indicate a Frame Format error occurs (available in TI mode only).
1051:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1052:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   Interrupt Source:
1053:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   -----------------
1054:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      1. SPI_I2S_IT_TXE: specifies the interrupt source for the Tx buffer empty 
1055:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                         interrupt.  
1056:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      2. SPI_I2S_IT_RXNE : specifies the interrupt source for the Rx buffer not 
1057:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****                           empty interrupt.
1058:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      3. SPI_I2S_IT_ERR : specifies the interrupt source for the errors interrupt.
1059:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1060:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   In this Mode it is advised to use the following functions:
1061:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      - void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);
1062:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      - ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
1063:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      - void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);
1064:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1065:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   DMA Mode
1066:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   ========
1067:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   In DMA Mode, the SPI communication can be managed by 2 DMA Channel requests:
1068:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      1. SPI_I2S_DMAReq_Tx: specifies the Tx buffer DMA transfer request
1069:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****      2. SPI_I2S_DMAReq_Rx: specifies the Rx buffer DMA transfer request
1070:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1071:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   In this Mode it is advised to use the following function:
1072:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     - void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);
1073:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1074:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** @endverbatim
1075:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @{
1076:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
1077:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1078:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
1079:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Enables or disables the specified SPI/I2S interrupts.
1080:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
1081:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1082:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt source to be enabled or disabled. 
1083:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1084:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TXE: Tx buffer empty interrupt mask
1085:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_RXNE: Rx buffer not empty interrupt mask
1086:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_ERR: Error interrupt mask
1087:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  NewState: new state of the specified SPI interrupt.
1088:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be: ENABLE or DISABLE.
1089:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
1090:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
1091:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
1092:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1436              		.loc 1 1092 0
 1437              		.cfi_startproc
 1438              		@ args = 0, pretend = 0, frame = 16
 1439              		@ frame_needed = 1, uses_anonymous_args = 0
 1440              		@ link register save eliminated.
 1441 0000 80B4     		push	{r7}
 1442              	.LCFI60:
 1443              		.cfi_def_cfa_offset 4
 1444              		.cfi_offset 7, -4
 1445 0002 85B0     		sub	sp, sp, #20
 1446              	.LCFI61:
 1447              		.cfi_def_cfa_offset 24
 1448 0004 00AF     		add	r7, sp, #0
 1449              	.LCFI62:
 1450              		.cfi_def_cfa_register 7
 1451 0006 7860     		str	r0, [r7, #4]
 1452 0008 1346     		mov	r3, r2
 1453 000a 0A46     		mov	r2, r1
 1454 000c FA70     		strb	r2, [r7, #3]
 1455 000e BB70     		strb	r3, [r7, #2]
1093:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint16_t itpos = 0, itmask = 0 ;
 1456              		.loc 1 1093 0
 1457 0010 4FF00003 		mov	r3, #0
 1458 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 1459 0016 4FF00003 		mov	r3, #0
 1460 001a BB81     		strh	r3, [r7, #12]	@ movhi
1094:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
1095:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
1096:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
1097:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1098:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));
1099:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the SPI IT index */
1101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   itpos = SPI_I2S_IT >> 4;
 1461              		.loc 1 1101 0
 1462 001c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1463 001e 4FEA1313 		lsr	r3, r3, #4
 1464 0022 DBB2     		uxtb	r3, r3
 1465 0024 FB81     		strh	r3, [r7, #14]	@ movhi
1102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set the IT mask */
1104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   itmask = (uint16_t)1 << (uint16_t)itpos;
 1466              		.loc 1 1104 0
 1467 0026 FB89     		ldrh	r3, [r7, #14]
 1468 0028 4FF00102 		mov	r2, #1
 1469 002c 02FA03F3 		lsl	r3, r2, r3
 1470 0030 BB81     		strh	r3, [r7, #12]	@ movhi
1105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (NewState != DISABLE)
 1471              		.loc 1 1106 0
 1472 0032 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1473 0034 002B     		cmp	r3, #0
 1474 0036 08D0     		beq	.L56
1107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
1108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Enable the selected SPI interrupt */
1109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR2 |= itmask;
 1475              		.loc 1 1109 0
 1476 0038 7B68     		ldr	r3, [r7, #4]
 1477 003a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1478 003c 9AB2     		uxth	r2, r3
 1479 003e BB89     		ldrh	r3, [r7, #12]	@ movhi
 1480 0040 1343     		orrs	r3, r3, r2
 1481 0042 9AB2     		uxth	r2, r3
 1482 0044 7B68     		ldr	r3, [r7, #4]
 1483 0046 9A80     		strh	r2, [r3, #4]	@ movhi
 1484 0048 0AE0     		b	.L55
 1485              	.L56:
1110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
1111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
1112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
1113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* Disable the selected SPI interrupt */
1114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     SPIx->CR2 &= (uint16_t)~itmask;
 1486              		.loc 1 1114 0
 1487 004a 7B68     		ldr	r3, [r7, #4]
 1488 004c 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1489 004e 9AB2     		uxth	r2, r3
 1490 0050 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1491 0052 6FEA0303 		mvn	r3, r3
 1492 0056 9BB2     		uxth	r3, r3
 1493 0058 1340     		ands	r3, r3, r2
 1494 005a 9AB2     		uxth	r2, r3
 1495 005c 7B68     		ldr	r3, [r7, #4]
 1496 005e 9A80     		strh	r2, [r3, #4]	@ movhi
 1497              	.L55:
1115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
1116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1498              		.loc 1 1116 0
 1499 0060 07F11407 		add	r7, r7, #20
 1500 0064 BD46     		mov	sp, r7
 1501 0066 80BC     		pop	{r7}
 1502 0068 7047     		bx	lr
 1503              		.cfi_endproc
 1504              	.LFE130:
 1506 006a 00BF     		.section	.text.SPI_I2S_GetFlagStatus,"ax",%progbits
 1507              		.align	2
 1508              		.global	SPI_I2S_GetFlagStatus
 1509              		.thumb
 1510              		.thumb_func
 1512              	SPI_I2S_GetFlagStatus:
 1513              	.LFB131:
1117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
1119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Checks whether the specified SPIx/I2Sx flag is set or not.
1120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
1121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_FLAG: specifies the SPI flag to check. 
1123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_TXE: Transmit buffer empty flag.
1125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_RXNE: Receive buffer not empty flag.
1126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_BSY: Busy flag.
1127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_OVR: Overrun flag.
1128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_MODF: Mode Fault flag.
1129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_CRCERR: CRC Error flag.
1130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_FLAG_TIFRFE: Format Error.
1131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg I2S_FLAG_UDR: Underrun Error flag.
1132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
1133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval The new state of SPI_I2S_FLAG (SET or RESET).
1134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
1135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
1136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1514              		.loc 1 1136 0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 16
 1517              		@ frame_needed = 1, uses_anonymous_args = 0
 1518              		@ link register save eliminated.
 1519 0000 80B4     		push	{r7}
 1520              	.LCFI63:
 1521              		.cfi_def_cfa_offset 4
 1522              		.cfi_offset 7, -4
 1523 0002 85B0     		sub	sp, sp, #20
 1524              	.LCFI64:
 1525              		.cfi_def_cfa_offset 24
 1526 0004 00AF     		add	r7, sp, #0
 1527              	.LCFI65:
 1528              		.cfi_def_cfa_register 7
 1529 0006 7860     		str	r0, [r7, #4]
 1530 0008 0B46     		mov	r3, r1
 1531 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   FlagStatus bitstatus = RESET;
 1532              		.loc 1 1137 0
 1533 000c 4FF00003 		mov	r3, #0
 1534 0010 FB73     		strb	r3, [r7, #15]
1138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
1139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
1140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
1141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   
1142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the status of the specified SPI flag */
1143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 1535              		.loc 1 1143 0
 1536 0012 7B68     		ldr	r3, [r7, #4]
 1537 0014 1B89     		ldrh	r3, [r3, #8]	@ movhi
 1538 0016 9AB2     		uxth	r2, r3
 1539 0018 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1540 001a 1340     		ands	r3, r3, r2
 1541 001c 9BB2     		uxth	r3, r3
 1542 001e 002B     		cmp	r3, #0
 1543 0020 03D0     		beq	.L59
1144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
1145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* SPI_I2S_FLAG is set */
1146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     bitstatus = SET;
 1544              		.loc 1 1146 0
 1545 0022 4FF00103 		mov	r3, #1
 1546 0026 FB73     		strb	r3, [r7, #15]
 1547 0028 02E0     		b	.L60
 1548              	.L59:
1147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
1148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
1149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
1150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* SPI_I2S_FLAG is reset */
1151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     bitstatus = RESET;
 1549              		.loc 1 1151 0
 1550 002a 4FF00003 		mov	r3, #0
 1551 002e FB73     		strb	r3, [r7, #15]
 1552              	.L60:
1152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
1153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Return the SPI_I2S_FLAG status */
1154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   return  bitstatus;
 1553              		.loc 1 1154 0
 1554 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1555              		.loc 1 1155 0
 1556 0032 1846     		mov	r0, r3
 1557 0034 07F11407 		add	r7, r7, #20
 1558 0038 BD46     		mov	sp, r7
 1559 003a 80BC     		pop	{r7}
 1560 003c 7047     		bx	lr
 1561              		.cfi_endproc
 1562              	.LFE131:
 1564 003e 00BF     		.section	.text.SPI_I2S_ClearFlag,"ax",%progbits
 1565              		.align	2
 1566              		.global	SPI_I2S_ClearFlag
 1567              		.thumb
 1568              		.thumb_func
 1570              	SPI_I2S_ClearFlag:
 1571              	.LFB132:
1156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
1158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Clears the SPIx CRC Error (CRCERR) flag.
1159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
1160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode. 
1161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_FLAG: specifies the SPI flag to clear. 
1162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This function clears only CRCERR flag.
1163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_FLAG_CRCERR: CRC Error flag.  
1164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *  
1165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   OVR (OverRun error) flag is cleared by software sequence: a read 
1166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          operation to SPI_DR register (SPI_I2S_ReceiveData()) followed by a read 
1167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetFlagStatus()).
1168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   UDR (UnderRun error) flag is cleared by a read operation to 
1169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          SPI_SR register (SPI_I2S_GetFlagStatus()).   
1170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   MODF (Mode Fault) flag is cleared by software sequence: a read/write 
1171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a 
1172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
1173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *  
1174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
1175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
1176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
1177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1572              		.loc 1 1177 0
 1573              		.cfi_startproc
 1574              		@ args = 0, pretend = 0, frame = 8
 1575              		@ frame_needed = 1, uses_anonymous_args = 0
 1576              		@ link register save eliminated.
 1577 0000 80B4     		push	{r7}
 1578              	.LCFI66:
 1579              		.cfi_def_cfa_offset 4
 1580              		.cfi_offset 7, -4
 1581 0002 83B0     		sub	sp, sp, #12
 1582              	.LCFI67:
 1583              		.cfi_def_cfa_offset 16
 1584 0004 00AF     		add	r7, sp, #0
 1585              	.LCFI68:
 1586              		.cfi_def_cfa_register 7
 1587 0006 7860     		str	r0, [r7, #4]
 1588 0008 0B46     		mov	r3, r1
 1589 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
1179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
1180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
1181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     
1182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Clear the selected SPI CRC Error (CRCERR) flag */
1183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 1590              		.loc 1 1183 0
 1591 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1592 000e 6FEA0303 		mvn	r3, r3
 1593 0012 9AB2     		uxth	r2, r3
 1594 0014 7B68     		ldr	r3, [r7, #4]
 1595 0016 1A81     		strh	r2, [r3, #8]	@ movhi
1184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1596              		.loc 1 1184 0
 1597 0018 07F10C07 		add	r7, r7, #12
 1598 001c BD46     		mov	sp, r7
 1599 001e 80BC     		pop	{r7}
 1600 0020 7047     		bx	lr
 1601              		.cfi_endproc
 1602              	.LFE132:
 1604 0022 00BF     		.section	.text.SPI_I2S_GetITStatus,"ax",%progbits
 1605              		.align	2
 1606              		.global	SPI_I2S_GetITStatus
 1607              		.thumb
 1608              		.thumb_func
 1610              	SPI_I2S_GetITStatus:
 1611              	.LFB133:
1185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
1187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Checks whether the specified SPIx/I2Sx interrupt has occurred or not.
1188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
1189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
1190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt source to check. 
1191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          This parameter can be one of the following values:
1192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TXE: Transmit buffer empty interrupt.
1193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_RXNE: Receive buffer not empty interrupt.
1194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_OVR: Overrun interrupt.
1195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_MODF: Mode Fault interrupt.
1196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_CRCERR: CRC Error interrupt.
1197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg I2S_IT_UDR: Underrun interrupt.  
1198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
1199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval The new state of SPI_I2S_IT (SET or RESET).
1200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
1201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
1202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1612              		.loc 1 1202 0
 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 16
 1615              		@ frame_needed = 1, uses_anonymous_args = 0
 1616              		@ link register save eliminated.
 1617 0000 80B4     		push	{r7}
 1618              	.LCFI69:
 1619              		.cfi_def_cfa_offset 4
 1620              		.cfi_offset 7, -4
 1621 0002 85B0     		sub	sp, sp, #20
 1622              	.LCFI70:
 1623              		.cfi_def_cfa_offset 24
 1624 0004 00AF     		add	r7, sp, #0
 1625              	.LCFI71:
 1626              		.cfi_def_cfa_register 7
 1627 0006 7860     		str	r0, [r7, #4]
 1628 0008 0B46     		mov	r3, r1
 1629 000a FB70     		strb	r3, [r7, #3]
1203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   ITStatus bitstatus = RESET;
 1630              		.loc 1 1203 0
 1631 000c 4FF00003 		mov	r3, #0
 1632 0010 FB73     		strb	r3, [r7, #15]
1204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint16_t itpos = 0, itmask = 0, enablestatus = 0;
 1633              		.loc 1 1204 0
 1634 0012 4FF00003 		mov	r3, #0
 1635 0016 BB81     		strh	r3, [r7, #12]	@ movhi
 1636 0018 4FF00003 		mov	r3, #0
 1637 001c 7B81     		strh	r3, [r7, #10]	@ movhi
 1638 001e 4FF00003 		mov	r3, #0
 1639 0022 3B81     		strh	r3, [r7, #8]	@ movhi
1205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
1207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
1208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));
1209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT index */
1211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 1640              		.loc 1 1211 0
 1641 0024 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1642 0026 03F00F03 		and	r3, r3, #15
 1643 002a 4FF00102 		mov	r2, #1
 1644 002e 02FA03F3 		lsl	r3, r2, r3
 1645 0032 BB81     		strh	r3, [r7, #12]	@ movhi
1212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT IT mask */
1214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   itmask = SPI_I2S_IT >> 4;
 1646              		.loc 1 1214 0
 1647 0034 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1648 0036 4FEA1313 		lsr	r3, r3, #4
 1649 003a DBB2     		uxtb	r3, r3
 1650 003c 7B81     		strh	r3, [r7, #10]	@ movhi
1215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Set the IT mask */
1217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   itmask = 0x01 << itmask;
 1651              		.loc 1 1217 0
 1652 003e 7B89     		ldrh	r3, [r7, #10]
 1653 0040 4FF00102 		mov	r2, #1
 1654 0044 02FA03F3 		lsl	r3, r2, r3
 1655 0048 7B81     		strh	r3, [r7, #10]	@ movhi
1218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S_IT enable bit status */
1220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   enablestatus = (SPIx->CR2 & itmask) ;
 1656              		.loc 1 1220 0
 1657 004a 7B68     		ldr	r3, [r7, #4]
 1658 004c 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1659 004e 9AB2     		uxth	r2, r3
 1660 0050 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1661 0052 1340     		ands	r3, r3, r2
 1662 0054 3B81     		strh	r3, [r7, #8]	@ movhi
1221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the status of the specified SPI interrupt */
1223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 1663              		.loc 1 1223 0
 1664 0056 7B68     		ldr	r3, [r7, #4]
 1665 0058 1B89     		ldrh	r3, [r3, #8]	@ movhi
 1666 005a 9AB2     		uxth	r2, r3
 1667 005c BB89     		ldrh	r3, [r7, #12]	@ movhi
 1668 005e 1340     		ands	r3, r3, r2
 1669 0060 9BB2     		uxth	r3, r3
 1670 0062 002B     		cmp	r3, #0
 1671 0064 06D0     		beq	.L63
 1672              		.loc 1 1223 0 is_stmt 0 discriminator 1
 1673 0066 3B89     		ldrh	r3, [r7, #8]
 1674 0068 002B     		cmp	r3, #0
 1675 006a 03D0     		beq	.L63
1224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
1225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* SPI_I2S_IT is set */
1226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     bitstatus = SET;
 1676              		.loc 1 1226 0 is_stmt 1
 1677 006c 4FF00103 		mov	r3, #1
 1678 0070 FB73     		strb	r3, [r7, #15]
 1679 0072 02E0     		b	.L64
 1680              	.L63:
1227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
1228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   else
1229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   {
1230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     /* SPI_I2S_IT is reset */
1231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****     bitstatus = RESET;
 1681              		.loc 1 1231 0
 1682 0074 4FF00003 		mov	r3, #0
 1683 0078 FB73     		strb	r3, [r7, #15]
 1684              	.L64:
1232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   }
1233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Return the SPI_I2S_IT status */
1234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   return bitstatus;
 1685              		.loc 1 1234 0
 1686 007a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1687              		.loc 1 1235 0
 1688 007c 1846     		mov	r0, r3
 1689 007e 07F11407 		add	r7, r7, #20
 1690 0082 BD46     		mov	sp, r7
 1691 0084 80BC     		pop	{r7}
 1692 0086 7047     		bx	lr
 1693              		.cfi_endproc
 1694              	.LFE133:
 1696              		.section	.text.SPI_I2S_ClearITPendingBit,"ax",%progbits
 1697              		.align	2
 1698              		.global	SPI_I2S_ClearITPendingBit
 1699              		.thumb
 1700              		.thumb_func
 1702              	SPI_I2S_ClearITPendingBit:
 1703              	.LFB134:
1236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** /**
1238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @brief  Clears the SPIx CRC Error (CRCERR) interrupt pending bit.
1239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPIx: To select the SPIx/I2Sx peripheral, where x can be: 1, 2 or 3 
1240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.  
1241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @param  SPI_I2S_IT: specifies the SPI interrupt pending bit to clear.
1242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *         This function clears only CRCERR interrupt pending bit.   
1243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *            @arg SPI_IT_CRCERR: CRC Error interrupt.
1244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *   
1245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   OVR (OverRun Error) interrupt pending bit is cleared by software 
1246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          sequence: a read operation to SPI_DR register (SPI_I2S_ReceiveData()) 
1247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          followed by a read operation to SPI_SR register (SPI_I2S_GetITStatus()).
1248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   UDR (UnderRun Error) interrupt pending bit is cleared by a read 
1249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          operation to SPI_SR register (SPI_I2S_GetITStatus()).   
1250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @note   MODF (Mode Fault) interrupt pending bit is cleared by software sequence:
1251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          a read/write operation to SPI_SR register (SPI_I2S_GetITStatus()) 
1252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          followed by a write operation to SPI_CR1 register (SPI_Cmd() to enable 
1253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   *          the SPI).
1254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   * @retval None
1255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   */
1256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
1257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** {
 1704              		.loc 1 1257 0
 1705              		.cfi_startproc
 1706              		@ args = 0, pretend = 0, frame = 16
 1707              		@ frame_needed = 1, uses_anonymous_args = 0
 1708              		@ link register save eliminated.
 1709 0000 80B4     		push	{r7}
 1710              	.LCFI72:
 1711              		.cfi_def_cfa_offset 4
 1712              		.cfi_offset 7, -4
 1713 0002 85B0     		sub	sp, sp, #20
 1714              	.LCFI73:
 1715              		.cfi_def_cfa_offset 24
 1716 0004 00AF     		add	r7, sp, #0
 1717              	.LCFI74:
 1718              		.cfi_def_cfa_register 7
 1719 0006 7860     		str	r0, [r7, #4]
 1720 0008 0B46     		mov	r3, r1
 1721 000a FB70     		strb	r3, [r7, #3]
1258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   uint16_t itpos = 0;
 1722              		.loc 1 1258 0
 1723 000c 4FF00003 		mov	r3, #0
 1724 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Check the parameters */
1260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
1261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));
1262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Get the SPI_I2S IT index */
1264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 1725              		.loc 1 1264 0
 1726 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1727 0014 03F00F03 		and	r3, r3, #15
 1728 0018 4FF00102 		mov	r2, #1
 1729 001c 02FA03F3 		lsl	r3, r2, r3
 1730 0020 FB81     		strh	r3, [r7, #14]	@ movhi
1265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** 
1266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
1267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c ****   SPIx->SR = (uint16_t)~itpos;
 1731              		.loc 1 1267 0
 1732 0022 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1733 0024 6FEA0303 		mvn	r3, r3
 1734 0028 9AB2     		uxth	r2, r3
 1735 002a 7B68     		ldr	r3, [r7, #4]
 1736 002c 1A81     		strh	r2, [r3, #8]	@ movhi
1268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_spi.c **** }
 1737              		.loc 1 1268 0
 1738 002e 07F11407 		add	r7, r7, #20
 1739 0032 BD46     		mov	sp, r7
 1740 0034 80BC     		pop	{r7}
 1741 0036 7047     		bx	lr
 1742              		.cfi_endproc
 1743              	.LFE134:
 1745              		.text
 1746              	.Letext0:
 1747              		.file 2 "e:/elektronik/toolchain/yagarto/lib/gcc/../../arm-none-eabi/sys-include/stdint.h"
 1748              		.file 3 "E:\\Desktop\\thundercyer-the-alarm-clock\\CMSIS\\Device\\STM32F4xx\\Include/stm32f4xx.h"
 1749              		.file 4 "E:\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_spi.h
 1750              		.file 5 "E:\\Desktop\\thundercyer-the-alarm-clock\\CMSIS\\Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_spi.c
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:19     .text.SPI_I2S_DeInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:24     .text.SPI_I2S_DeInit:00000000 SPI_I2S_DeInit
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:98     .text.SPI_Init:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:103    .text.SPI_Init:00000000 SPI_Init
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:205    .text.I2S_Init:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:210    .text.I2S_Init:00000000 I2S_Init
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:472    .text.SPI_StructInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:477    .text.SPI_StructInit:00000000 SPI_StructInit
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:540    .text.I2S_StructInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:545    .text.I2S_StructInit:00000000 I2S_StructInit
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:596    .text.SPI_Cmd:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:601    .text.SPI_Cmd:00000000 SPI_Cmd
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:653    .text.I2S_Cmd:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:658    .text.I2S_Cmd:00000000 I2S_Cmd
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:710    .text.SPI_DataSizeConfig:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:715    .text.SPI_DataSizeConfig:00000000 SPI_DataSizeConfig
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:761    .text.SPI_BiDirectionalLineConfig:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:766    .text.SPI_BiDirectionalLineConfig:00000000 SPI_BiDirectionalLineConfig
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:818    .text.SPI_NSSInternalSoftwareConfig:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:823    .text.SPI_NSSInternalSoftwareConfig:00000000 SPI_NSSInternalSoftwareConfig
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:876    .text.SPI_SSOutputCmd:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:881    .text.SPI_SSOutputCmd:00000000 SPI_SSOutputCmd
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:933    .text.SPI_TIModeCmd:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:938    .text.SPI_TIModeCmd:00000000 SPI_TIModeCmd
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:990    .text.I2S_FullDuplexConfig:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:995    .text.I2S_FullDuplexConfig:00000000 I2S_FullDuplexConfig
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1102   .text.SPI_I2S_ReceiveData:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1107   .text.SPI_I2S_ReceiveData:00000000 SPI_I2S_ReceiveData
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1139   .text.SPI_I2S_SendData:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1144   .text.SPI_I2S_SendData:00000000 SPI_I2S_SendData
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1177   .text.SPI_CalculateCRC:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1182   .text.SPI_CalculateCRC:00000000 SPI_CalculateCRC
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1234   .text.SPI_TransmitCRC:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1239   .text.SPI_TransmitCRC:00000000 SPI_TransmitCRC
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1274   .text.SPI_GetCRC:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1279   .text.SPI_GetCRC:00000000 SPI_GetCRC
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1329   .text.SPI_GetCRCPolynomial:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1334   .text.SPI_GetCRCPolynomial:00000000 SPI_GetCRCPolynomial
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1366   .text.SPI_I2S_DMACmd:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1371   .text.SPI_I2S_DMACmd:00000000 SPI_I2S_DMACmd
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1429   .text.SPI_I2S_ITConfig:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1434   .text.SPI_I2S_ITConfig:00000000 SPI_I2S_ITConfig
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1507   .text.SPI_I2S_GetFlagStatus:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1512   .text.SPI_I2S_GetFlagStatus:00000000 SPI_I2S_GetFlagStatus
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1565   .text.SPI_I2S_ClearFlag:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1570   .text.SPI_I2S_ClearFlag:00000000 SPI_I2S_ClearFlag
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1605   .text.SPI_I2S_GetITStatus:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1610   .text.SPI_I2S_GetITStatus:00000000 SPI_I2S_GetITStatus
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1697   .text.SPI_I2S_ClearITPendingBit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\ccYkGgx3.s:1702   .text.SPI_I2S_ClearITPendingBit:00000000 SPI_I2S_ClearITPendingBit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
