<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Pin: REG (arm specific)</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.6 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
    <li><a href="classes.html"><span>Classes</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
  </ul></div>
<h1>REG (arm specific)<br>
<small>
[<a class="el" href="group__REG__BASIC__API.html">REG: Register Object</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__ARM.html#g0f57fb50e80d686a588694f73046f2aa">LEVEL_BASE::REG</a> { <br>
&nbsp;&nbsp;<b>REG_INVALID_</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_INVALID_</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_NONE</b> =  1, 
<br>
&nbsp;&nbsp;<b>REG_NONE</b> =  1, 
<br>
&nbsp;&nbsp;<b>REG_FIRST</b> =  2, 
<br>
&nbsp;&nbsp;<b>REG_IMMBASE</b> =  REG_FIRST, 
<br>
&nbsp;&nbsp;<b>REG_IMMBASE</b> =  2, 
<br>
&nbsp;&nbsp;<b>REG_IMM_MASK</b> =  REG_IMMBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_IMM_LLIT</b> =  REG_IMMBASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_IMM_SLIT</b> =  REG_IMMBASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_IMM_FPLIT</b> =  REG_IMMBASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_MULTIPLE</b>, 
<br>
&nbsp;&nbsp;<b>REG_CPSR</b> =  14, 
<br>
&nbsp;&nbsp;<b>REG_SPSR</b> =  15, 
<br>
&nbsp;&nbsp;<b>REG_RBASE</b> =  16, 
<br>
&nbsp;&nbsp;<b>REG_RBASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_MACHINE_BASE</b> =  REG_CPSR, 
<br>
&nbsp;&nbsp;<b>REG_MACHINE_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_APPLICATION_BASE</b> =  REG_CPSR, 
<br>
&nbsp;&nbsp;<b>REG_APPLICATION_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_PHYSICAL_CONTEXT_BEGIN</b> =  REG_CPSR, 
<br>
&nbsp;&nbsp;<b>REG_PHYSICAL_CONTEXT_BEGIN</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_GBASE, 
<br>
&nbsp;&nbsp;<b>REG_R0</b> =  REG_RBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_R1</b> =  REG_RBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_R2</b> =  REG_RBASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_R3</b> =  REG_RBASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_R4</b> =  REG_RBASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_R5</b> =  REG_RBASE + 5, 
<br>
&nbsp;&nbsp;<b>REG_R6</b> =  REG_RBASE + 6, 
<br>
&nbsp;&nbsp;<b>REG_R7</b> =  REG_RBASE + 7, 
<br>
&nbsp;&nbsp;<b>REG_R8</b> =  REG_RBASE + 8, 
<br>
&nbsp;&nbsp;<b>REG_R9</b> =  REG_RBASE + 9, 
<br>
&nbsp;&nbsp;<b>REG_R10</b> =  REG_RBASE + 10, 
<br>
&nbsp;&nbsp;<b>REG_R11</b> =  REG_RBASE + 11, 
<br>
&nbsp;&nbsp;<b>REG_R12</b> =  REG_RBASE + 12, 
<br>
&nbsp;&nbsp;<b>REG_R13</b> =  REG_RBASE + 13, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_ESP, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_RBASE + 13, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_GBASE + 12, 
<br>
&nbsp;&nbsp;<b>REG_R14</b> =  REG_RBASE + 14, 
<br>
&nbsp;&nbsp;<b>REG_LR</b> =  REG_RBASE + 14, 
<br>
&nbsp;&nbsp;<b>REG_R15</b> =  REG_RBASE + 15, 
<br>
&nbsp;&nbsp;<b>REG_PC</b> =  REG_RBASE + 15, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b> =  REG_EIP, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b> =  REG_PC, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_PHYSICAL_CONTEXT_END</b> =  REG_INST_PTR, 
<br>
&nbsp;&nbsp;<b>REG_PHYSICAL_CONTEXT_END</b> =  REG_PC, 
<br>
&nbsp;&nbsp;<b>REG_PHYSICAL_CONTEXT_END</b> =  REG_SR_LAST, 
<br>
&nbsp;&nbsp;<b>REG_FBASE</b> =  32, 
<br>
&nbsp;&nbsp;<b>REG_FBASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_F0</b> =  REG_FBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_F1</b> =  REG_FBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_F2</b> =  REG_FBASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_F3</b> =  REG_FBASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_F4</b> =  REG_FBASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_F5</b> =  REG_FBASE + 5, 
<br>
&nbsp;&nbsp;<b>REG_F6</b> =  REG_FBASE + 6, 
<br>
&nbsp;&nbsp;<b>REG_F7</b> =  REG_FBASE + 7, 
<br>
&nbsp;&nbsp;<b>REG_FPCR</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_CBASE</b> =  48, 
<br>
&nbsp;&nbsp;<b>REG_C0</b> =  REG_CBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_C15</b> =  REG_CBASE + 15, 
<br>
&nbsp;&nbsp;<b>REG_DBASE</b> =  64, 
<br>
&nbsp;&nbsp;<b>REG_D0</b> =  REG_DBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_D15</b> =  REG_DBASE + 15, 
<br>
&nbsp;&nbsp;<b>REG_SBASE</b> =  80, 
<br>
&nbsp;&nbsp;<b>REG_SBASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_S0</b> =  REG_SBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_S31</b> =  REG_SBASE + 31, 
<br>
&nbsp;&nbsp;<b>REG_MACHINE_LAST</b> =  REG_S31, 
<br>
&nbsp;&nbsp;<b>REG_MACHINE_LAST</b> =  REG_PHYSICAL_CONTEXT_END, 
<br>
&nbsp;&nbsp;<b>REG_NONAGGREGATE_LAST</b> =  REG_S31, 
<br>
&nbsp;&nbsp;<b>REG_APPLICATION_LAST</b> =  REG_S31, 
<br>
&nbsp;&nbsp;<b>REG_APPLICATION_LAST</b> =  REG_PR63, 
<br>
&nbsp;&nbsp;<b>REG_PIN_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_GR_BASE</b> =  REG_PIN_BASE, 
<br>
&nbsp;&nbsp;<b>REG_PIN_GR_BASE</b> =  REG_PIN_BASE, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d">LEVEL_BASE::REG_INST_G0</a> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_INST_G0</b> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_INST_G0</b> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9">LEVEL_BASE::REG_INST_G1</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G1</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G1</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c">LEVEL_BASE::REG_INST_G2</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G2</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G2</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709">LEVEL_BASE::REG_INST_G3</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G3</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G3</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95">LEVEL_BASE::REG_INST_G4</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G4</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G4</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a">LEVEL_BASE::REG_INST_G5</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G5</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G5</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215">LEVEL_BASE::REG_INST_G6</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G6</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G6</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8">LEVEL_BASE::REG_INST_G7</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G7</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G7</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470">LEVEL_BASE::REG_INST_G8</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G8</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G8</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947">LEVEL_BASE::REG_INST_G9</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G9</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G9</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_LAST</b> =  REG_INST_G9, 
<br>
&nbsp;&nbsp;<b>REG_INST_LAST</b> =  REG_INST_G9, 
<br>
&nbsp;&nbsp;<b>REG_THREAD_ID</b>, 
<br>
&nbsp;&nbsp;<b>REG_THREAD_ID</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_STACK_PTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_STACK_PTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_INDIRREG</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_INDIRREG</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_COND</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_COND</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_SPILLPTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_SPILLPTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_GR_LAST</b> = REG_PIN_SPILLPTR, 
<br>
&nbsp;&nbsp;<b>REG_PIN_GR_LAST</b> = REG_PIN_SPILLPTR, 
<br>
&nbsp;&nbsp;<b>REG_PIN_LAST</b> =  REG_PIN_GR_LAST, 
<br>
&nbsp;&nbsp;<b>REG_PIN_LAST</b> =  REG_PIN_FARG7, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__ARM.html#gcc81a8433e2f250fc341758e21611be6">LEVEL_BASE::REGNAME</a> { <br>
&nbsp;&nbsp;<b>REGNAME_FIRST</b> =  0, 
<br>
&nbsp;&nbsp;<b>REGNAME_RN</b> =  REGNAME_FIRST, 
<br>
&nbsp;&nbsp;<b>REGNAME_RDHI</b> =  REGNAME_RN, 
<br>
&nbsp;&nbsp;<b>REGNAME_RD</b>, 
<br>
&nbsp;&nbsp;<b>REGNAME_RDLO</b> =  REGNAME_RD, 
<br>
&nbsp;&nbsp;<b>REGNAME_RS</b>, 
<br>
&nbsp;&nbsp;<b>REGNAME_RM</b>, 
<br>
&nbsp;&nbsp;<b>REGNAME_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REGNAME_LAST</b> =  REGNAME_RM, 
<br>
&nbsp;&nbsp;<b>REGNAME_LAST</b>
<br>
 }</td></tr>

</table>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="g0f57fb50e80d686a588694f73046f2aa"></a><!-- doxytag: member="LEVEL_BASE::REG" ref="g0f57fb50e80d686a588694f73046f2aa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">enum <a class="el" href="group__REG__CPU__IA32.html#g0f57fb50e80d686a588694f73046f2aa">LEVEL_BASE::REG</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
register enum for arm <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d"></a><!-- doxytag: member="REG_INST_G0" ref="gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d" args="" -->REG_INST_G0</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9"></a><!-- doxytag: member="REG_INST_G1" ref="gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9" args="" -->REG_INST_G1</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c"></a><!-- doxytag: member="REG_INST_G2" ref="gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c" args="" -->REG_INST_G2</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709"></a><!-- doxytag: member="REG_INST_G3" ref="gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709" args="" -->REG_INST_G3</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95"></a><!-- doxytag: member="REG_INST_G4" ref="gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95" args="" -->REG_INST_G4</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a"></a><!-- doxytag: member="REG_INST_G5" ref="gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a" args="" -->REG_INST_G5</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215"></a><!-- doxytag: member="REG_INST_G6" ref="gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215" args="" -->REG_INST_G6</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8"></a><!-- doxytag: member="REG_INST_G7" ref="gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8" args="" -->REG_INST_G7</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470"></a><!-- doxytag: member="REG_INST_G8" ref="gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470" args="" -->REG_INST_G8</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947"></a><!-- doxytag: member="REG_INST_G9" ref="gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947" args="" -->REG_INST_G9</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="gcc81a8433e2f250fc341758e21611be6"></a><!-- doxytag: member="LEVEL_BASE::REGNAME" ref="gcc81a8433e2f250fc341758e21611be6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">enum <a class="el" href="group__REG__CPU__IA32.html#gcc81a8433e2f250fc341758e21611be6">LEVEL_BASE::REGNAME</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Register names as specified in the ARM ISA reference manual. 
<p>
    </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Fri Feb 23 14:20:22 2007 for Pin by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.6 </small></address>
</body>
</html>
