# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 6.4e-05 4096 4.57314e-41 810 382336 69.6883 1159.4 2097.1 3326.24 3326.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 6.4e-05 4096 4.58967e-41 810 382320 69.6913 1304.62 2094.95 3469.32 3469.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 6.4e-05 4096 4.57776e-41 810 382320 69.6888 1354.2 2095.05 3518.99 3519.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 6.4e-05 4096 4.57426e-41 810 382272 69.703 1269.93 2096.92 3436.61 3436.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 6.4e-05 4096 4.58603e-41 810 382300 69.6806 1282.97 2096.72 3449.42 3449.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 6.4e-05 4096 4.55997e-41 810 382256 69.6859 1314.25 2096.94 3480.93 3480.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 6.4e-05 4096 4.57748e-41 810 382200 69.6974 1322.08 2096.14 3487.96 3488.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 6.4e-05 4096 4.55828e-41 810 382208 69.707 1280.46 2094.79 3445.01 3445.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 6.4e-05 4096 4.56529e-41 810 382080 69.6977 1290.52 2095.92 3456.18 3456.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 6.4e-05 4096 4.59107e-41 810 382200 69.6916 1375.79 2097.28 3542.81 3542.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 6.4e-05 4096 4.56795e-41 810 381952 69.668 1612.8 2096.22 3778.75 3778.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1780 6.4e-05 4096 4.55716e-41 810 382368 69.7058 2258.9 2095.4 4424.06 4424.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1780 6.4e-05 4096 4.5758e-41 810 382360 69.6791 2429.54 2096.84 4596.11 4596.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1780 6.4e-05 4096 4.57888e-41 810 382368 69.6893 2294.65 2094.62 4459.01 4459.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 6.4e-05 4096 4.58239e-41 810 382312 69.6901 1162.84 2096.68 3329.26 3329.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 6.4e-05 4096 4.56865e-41 810 382336 69.675 1186.65 2094.79 3351.17 3351.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 6.4e-05 4096 4.58827e-41 810 382320 69.7055 1324.44 2095.07 3489.27 3489.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 6.4e-05 4096 4.56165e-41 810 382320 69.6845 1291.39 2095.41 3456.54 3456.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 6.4e-05 4096 4.56515e-41 810 382272 69.6968 1377.73 2094.75 3542.24 3542.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 6.4e-05 4096 4.57636e-41 810 382300 69.6819 1365.69 2096.89 3532.31 3532.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 6.4e-05 4096 4.57188e-41 810 382256 69.6877 1377.08 2096.68 3543.5 3543.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 6.4e-05 4096 4.57076e-41 810 382200 69.6975 1358.41 2094.69 3522.86 3522.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 6.4e-05 4096 4.58575e-41 810 382208 69.7038 1302.82 2096.77 3469.34 3469.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 6.4e-05 4096 4.56711e-41 810 382080 69.7021 1513.85 2096.17 3679.78 3679.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 6.4e-05 4096 4.5751e-41 810 382200 69.6852 1524.22 2096.86 3690.83 3690.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 6.4e-05 4096 4.5744e-41 810 381952 69.6645 1392.48 2095.9 3558.1 3558.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1780 6.4e-05 4096 4.57328e-41 820 382272 69.7321 2367.53 2095.16 4532.47 4532.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1780 6.4e-05 4096 4.58799e-41 820 382240 69.7276 2431.7 2096.94 4598.42 4598.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1780 6.4e-05 4096 4.59037e-41 820 382224 69.7227 2147.74 2095.14 4312.66 4312.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 6.4e-05 4096 4.56865e-41 820 382256 69.7289 1155.31 2096.93 3322.02 3322.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 6.4e-05 4096 4.57216e-41 820 382208 69.7242 1165.53 2096.93 3332.24 3332.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 6.4e-05 4096 4.58967e-41 820 382176 69.7186 1405.35 2096.83 3571.95 3572.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 6.4e-05 4096 4.56165e-41 820 382032 69.7319 978.085 2096.35 3144.22 3144.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 6.4e-05 4096 4.58491e-41 820 382160 69.7275 1349.02 2094.77 3513.57 3513.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 6.4e-05 4096 4.57552e-41 820 382080 69.7198 944.222 2094.75 3108.75 3108.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 6.4e-05 4096 4.57566e-41 820 382176 69.7291 1274.63 2096.42 3440.83 3440.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 6.4e-05 4096 4.55632e-41 820 382080 69.7227 908.367 2096.95 3075.1 3075.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 6.4e-05 4096 4.58155e-41 820 382200 69.7201 1326.2 2095.11 3491.09 3491.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 6.4e-05 4096 4.56879e-41 820 382000 69.7349 934.468 2094.91 3099.17 3099.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 6.4e-05 4096 4.57944e-41 820 382144 69.729 1695.39 2095.2 3860.37 3860.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 6.4e-05 4096 4.5587e-41 820 381920 69.7204 1110.93 2096.04 3276.75 3276.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 6.4e-05 4096 4.57496e-41 820 382080 69.7366 1623.03 2094.18 3787.01 3787.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 6.4e-05 4096 4.58337e-41 820 381840 69.718 1100.21 2093.94 3263.92 3263.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 6.4e-05 4096 4.5779e-41 820 382080 69.7428 1580.87 2094.93 3745.6 3745.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 6.4e-05 4096 4.55702e-41 820 381952 69.7199 1066.31 2094.92 3231 3231.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 6.4e-05 4096 4.58112e-41 820 382080 69.7242 1383 2096.96 3549.74 3549.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 6.4e-05 4096 4.56655e-41 820 381696 69.7303 964.989 2094.1 3128.87 3128.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 6.4e-05 4096 4.57678e-41 820 382000 69.718 1423.86 2096.1 3589.73 3589.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 6.4e-05 4096 4.56389e-41 820 381600 69.6932 1015.2 2095.27 3180.22 3180.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1780 6.4e-05 4096 4.55842e-41 816 382304 69.7306 2239.32 2095.37 4404.47 4404.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1780 6.4e-05 4096 4.55828e-41 816 382320 69.7353 2126.05 2096.91 4292.75 4292.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 6.4e-05 4096 4.57902e-41 816 382272 69.7365 1110.27 2094.97 3275.03 3275.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1780 6.4e-05 4096 4.55632e-41 816 382176 69.7347 2238.09 2096.67 4404.54 4404.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 6.4e-05 4096 4.57454e-41 816 382256 69.7385 1279.81 2094.98 3444.58 3444.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1780 6.4e-05 4096 4.56193e-41 816 382144 69.7303 2660.59 2096.39 4826.76 4826.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 6.4e-05 4096 4.58267e-41 816 382272 69.7421 1240.74 2095 3405.54 3405.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 6.4e-05 4096 4.55997e-41 816 382208 69.7428 831.744 2094.64 2996.18 2996.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 6.4e-05 4096 4.57748e-41 816 382248 69.7311 1341.62 2096.98 3508.38 3508.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 6.4e-05 4096 4.56683e-41 816 382176 69.7549 940.067 2096.76 3106.63 3106.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 6.4e-05 4096 4.58183e-41 816 382240 69.7411 1268.95 2096.99 3435.73 3435.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 6.4e-05 4096 4.56935e-41 816 382080 69.7446 908.678 2094.55 3073.03 3073.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 6.4e-05 4096 4.57216e-41 816 382176 69.7528 1632.33 2095.03 3797.17 3797.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 6.4e-05 4096 4.58014e-41 816 382080 69.7365 1054.12 2095.09 3219.01 3219.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 6.4e-05 4096 4.57944e-41 816 382200 69.7283 1609.21 2094.89 3773.88 3773.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 6.4e-05 4096 4.56487e-41 816 382000 69.7641 1091.32 2095.92 3257.06 3257.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 6.4e-05 4096 4.56207e-41 816 382144 69.7416 1578.34 2094.14 3742.27 3742.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 6.4e-05 4096 4.57482e-41 816 381920 69.7123 1041.49 2093.81 3205.07 3205.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 6.4e-05 4096 4.57356e-41 816 382200 69.7253 1524.39 2096.78 3690.94 3691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 6.4e-05 4096 4.58631e-41 816 382080 69.7307 985.47 2096.98 3152.23 3152.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 6.4e-05 4096 4.58939e-41 816 382208 69.7405 1460.72 2095.52 3626.03 3626.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 6.4e-05 4096 4.56347e-41 816 381952 69.7391 987.347 2094.6 3151.74 3151.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1780 6.4e-05 4096 4.56137e-41 825 382208 69.6899 2421.38 2097.01 4588.13 4588.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1780 6.4e-05 4096 4.59023e-41 825 382200 69.6892 2103.57 2096.61 4269.93 4269.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1780 6.4e-05 4096 4.56235e-41 825 382160 69.6975 2104.82 2094.53 4269.1 4269.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 6.4e-05 4096 4.5573e-41 825 382176 69.6889 1162.76 2094.98 3327.48 3327.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1780 6.4e-05 4096 4.56963e-41 825 382080 69.7016 2234.42 2094.26 4398.44 4398.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 6.4e-05 4096 4.56165e-41 825 382200 69.6875 1245.3 2095.45 3410.49 3410.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1780 6.4e-05 4096 4.57174e-41 825 382144 69.6953 2589.77 2096.87 4756.39 4756.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 6.4e-05 4096 4.56067e-41 825 382144 69.7092 1284.5 2094.9 3449.16 3449.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 6.4e-05 4096 4.58897e-41 825 382080 69.7011 862.386 2096.61 3028.75 3028.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 6.4e-05 4096 4.57622e-41 825 382176 69.7053 1353.41 2095.4 3518.57 3518.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 6.4e-05 4096 4.56095e-41 825 382032 69.7006 972.73 2096.66 3139.15 3139.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 6.4e-05 4096 4.59079e-41 825 382160 69.6912 1312.46 2096.54 3478.75 3478.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 6.4e-05 4096 4.59107e-41 825 382080 69.718 923.166 2095.02 3087.96 3088.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 6.4e-05 4096 4.55772e-41 825 382080 69.6993 1606.26 2094.76 3770.77 3770.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 6.4e-05 4096 4.58407e-41 825 381888 69.6832 1080.48 2093.7 3243.92 3243.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 6.4e-05 4096 4.58939e-41 825 382100 69.6821 1609.63 2096.83 3776.19 3776.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 6.4e-05 4096 4.56501e-41 825 382000 69.7075 1086.53 2096.47 3252.77 3252.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 6.4e-05 4096 4.58603e-41 825 382144 69.6952 1557.31 2095.43 3722.49 3722.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 6.4e-05 4096 4.58351e-41 825 381920 69.6813 1022.86 2094.44 3187.04 3187.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 6.4e-05 4096 4.58617e-41 825 382080 69.698 1506.61 2095.15 3671.51 3671.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 6.4e-05 4096 4.55744e-41 825 381840 69.6852 999.017 2096.15 3164.9 3164.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 6.4e-05 4096 4.58855e-41 825 382080 69.7071 1447.2 2096.86 3613.82 3613.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 6.4e-05 4096 4.55674e-41 825 381952 69.7083 1028.88 2094.85 3193.49 3193.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1780 6.4e-05 4096 4.57033e-41 832 382144 69.7469 2109.8 2095.05 4274.66 4274.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1780 6.4e-05 4096 4.56935e-41 832 382080 69.768 2109.4 2094.9 4274.13 4274.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1780 6.4e-05 4096 4.57342e-41 832 382120 69.7436 2158.67 2096.96 4325.43 4325.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1780 6.4e-05 4096 4.56277e-41 832 382080 69.7348 2159.85 2095.01 4324.65 4324.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 6.4e-05 4096 4.55828e-41 832 382128 69.7318 1188.76 2094.66 3353.2 3353.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1780 6.4e-05 4096 4.58883e-41 832 382080 69.7367 2436.55 2094.94 4601.29 4601.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 6.4e-05 4096 4.57202e-41 832 382088 69.7475 1164.68 2096.93 3331.42 3331.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 6.4e-05 4096 4.59023e-41 832 382032 69.7365 759.062 2096.46 2925.31 2925.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1780 6.4e-05 4096 4.58323e-41 832 381864 69.735 2152.28 2095.88 4317.95 4318.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 6.4e-05 4096 4.55772e-41 832 382080 69.7609 1185.72 2096.4 3351.93 3351.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 6.4e-05 4096 4.58841e-41 832 381952 69.7614 809.769 2094.91 2974.5 2974.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 6.4e-05 4096 4.57146e-41 832 381888 69.7404 672.768 2094.24 2836.8 2836.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 6.4e-05 4096 4.55632e-41 832 382104 69.747 1666.53 2094.74 3831.08 3831.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 6.4e-05 4096 4.5772e-41 832 382032 69.7325 1064.07 2095.44 3229.31 3229.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 6.4e-05 4096 4.57804e-41 832 381888 69.7434 868.818 2096.94 3035.55 3035.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 6.4e-05 4096 4.55674e-41 832 382080 69.7487 1556.25 2094.94 3720.99 3721.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 6.4e-05 4096 4.58169e-41 832 381920 69.7324 1053.89 2096.35 3220.03 3220.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 6.4e-05 4096 4.57972e-41 832 381840 69.7408 882.418 2096.35 3048.56 3048.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 6.4e-05 4096 4.57216e-41 832 382080 69.7283 1472.42 2094.95 3637.16 3637.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 6.4e-05 4096 4.58743e-41 832 381888 69.7629 956.449 2114.86 3141.13 3141.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 6.4e-05 4096 4.5594e-41 832 381888 69.7319 833.149 2097.22 3000.15 3000.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 6.4e-05 4096 4.56977e-41 832 382000 69.7462 1455.86 2096.21 3621.87 3621.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 6.4e-05 4096 4.57412e-41 832 381800 69.7098 1016.95 2094.42 3181.13 3181.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1780 6.4e-05 4096 4.58337e-41 832 381600 69.7197 841.222 2093.27 3004.26 3004.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 6.4e-05 4096 4.56109e-41 832 382032 69.7381 1414.99 2096.94 3581.73 3581.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 6.4e-05 4096 4.5751e-41 832 381920 69.7497 988.11 2096.35 3154.26 3154.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 6.4e-05 4096 4.57622e-41 832 381696 69.7377 810.792 2094.33 2974.91 2974.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 6.4e-05 4096 4.56823e-41 832 381960 69.7531 1398.62 2096.49 3564.92 3564.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 6.4e-05 4096 4.5758e-41 832 381840 69.7397 991.478 2094.6 3155.88 3155.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 6.4e-05 4096 4.5559e-41 832 381600 69.7382 823.624 2093.56 2986.97 2987.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 6.4e-05 4096 4.57356e-41 832 381952 69.7445 1393.22 2096.11 3559.12 3559.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 6.4e-05 4096 4.58014e-41 832 381696 69.7313 942.609 2094.21 3106.6 3106.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 6.4e-05 4096 4.55898e-41 832 381696 69.7385 863.061 2096.55 3029.4 3029.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1780 6.4e-05 4096 4.55674e-41 840 382080 69.6794 2207.37 2094.76 4371.86 4371.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1780 6.4e-05 4096 4.58561e-41 840 382016 69.6873 2213 2096.52 4379.27 4379.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1780 6.4e-05 4096 4.57664e-41 840 382040 69.6996 2438.05 2095 4602.81 4602.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1780 6.4e-05 4096 4.5716e-41 840 382000 69.7105 2436.61 2097.23 4603.6 4603.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1780 6.4e-05 4096 4.55997e-41 840 381960 69.6914 2431.17 2096.98 4597.89 4597.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 6.4e-05 4096 4.5758e-41 840 382032 69.7019 1153.93 2095.32 3319.01 3319.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1780 6.4e-05 4096 4.56221e-41 840 381984 69.6999 2123.03 2096.51 4289.29 4289.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1780 6.4e-05 4096 4.58267e-41 840 381888 69.7037 2134.21 2096.56 4300.53 4300.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 6.4e-05 4096 4.57622e-41 840 382032 69.6909 1645.22 2096.82 3811.79 3811.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 6.4e-05 4096 4.58014e-41 840 381920 69.7078 1029.3 2096.73 3195.79 3195.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1780 6.4e-05 4096 4.55576e-41 840 381864 69.6914 3185.48 2096.32 5351.55 5351.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 6.4e-05 4096 4.57356e-41 840 382016 69.6873 1517.94 2094.48 3682.17 3682.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 6.4e-05 4096 4.57258e-41 840 381952 69.694 983.6 2095.32 3148.67 3148.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 6.4e-05 4096 4.58337e-41 840 381888 69.6957 792.21 2094.53 2956.49 2956.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 6.4e-05 4096 4.5716e-41 840 382032 69.6857 1550.17 2094.9 3714.8 3714.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 6.4e-05 4096 4.55898e-41 840 381888 69.7005 1011.98 2096.15 3177.88 3177.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 6.4e-05 4096 4.5709e-41 840 381888 69.6862 892.631 2094.75 3057.13 3057.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 6.4e-05 4096 4.56375e-41 840 381600 69.6642 794.544 2095.96 2960.22 2960.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 6.4e-05 4096 4.58211e-41 840 382000 69.7172 1462.2 2096.77 3628.74 3628.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 6.4e-05 4096 4.56795e-41 840 381920 69.6855 991.164 2096.02 3156.92 3156.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 6.4e-05 4096 4.57342e-41 840 381840 69.7143 828.994 2096.78 2995.54 2995.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 6.4e-05 4096 4.5765e-41 840 381760 69.6887 831.787 2096.77 2998.3 2998.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 6.4e-05 4096 4.59037e-41 840 381984 69.6934 1386.63 2095.35 3551.73 3551.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 6.4e-05 4096 4.5758e-41 840 381888 69.7093 980.865 2096.98 3147.61 3147.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 6.4e-05 4096 4.59023e-41 840 381600 69.673 807.021 2096.16 2972.91 2972.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 6.4e-05 4096 4.55604e-41 840 381696 69.6836 758.086 2095.21 2923.03 2923.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 6.4e-05 4096 4.58183e-41 840 382000 69.5563 1426.14 2097.03 3592.79 3592.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 6.4e-05 4096 4.56697e-41 840 381800 69.7008 971.012 2094.61 3135.37 3135.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1780 6.4e-05 4096 4.57062e-41 840 381600 69.6011 860.287 2095.41 3025.35 3025.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 6.4e-05 4096 4.56067e-41 840 381600 69.7018 772.047 2094.59 2936.39 2936.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1780 6.4e-05 4096 4.57314e-41 816 382304 69.7385 2415.15 2096.61 4581.55 4581.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1780 6.4e-05 4096 4.57426e-41 816 382272 69.7315 2412.8 2095.03 4577.61 4577.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1780 6.4e-05 4096 4.58813e-41 816 382176 69.7512 2415.39 2096.27 4581.46 4581.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1780 6.4e-05 4096 4.58155e-41 816 382320 69.7446 2078.35 2097 4245.15 4245.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1780 6.4e-05 4096 4.55548e-41 816 382240 69.7465 2132.49 2096.54 4298.83 4298.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1780 6.4e-05 4096 4.58407e-41 816 382200 69.7261 2131.76 2096.98 4298.52 4298.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 6.4e-05 4096 4.56081e-41 816 382272 69.7259 1542.96 2095.3 3708.03 3708.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 6.4e-05 4096 4.56039e-41 816 382176 69.7343 967.422 2094.24 3131.45 3131.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1780 6.4e-05 4096 4.57608e-41 816 382176 69.7307 2893.19 2095.3 5058.28 5058.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1780 6.4e-05 4096 4.56893e-41 816 382080 69.7406 2922.33 2094.76 5086.89 5086.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 6.4e-05 4096 4.56361e-41 816 382256 69.7404 1425.49 2096.24 3591.53 3591.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 6.4e-05 4096 4.57748e-41 816 382144 69.7344 914.209 2094.64 3078.64 3078.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 6.4e-05 4096 4.56753e-41 816 382032 69.7487 751.815 2094.48 2916.1 2916.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1780 6.4e-05 4096 4.56585e-41 816 381920 69.6974 2663.18 2095.7 4828.64 4828.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 6.4e-05 4096 4.57188e-41 816 382272 69.7366 1384.76 2095.38 3549.93 3549.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 6.4e-05 4096 4.55534e-41 816 382208 69.7347 902.027 2095.26 3067.08 3067.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 6.4e-05 4096 4.58995e-41 816 382080 69.761 761.178 2096.46 2927.45 2927.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 6.4e-05 4096 4.55604e-41 816 381952 69.7365 670.986 2096.55 2837.33 2837.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 6.4e-05 4096 4.57188e-41 816 382248 69.7344 1356.66 2094.78 3521.22 3521.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 6.4e-05 4096 4.56753e-41 816 382176 69.7404 945.435 2096.73 3111.96 3112.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 6.4e-05 4096 4.56319e-41 816 382104 69.7249 796.766 2096.75 2963.3 2963.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 6.4e-05 4096 4.56431e-41 816 381888 69.7453 798.038 2095.99 2963.83 2963.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 6.4e-05 4096 4.57033e-41 816 382240 69.7414 1350.66 2096.37 3516.83 3516.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 6.4e-05 4096 4.55548e-41 816 382080 69.7437 954.885 2094.51 3119.19 3119.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 6.4e-05 4096 4.55548e-41 816 382080 69.7377 789.455 2095 2954.25 2954.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 6.4e-05 4096 4.58197e-41 816 381760 69.7138 737.903 2095.22 2902.89 2902.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1780 6.4e-05 4096 4.58687e-41 850 381984 69.7312 2476.28 2096.73 4642.79 4642.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1780 6.4e-05 4096 4.58799e-41 850 381952 69.7334 2489.55 2095.54 4654.88 4654.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1780 6.4e-05 4096 4.58393e-41 850 381888 69.7384 2473.56 2096.99 4640.34 4640.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1780 6.4e-05 4096 4.56501e-41 850 381960 69.7245 2133.43 2095.42 4298.62 4298.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1780 6.4e-05 4096 4.58323e-41 850 381920 69.7281 2131.36 2095.23 4296.38 4296.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1780 6.4e-05 4096 4.56935e-41 850 381840 69.7463 2167.78 2095.22 4332.8 4332.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1780 6.4e-05 4096 4.58841e-41 850 381760 69.7651 2125.42 2094.88 4290.12 4290.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 6.4e-05 4096 4.58295e-41 850 381936 69.7561 1579.15 2096.78 3745.74 3745.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 6.4e-05 4096 4.5793e-41 850 381888 69.7538 984.721 2096.94 3151.47 3151.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1780 6.4e-05 4096 4.57748e-41 850 381744 69.738 3008.46 2096.51 5174.76 5174.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1780 6.4e-05 4096 4.56179e-41 850 381696 69.7549 3005.56 2095.96 5171.32 5171.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 6.4e-05 4096 4.59093e-41 850 381920 69.7365 1454.24 2096.75 3620.79 3620.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 6.4e-05 4096 4.58253e-41 850 381808 69.7405 935.299 2096.49 3101.58 3101.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 6.4e-05 4096 4.56977e-41 850 381696 69.7376 768.786 2094.36 2932.93 2932.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1780 6.4e-05 4096 4.57426e-41 850 381696 69.7399 2665.79 2096.76 4832.34 4832.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 6.4e-05 4096 4.58183e-41 850 381952 69.7487 1438.43 2097.71 3605.94 3606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 6.4e-05 4096 4.56529e-41 850 381824 69.7547 935.556 2095.15 3100.51 3100.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 6.4e-05 4096 4.5594e-41 850 381696 69.7405 799.992 2096.25 2966.04 2966.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 6.4e-05 4096 4.58603e-41 850 381696 69.7504 711.121 2094.3 2875.23 2875.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 6.4e-05 4096 4.57244e-41 850 381888 69.7549 1477.41 2094.88 3642.1 3642.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 6.4e-05 4096 4.57272e-41 850 381744 69.7345 1048.03 2094.53 3212.34 3212.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 6.4e-05 4096 4.56739e-41 850 381672 69.7405 862.781 2094.52 3027.1 3027.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 6.4e-05 4096 4.56879e-41 850 381600 69.7761 818.774 2094.67 2983.27 2983.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 6.4e-05 4096 4.58239e-41 850 381600 69.745 746.859 2095.39 2912.05 2912.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 6.4e-05 4096 4.56459e-41 850 381920 69.7467 1422.13 2095.09 3587.02 3587.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 6.4e-05 4096 4.58477e-41 850 381760 69.7446 981.25 2096.37 3147.42 3147.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 6.4e-05 4096 4.56557e-41 850 381600 69.7508 835.444 2094.76 3000.01 3000.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 6.4e-05 4096 4.56319e-41 850 381440 69.7242 763.233 2093.84 2926.86 2926.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 6.4e-05 4096 4.57874e-41 850 381600 69.7262 732.708 2095.16 2897.64 2897.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1780 6.4e-05 4096 4.57454e-41 840 382080 69.6883 2236.22 2095.22 4401.19 4401.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1780 6.4e-05 4096 4.57944e-41 840 382016 69.6996 2234.1 2096.94 4400.8 4400.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1780 6.4e-05 4096 4.57076e-41 840 381984 69.702 2234.1 2094.99 4398.85 4398.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1780 6.4e-05 4096 4.57902e-41 840 381952 69.6861 2238.85 2097 4405.59 4405.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1780 6.4e-05 4096 4.55534e-41 840 382040 69.7029 2983.82 2096.51 5150.09 5150.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1780 6.4e-05 4096 4.56641e-41 840 382000 69.6771 2983.39 2095 5148.12 5148.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1780 6.4e-05 4096 4.58112e-41 840 381960 69.6956 2985.51 2096.49 5151.75 5151.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1780 6.4e-05 4096 4.56669e-41 840 381920 69.6889 2984.43 2097 5151.17 5151.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 6.4e-05 4096 4.55744e-41 840 382032 69.6812 1431.59 2096.51 3597.83 3597.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 6.4e-05 4096 4.56515e-41 840 381984 69.6895 910.135 2096.96 3076.85 3076.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1780 6.4e-05 4096 4.573e-41 840 381888 69.6934 2587.74 2096.71 4754.2 4754.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1780 6.4e-05 4096 4.56011e-41 840 381888 69.6852 2589.27 2095.16 4754.16 4754.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1780 6.4e-05 4096 4.56137e-41 840 381840 69.6996 2588.48 2095.32 4753.56 4753.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 6.4e-05 4096 4.57426e-41 840 382032 69.6932 1372.54 2094.94 3537.22 3537.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 6.4e-05 4096 4.55744e-41 840 381920 69.6965 878.51 2096.72 3044.98 3045.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 6.4e-05 4096 4.56291e-41 840 381864 69.7037 744.742 2096.3 2910.8 2910.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 6.4e-05 4096 4.5559e-41 840 381696 69.6798 655.48 2096.15 2821.37 2821.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1780 6.4e-05 4096 4.56795e-41 840 381640 69.6648 2382.66 2095.92 4548.3 4548.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 6.4e-05 4096 4.57118e-41 840 382016 69.6939 1304.67 2096.76 3471.18 3471.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 6.4e-05 4096 4.56025e-41 840 381952 69.717 899.205 2096.99 3065.96 3066.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 6.4e-05 4096 4.59023e-41 840 381888 69.698 746.729 2097.01 2913.49 2913.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 6.4e-05 4096 4.57776e-41 840 381696 69.6897 695.671 2096.08 2861.49 2861.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 6.4e-05 4096 4.56823e-41 840 381760 69.6968 632.402 2115.11 2817.26 2817.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1780 6.4e-05 4096 4.57734e-41 832 382144 69.7446 2119.79 2095.08 4284.67 4284.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1780 6.4e-05 4096 4.58407e-41 832 382080 69.7446 2121.7 2094.77 4286.27 4286.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1780 6.4e-05 4096 4.58561e-41 832 382080 69.7276 2121.1 2096.86 4287.75 4287.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1780 6.4e-05 4096 4.58407e-41 832 381952 69.7343 2116.75 2096.06 4282.6 4282.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1780 6.4e-05 4096 4.57356e-41 832 382120 69.7307 2800.85 2096.53 4967.16 4967.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1780 6.4e-05 4096 4.58631e-41 832 382080 69.7446 2800.94 2096.99 4967.73 4967.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1780 6.4e-05 4096 4.58155e-41 832 381960 69.7377 2744.61 2094.62 4909.03 4909.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1780 6.4e-05 4096 4.59093e-41 832 381920 69.7483 2740.67 2094.35 4904.82 4904.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1780 6.4e-05 4096 4.56221e-41 832 381800 69.7054 2800.74 2094.49 4965 4965.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 6.4e-05 4096 4.57692e-41 832 382128 69.7549 1371.13 2095.1 3536.03 3536.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 6.4e-05 4096 4.55548e-41 832 382080 69.7365 865.501 2096.84 3032.13 3032.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1780 6.4e-05 4096 4.56235e-41 832 382032 69.7257 2469.64 2096.54 4635.96 4636.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1780 6.4e-05 4096 4.57552e-41 832 381888 69.7538 2470.66 2096.34 4636.81 4636.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1780 6.4e-05 4096 4.57622e-41 832 381840 69.7446 2473.41 2094.89 4638.1 4638.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 6.4e-05 4096 4.56963e-41 832 382088 69.7413 1290.51 2094.85 3455.15 3455.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 6.4e-05 4096 4.56445e-41 832 382032 69.7435 831.375 2096.92 2998.09 2998.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 6.4e-05 4096 4.55772e-41 832 381864 69.7349 702.556 2094.51 2866.86 2866.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 6.4e-05 4096 4.55954e-41 832 381920 69.7372 622.58 2094.96 2787.33 2787.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1780 6.4e-05 4096 4.56319e-41 832 381640 69.73 2281.96 2094.08 4445.82 4445.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 6.4e-05 4096 4.55983e-41 832 382080 69.7396 1280.07 2094.88 3444.75 3444.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 6.4e-05 4096 4.57944e-41 832 381952 69.7456 871.291 2094.56 3035.65 3035.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 6.4e-05 4096 4.58014e-41 832 381888 69.7547 722.362 2094.8 2886.97 2887.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 6.4e-05 4096 4.56235e-41 832 381696 69.718 668.063 2094.36 2832.19 2832.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 6.4e-05 4096 4.58939e-41 832 381760 69.7339 614.701 2096.52 2781.01 2781.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 6.4e-05 4096 4.56879e-41 832 381696 69.7403 585.284 2094.73 2749.8 2749.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1780 6.4e-05 4096 4.57216e-41 896 381520 69.7426 2511.8 2097.05 4678.65 4678.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1780 6.4e-05 4096 4.57188e-41 896 381504 69.7365 2485.24 2095.12 4650.15 4650.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1780 6.4e-05 4096 4.57482e-41 896 381440 69.7283 2482.1 2115.09 4666.97 4667.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1780 6.4e-05 4096 4.59107e-41 896 381408 69.7221 2484.29 2096.38 4650.45 4650.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1780 6.4e-05 4096 4.58687e-41 896 381312 69.7528 2482.01 2094.89 4646.71 4646.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1780 6.4e-05 4096 4.58337e-41 896 381280 69.762 2481.71 2096.61 4648.14 4648.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1780 6.4e-05 4096 4.5566e-41 896 381312 69.7385 2481.48 2094.55 4645.82 4645.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1780 6.4e-05 4096 4.56263e-41 896 381248 69.7509 2482.39 2096.77 4648.97 4649.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1780 6.4e-05 4096 4.56501e-41 896 381184 69.7488 2480.87 2094.32 4645 4645.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1780 6.4e-05 4096 4.56907e-41 840 381696 69.6832 2235.72 2095.89 4401.35 4401.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1780 6.4e-05 4096 4.58743e-41 832 381920 69.7385 2120.6 2096.43 4286.81 4286.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1780 6.4e-05 4096 4.56123e-41 850 381640 69.7519 2124.61 2094.71 4289.13 4289.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1780 6.4e-05 4096 4.56879e-41 816 381920 69.7389 2073.46 2096.32 4239.58 4239.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1780 6.4e-05 4096 4.56417e-41 832 381952 69.7461 2109.2 2095.06 4274.06 4274.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1780 6.4e-05 4096 4.57958e-41 832 381600 69.7488 2814.42 2094.45 4978.67 4978.73
