#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55bc46e2a440 .scope module, "axi4_testbench" "axi4_testbench" 2 5;
 .timescale -9 -12;
v0x55bc46e2da90_0 .var "clk", 0 0;
v0x55bc46e7e9d0_0 .var "done", 0 0;
v0x55bc46e7ea90_0 .var "read_addr", 1 0;
v0x55bc46e7eb80_0 .net "read_addr_ready", 0 0, v0x55bc46e7bae0_0;  1 drivers
v0x55bc46e7ec70_0 .var "read_addr_valid", 0 0;
v0x55bc46e7edb0_0 .net "read_data", 31 0, L_0x55bc46e80000;  1 drivers
v0x55bc46e7eec0_0 .var "read_data_ready", 0 0;
v0x55bc46e7efb0_0 .net "read_data_valid", 0 0, L_0x55bc46e80070;  1 drivers
o0x7f09e47a7438 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55bc46e7f0a0_0 .net "read_resp", 1 0, o0x7f09e47a7438;  0 drivers
v0x55bc46e7f160_0 .var "rst", 0 0;
v0x55bc46e7f250_0 .var "write_addr", 1 0;
v0x55bc46e7f360_0 .net "write_addr_ready", 0 0, v0x55bc46e7c620_0;  1 drivers
v0x55bc46e7f450_0 .var "write_addr_valid", 0 0;
v0x55bc46e7f540_0 .var "write_data", 31 0;
v0x55bc46e7f650_0 .net "write_data_ready", 0 0, v0x55bc46e7c880_0;  1 drivers
v0x55bc46e7f740_0 .var "write_data_valid", 0 0;
L_0x7f09e475e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bc46e7f830_0 .net "write_resp", 1 0, L_0x7f09e475e018;  1 drivers
v0x55bc46e7f940_0 .var "write_resp_ready", 0 0;
v0x55bc46e7fa30_0 .net "write_resp_valid", 0 0, v0x55bc46e7cba0_0;  1 drivers
S_0x55bc46e29d40 .scope module, "axi_periph" "axi_mapped_registers" 2 33, 3 1 0, S_0x55bc46e2a440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "axi_clk"
    .port_info 1 /INPUT 1 "axi_rstn"
    .port_info 2 /INPUT 32 "axi_write_data"
    .port_info 3 /INPUT 1 "write_data_valid"
    .port_info 4 /OUTPUT 1 "write_data_ready"
    .port_info 5 /INPUT 2 "axi_write_addr"
    .port_info 6 /INPUT 1 "write_addr_valid"
    .port_info 7 /OUTPUT 1 "write_addr_ready"
    .port_info 8 /OUTPUT 2 "axi_write_resp"
    .port_info 9 /INPUT 1 "write_resp_ready"
    .port_info 10 /OUTPUT 1 "write_resp_valid"
    .port_info 11 /INPUT 2 "axi_read_addr_i"
    .port_info 12 /INPUT 1 "read_addr_valid_i"
    .port_info 13 /OUTPUT 1 "read_addr_ready_o"
    .port_info 14 /OUTPUT 32 "axi_read_data_o"
    .port_info 15 /OUTPUT 1 "read_data_valid_o"
    .port_info 16 /INPUT 1 "read_data_ready_i"
    .port_info 17 /OUTPUT 2 "read_resp_o"
v0x55bc46e7dfd0_0 .array/port v0x55bc46e7dfd0, 0;
L_0x55bc46e7fb20 .functor BUFZ 32, v0x55bc46e7dfd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bc46e7dfd0_1 .array/port v0x55bc46e7dfd0, 1;
L_0x55bc46e7fbb0 .functor BUFZ 32, v0x55bc46e7dfd0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bc46e7dfd0_2 .array/port v0x55bc46e7dfd0, 2;
L_0x55bc46e7fc20 .functor BUFZ 32, v0x55bc46e7dfd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bc46e7dfd0_3 .array/port v0x55bc46e7dfd0, 3;
L_0x55bc46e7fc90 .functor BUFZ 32, v0x55bc46e7dfd0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bc46e7cf80_0 .net "axi_clk", 0 0, v0x55bc46e2da90_0;  1 drivers
v0x55bc46e7d040_0 .net "axi_read_addr_i", 1 0, v0x55bc46e7ea90_0;  1 drivers
v0x55bc46e7d0e0_0 .net "axi_read_data_o", 31 0, L_0x55bc46e80000;  alias, 1 drivers
v0x55bc46e7d180_0 .net "axi_rstn", 0 0, v0x55bc46e7f160_0;  1 drivers
v0x55bc46e7d220_0 .net "axi_write_addr", 1 0, v0x55bc46e7f250_0;  1 drivers
v0x55bc46e7d2c0_0 .net "axi_write_data", 31 0, v0x55bc46e7f540_0;  1 drivers
v0x55bc46e7d390_0 .net "axi_write_resp", 1 0, L_0x7f09e475e018;  alias, 1 drivers
v0x55bc46e7d460_0 .net "debug_d0", 31 0, L_0x55bc46e7fb20;  1 drivers
v0x55bc46e7d500_0 .net "debug_d1", 31 0, L_0x55bc46e7fbb0;  1 drivers
v0x55bc46e7d5c0_0 .net "debug_d2", 31 0, L_0x55bc46e7fc20;  1 drivers
v0x55bc46e7d6a0_0 .net "debug_d3", 31 0, L_0x55bc46e7fc90;  1 drivers
v0x55bc46e7d780_0 .var/i "i", 31 0;
v0x55bc46e7d860_0 .net "read_addr", 1 0, L_0x55bc46e7ff40;  1 drivers
v0x55bc46e7d950_0 .net "read_addr_ready_o", 0 0, v0x55bc46e7bae0_0;  alias, 1 drivers
v0x55bc46e7da20_0 .net "read_addr_valid_i", 0 0, v0x55bc46e7ec70_0;  1 drivers
v0x55bc46e7daf0_0 .var "read_data", 31 0;
v0x55bc46e7dbc0_0 .var "read_data_en", 0 0;
v0x55bc46e7dc90_0 .net "read_data_ready_i", 0 0, v0x55bc46e7eec0_0;  1 drivers
v0x55bc46e7dd60_0 .net "read_data_valid_o", 0 0, L_0x55bc46e80070;  alias, 1 drivers
v0x55bc46e7de30_0 .net "read_en", 0 0, v0x55bc46e7bd40_0;  1 drivers
v0x55bc46e7df00_0 .net "read_resp_o", 1 0, o0x7f09e47a7438;  alias, 0 drivers
v0x55bc46e7dfd0 .array "regs", 0 3, 31 0;
v0x55bc46e7e0a0_0 .net "write_addr", 1 0, L_0x55bc46e7fdc0;  1 drivers
v0x55bc46e7e170_0 .net "write_addr_ready", 0 0, v0x55bc46e7c620_0;  alias, 1 drivers
v0x55bc46e7e240_0 .net "write_addr_valid", 0 0, v0x55bc46e7f450_0;  1 drivers
v0x55bc46e7e310_0 .net "write_data", 31 0, L_0x55bc46e7fd00;  1 drivers
v0x55bc46e7e3e0_0 .net "write_data_ready", 0 0, v0x55bc46e7c880_0;  alias, 1 drivers
v0x55bc46e7e4b0_0 .net "write_data_valid", 0 0, v0x55bc46e7f740_0;  1 drivers
v0x55bc46e7e580_0 .net "write_en", 0 0, L_0x55bc46e7fe80;  1 drivers
v0x55bc46e7e650_0 .net "write_resp_ready", 0 0, v0x55bc46e7f940_0;  1 drivers
v0x55bc46e7e720_0 .net "write_resp_valid", 0 0, v0x55bc46e7cba0_0;  alias, 1 drivers
S_0x55bc46e4dc40 .scope module, "axi_inst" "axi_write_logic" 3 47, 4 1 0, S_0x55bc46e29d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "axi_clk"
    .port_info 1 /INPUT 1 "rstn"
    .port_info 2 /INPUT 2 "write_addr"
    .port_info 3 /INPUT 1 "write_addr_valid"
    .port_info 4 /OUTPUT 1 "write_addr_ready"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /INPUT 1 "write_data_valid"
    .port_info 7 /OUTPUT 1 "write_data_ready"
    .port_info 8 /INPUT 1 "write_resp_ready"
    .port_info 9 /OUTPUT 1 "write_resp_valid"
    .port_info 10 /OUTPUT 2 "write_resp"
    .port_info 11 /INPUT 2 "read_addr_i"
    .port_info 12 /INPUT 1 "read_addr_valid_i"
    .port_info 13 /OUTPUT 1 "read_addr_ready_o"
    .port_info 14 /OUTPUT 32 "read_data_o"
    .port_info 15 /OUTPUT 1 "read_data_valid_o"
    .port_info 16 /INPUT 1 "read_data_ready_i"
    .port_info 17 /OUTPUT 2 "read_resp_o"
    .port_info 18 /OUTPUT 32 "data_out"
    .port_info 19 /OUTPUT 2 "addr_out"
    .port_info 20 /OUTPUT 1 "data_valid"
    .port_info 21 /OUTPUT 2 "read_addr_to_user_o"
    .port_info 22 /OUTPUT 1 "read_addr_valid_to_user_o"
    .port_info 23 /INPUT 1 "read_data_user_valid_i"
    .port_info 24 /INPUT 32 "read_data_from_user_i"
L_0x55bc46e7fd00 .functor BUFZ 32, v0x55bc46e7b6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bc46e7fdc0 .functor BUFZ 2, v0x55bc46e2f190_0, C4<00>, C4<00>, C4<00>;
L_0x55bc46e7fe80 .functor AND 1, v0x55bc46e50fb0_0, v0x55bc46e2e5e0_0, C4<1>, C4<1>;
L_0x55bc46e7ff40 .functor BUFZ 2, v0x55bc46e7ba00_0, C4<00>, C4<00>, C4<00>;
L_0x55bc46e80000 .functor BUFZ 32, v0x55bc46e7bee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bc46e80070 .functor BUFZ 1, v0x55bc46e7bfc0_0, C4<0>, C4<0>, C4<0>;
v0x55bc46e2e5e0_0 .var "addr_done", 0 0;
v0x55bc46e2f190_0 .var "addr_latch", 1 0;
v0x55bc46e2f950_0 .var "addr_latch_delay", 1 0;
v0x55bc46e30000_0 .net "addr_out", 1 0, L_0x55bc46e7fdc0;  alias, 1 drivers
v0x55bc46e30ba0_0 .net "axi_clk", 0 0, v0x55bc46e2da90_0;  alias, 1 drivers
v0x55bc46e50fb0_0 .var "data_done", 0 0;
v0x55bc46e7b6a0_0 .var "data_latch", 31 0;
v0x55bc46e7b780_0 .net "data_out", 31 0, L_0x55bc46e7fd00;  alias, 1 drivers
v0x55bc46e7b860_0 .net "data_valid", 0 0, L_0x55bc46e7fe80;  alias, 1 drivers
v0x55bc46e7b920_0 .net "read_addr_i", 1 0, v0x55bc46e7ea90_0;  alias, 1 drivers
v0x55bc46e7ba00_0 .var "read_addr_latch", 1 0;
v0x55bc46e7bae0_0 .var "read_addr_ready_o", 0 0;
v0x55bc46e7bba0_0 .net "read_addr_to_user_o", 1 0, L_0x55bc46e7ff40;  alias, 1 drivers
v0x55bc46e7bc80_0 .net "read_addr_valid_i", 0 0, v0x55bc46e7ec70_0;  alias, 1 drivers
v0x55bc46e7bd40_0 .var "read_addr_valid_to_user_o", 0 0;
v0x55bc46e7be00_0 .net "read_data_from_user_i", 31 0, v0x55bc46e7daf0_0;  1 drivers
v0x55bc46e7bee0_0 .var "read_data_latch", 31 0;
v0x55bc46e7bfc0_0 .var "read_data_latched", 0 0;
v0x55bc46e7c080_0 .net "read_data_o", 31 0, L_0x55bc46e80000;  alias, 1 drivers
v0x55bc46e7c160_0 .net "read_data_ready_i", 0 0, v0x55bc46e7eec0_0;  alias, 1 drivers
v0x55bc46e7c220_0 .net "read_data_user_valid_i", 0 0, v0x55bc46e7dbc0_0;  1 drivers
v0x55bc46e7c2e0_0 .net "read_data_valid_o", 0 0, L_0x55bc46e80070;  alias, 1 drivers
v0x55bc46e7c3a0_0 .net "read_resp_o", 1 0, o0x7f09e47a7438;  alias, 0 drivers
v0x55bc46e7c480_0 .net "rstn", 0 0, v0x55bc46e7f160_0;  alias, 1 drivers
v0x55bc46e7c540_0 .net "write_addr", 1 0, v0x55bc46e7f250_0;  alias, 1 drivers
v0x55bc46e7c620_0 .var "write_addr_ready", 0 0;
v0x55bc46e7c6e0_0 .net "write_addr_valid", 0 0, v0x55bc46e7f450_0;  alias, 1 drivers
v0x55bc46e7c7a0_0 .net "write_data", 31 0, v0x55bc46e7f540_0;  alias, 1 drivers
v0x55bc46e7c880_0 .var "write_data_ready", 0 0;
v0x55bc46e7c940_0 .net "write_data_valid", 0 0, v0x55bc46e7f740_0;  alias, 1 drivers
v0x55bc46e7ca00_0 .net "write_resp", 1 0, L_0x7f09e475e018;  alias, 1 drivers
v0x55bc46e7cae0_0 .net "write_resp_ready", 0 0, v0x55bc46e7f940_0;  alias, 1 drivers
v0x55bc46e7cba0_0 .var "write_resp_valid", 0 0;
E_0x55bc46e33b00 .event posedge, v0x55bc46e30ba0_0;
    .scope S_0x55bc46e4dc40;
T_0 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e2f190_0;
    %assign/vec4 v0x55bc46e2f950_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55bc46e4dc40;
T_1 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7c480_0;
    %inv;
    %load/vec4 v0x55bc46e7c6e0_0;
    %load/vec4 v0x55bc46e7c620_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7c620_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e7c620_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bc46e4dc40;
T_2 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7c480_0;
    %inv;
    %load/vec4 v0x55bc46e7c940_0;
    %load/vec4 v0x55bc46e7c880_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7c880_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e7c880_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55bc46e4dc40;
T_3 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7c480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bc46e7b6a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bc46e2f190_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55bc46e7c940_0;
    %load/vec4 v0x55bc46e7c880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55bc46e7c7a0_0;
    %assign/vec4 v0x55bc46e7b6a0_0, 0;
T_3.2 ;
    %load/vec4 v0x55bc46e7c6e0_0;
    %load/vec4 v0x55bc46e7c620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
T_3.4 ;
    %load/vec4 v0x55bc46e7c540_0;
    %assign/vec4 v0x55bc46e2f190_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bc46e4dc40;
T_4 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7c480_0;
    %inv;
    %load/vec4 v0x55bc46e50fb0_0;
    %load/vec4 v0x55bc46e2e5e0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e50fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e2e5e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bc46e7c940_0;
    %load/vec4 v0x55bc46e7c880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e50fb0_0, 0;
T_4.2 ;
    %load/vec4 v0x55bc46e7c6e0_0;
    %load/vec4 v0x55bc46e7c620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e2e5e0_0, 0;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bc46e4dc40;
T_5 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7c480_0;
    %inv;
    %load/vec4 v0x55bc46e7cae0_0;
    %load/vec4 v0x55bc46e7cba0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7cba0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bc46e50fb0_0;
    %load/vec4 v0x55bc46e2e5e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e7cba0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bc46e4dc40;
T_6 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7c480_0;
    %inv;
    %load/vec4 v0x55bc46e7bc80_0;
    %load/vec4 v0x55bc46e7bae0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7bae0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e7bae0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bc46e4dc40;
T_7 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7c480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bc46e7ba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7bd40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55bc46e7bc80_0;
    %load/vec4 v0x55bc46e7bae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55bc46e7b920_0;
    %assign/vec4 v0x55bc46e7ba00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e7bd40_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bc46e7ba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7bd40_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55bc46e4dc40;
T_8 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7c480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bc46e7bee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7bfc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55bc46e7c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55bc46e7be00_0;
    %assign/vec4 v0x55bc46e7bee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e7bfc0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55bc46e7bfc0_0;
    %load/vec4 v0x55bc46e7c160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bc46e7bee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7bfc0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bc46e29d40;
T_9 ;
    %wait E_0x55bc46e33b00;
    %load/vec4 v0x55bc46e7d180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc46e7d780_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x55bc46e7d780_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55bc46e7d780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc46e7dfd0, 0, 4;
    %load/vec4 v0x55bc46e7d780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55bc46e7d780_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55bc46e7e580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55bc46e7e310_0;
    %load/vec4 v0x55bc46e7e0a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bc46e7dfd0, 0, 4;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55bc46e7de30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x55bc46e7d860_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55bc46e7dfd0, 4;
    %assign/vec4 v0x55bc46e7daf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55bc46e7dbc0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bc46e7daf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55bc46e7dbc0_0, 0;
T_9.7 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55bc46e2a440;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e2da90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f160_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bc46e7f540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f740_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc46e7f250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7e9d0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55bc46e2a440;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x55bc46e2da90_0;
    %inv;
    %store/vec4 v0x55bc46e2da90_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55bc46e2a440;
T_12 ;
    %vpi_call 2 61 "$dumpfile", "axi4-lite-tb.vcd" {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bc46e2a440 {0 0 0};
    %fork t_1, S_0x55bc46e2a440;
    %fork t_2, S_0x55bc46e2a440;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %vpi_call 2 67 "$monitor", "reg[0] %d\012", &A<v0x55bc46e7dfd0, 0> {0 0 0};
    %vpi_call 2 68 "$monitor", "reg[1] %d\012", &A<v0x55bc46e7dfd0, 1> {0 0 0};
    %vpi_call 2 69 "$monitor", "reg[2] %d\012", &A<v0x55bc46e7dfd0, 2> {0 0 0};
    %vpi_call 2 70 "$monitor", "reg[3] %d\012", &A<v0x55bc46e7dfd0, 3> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc46e7ea90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7ec70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc46e7eec0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bc46e33b00;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc46e7f160_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bc46e33b00;
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %pushi/vec4 1234, 0, 32;
    %store/vec4 v0x55bc46e7f540_0, 0, 32;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc46e7f740_0, 0, 1;
    %wait E_0x55bc46e33b00;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f740_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bc46e33b00;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55bc46e7f250_0, 0, 2;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc46e7f450_0, 0, 1;
    %wait E_0x55bc46e33b00;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7f450_0, 0, 1;
    %vpi_call 2 96 "$display", "start read" {0 0 0};
    %wait E_0x55bc46e33b00;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55bc46e7ea90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc46e7ec70_0, 0, 1;
    %wait E_0x55bc46e33b00;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7ec70_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bc46e33b00;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55bc46e7ea90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bc46e7ec70_0, 0, 1;
    %wait E_0x55bc46e33b00;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bc46e7ec70_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bc46e33b00;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
t_2 ;
    %pushi/vec4 25000, 0, 32;
T_12.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.11, 5;
    %jmp/1 T_12.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55bc46e33b00;
    %jmp T_12.10;
T_12.11 ;
    %pop/vec4 1;
    %load/vec4 v0x55bc46e7e9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %vpi_call 2 114 "$display", "Failure: timing out" {0 0 0};
    %vpi_call 2 115 "$finish" {0 0 0};
T_12.12 ;
    %end;
    .scope S_0x55bc46e2a440;
t_0 ;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "axi4_tb.v";
    "axi_mapped_registers.v";
    "axi4_lite.v";
