`timescale 1ns / 1ps

// By default, all Ultra RAM is configured to 64-bit wide X 4096 deep
module uram_2w_2r_we_x16 (
  input  wire            clk,
  input  wire            rst_n,
  input  wire [16-1:0]   ce0,
  input  wire [16-1:0]   ce1,
  input  wire [128-1:0]  we0,
  input  wire [128-1:0]  we1,
  input  wire [192-1:0]  addr0,
  input  wire [192-1:0]  addr1,
  input  wire [1024-1:0] wdata0,
  input  wire [1024-1:0] wdata1,
  output wire [1024-1:0] rdata0,
  output wire [1024-1:0] rdata1
  );

  wire [64-1:0] rdata0_w[0:16-1];
  wire [64-1:0] rdata1_w[0:16-1];

  uram_wex16_wrapper inst_8uram_we (
    .addr0_0 ( addr0[0+:12]  ),
    .addr0_1 ( addr0[12+:12] ),
    .addr0_2 ( addr0[24+:12] ),
    .addr0_3 ( addr0[36+:12] ),
    .addr0_4 ( addr0[48+:12] ),
    .addr0_5 ( addr0[60+:12] ),
    .addr0_6 ( addr0[72+:12] ),
    .addr0_7 ( addr0[84+:12] ),
    .addr0_8 ( addr0[96+:12]  ),
    .addr0_9 ( addr0[108+:12] ),
    .addr0_10 ( addr0[120+:12] ),
    .addr0_11 ( addr0[132+:12] ),
    .addr0_12 ( addr0[144+:12] ),
    .addr0_13 ( addr0[156+:12] ),
    .addr0_14 ( addr0[168+:12] ),
    .addr0_15 ( addr0[180+:12] ),    
    .addr1_0 ( addr1[0+:12]  ),
    .addr1_1 ( addr1[12+:12] ),
    .addr1_2 ( addr1[24+:12] ),
    .addr1_3 ( addr1[36+:12] ),
    .addr1_4 ( addr1[48+:12] ),
    .addr1_5 ( addr1[60+:12] ),
    .addr1_6 ( addr1[72+:12] ),
    .addr1_7 ( addr1[84+:12] ),
    .addr1_8 ( addr1[96+:12]  ),
    .addr1_9 ( addr1[108+:12] ),
    .addr1_10 ( addr1[120+:12] ),
    .addr1_11 ( addr1[132+:12] ),
    .addr1_12 ( addr1[144+:12] ),
    .addr1_13 ( addr1[156+:12] ),
    .addr1_14 ( addr1[168+:12] ),
    .addr1_15 ( addr1[180+:12] ),    
    .ce0_0 ( ce0[0] ),
    .ce0_1 ( ce0[1] ),
    .ce0_2 ( ce0[2] ),
    .ce0_3 ( ce0[3] ),
    .ce0_4 ( ce0[4] ),
    .ce0_5 ( ce0[5] ),
    .ce0_6 ( ce0[6] ),
    .ce0_7 ( ce0[7] ),
    .ce0_8 ( ce0[0] ),
    .ce0_9 ( ce0[9] ),
    .ce0_10 ( ce0[10] ),
    .ce0_11 ( ce0[11] ),
    .ce0_12 ( ce0[12] ),
    .ce0_13 ( ce0[13] ),
    .ce0_14 ( ce0[14] ),
    .ce0_15 ( ce0[15] ),    
    .ce1_0 ( ce1[0] ),
    .ce1_1 ( ce1[1] ),
    .ce1_2 ( ce1[2] ),
    .ce1_3 ( ce1[3] ),
    .ce1_4 ( ce1[4] ),
    .ce1_5 ( ce1[5] ),
    .ce1_6 ( ce1[6] ),
    .ce1_7 ( ce1[7] ),
    .ce1_8 ( ce1[8] ),
    .ce1_9 ( ce1[9] ),
    .ce1_10 ( ce1[10] ),
    .ce1_11 ( ce1[11] ),
    .ce1_12 ( ce1[12] ),
    .ce1_13 ( ce1[13] ),
    .ce1_14 ( ce1[14] ),
    .ce1_15 ( ce1[15] ),
    .clk_0  ( clk ),
    .rdata0_0 ( rdata0_w[0] ),
    .rdata0_1 ( rdata0_w[1] ),
    .rdata0_2 ( rdata0_w[2] ),
    .rdata0_3 ( rdata0_w[3] ),
    .rdata0_4 ( rdata0_w[4] ),
    .rdata0_5 ( rdata0_w[5] ),
    .rdata0_6 ( rdata0_w[6] ),
    .rdata0_7 ( rdata0_w[7] ),
    .rdata0_8 ( rdata0_w[8] ),
    .rdata0_9 ( rdata0_w[9] ),
    .rdata0_10 ( rdata0_w[10] ),
    .rdata0_11 ( rdata0_w[11] ),
    .rdata0_12 ( rdata0_w[12] ),
    .rdata0_13 ( rdata0_w[13] ),
    .rdata0_14 ( rdata0_w[14] ),
    .rdata0_15 ( rdata0_w[15] ),    
    .rdata1_0 ( rdata1_w[0] ),
    .rdata1_1 ( rdata1_w[1] ),
    .rdata1_2 ( rdata1_w[2] ),
    .rdata1_3 ( rdata1_w[3] ),
    .rdata1_4 ( rdata1_w[4] ),
    .rdata1_5 ( rdata1_w[5] ),
    .rdata1_6 ( rdata1_w[6] ),
    .rdata1_7 ( rdata1_w[7] ),
    .rdata1_8 ( rdata1_w[8] ),
    .rdata1_9 ( rdata1_w[9] ),
    .rdata1_10 ( rdata1_w[10] ),
    .rdata1_11 ( rdata1_w[11] ),
    .rdata1_12 ( rdata1_w[12] ),
    .rdata1_13 ( rdata1_w[13] ),
    .rdata1_14 ( rdata1_w[14] ),
    .rdata1_15 ( rdata1_w[15] ),    
    .rst_n_0  ( rst_n ),
    .wdata0_0 ( wdata0[0+:64]  ),
    .wdata0_1 ( wdata0[64+:64] ),
    .wdata0_2 ( wdata0[128+:64]),
    .wdata0_3 ( wdata0[192+:64]),
    .wdata0_4 ( wdata0[256+:64]),
    .wdata0_5 ( wdata0[320+:64]),
    .wdata0_6 ( wdata0[384+:64]),
    .wdata0_7 ( wdata0[448+:64]),
    .wdata0_8 ( wdata0[512+:64]  ),
    .wdata0_9 ( wdata0[576+:64] ),
    .wdata0_10 ( wdata0[640+:64]),
    .wdata0_11 ( wdata0[704+:64]),
    .wdata0_12 ( wdata0[768+:64]),
    .wdata0_13 ( wdata0[832+:64]),
    .wdata0_14 ( wdata0[896+:64]),
    .wdata0_15 ( wdata0[960+:64]),    
    .wdata1_0 ( wdata1[0+:64]  ),
    .wdata1_1 ( wdata1[64+:64] ),
    .wdata1_2 ( wdata1[128+:64]),
    .wdata1_3 ( wdata1[192+:64]),
    .wdata1_4 ( wdata1[256+:64]),
    .wdata1_5 ( wdata1[320+:64]),
    .wdata1_6 ( wdata1[384+:64]),
    .wdata1_7 ( wdata1[448+:64]),
    .wdata1_8 ( wdata1[512+:64]  ),
    .wdata1_9 ( wdata1[576+:64] ),
    .wdata1_10 ( wdata1[640+:64]),
    .wdata1_11 ( wdata1[704+:64]),
    .wdata1_12 ( wdata1[768+:64]),
    .wdata1_13 ( wdata1[832+:64]),
    .wdata1_14 ( wdata1[896+:64]),
    .wdata1_15 ( wdata1[960+:64]),    
    .we0_0 ( we0[0+:8] ),
    .we0_1 ( we0[8+:8] ),
    .we0_2 ( we0[16+:8] ),
    .we0_3 ( we0[24+:8] ),
    .we0_4 ( we0[32+:8] ),
    .we0_5 ( we0[40+:8] ),
    .we0_6 ( we0[48+:8] ),
    .we0_7 ( we0[56+:8] ),
    .we0_8 ( we0[64+:8] ),
    .we0_9 ( we0[72+:8] ),
    .we0_10 ( we0[80+:8] ),
    .we0_11 ( we0[88+:8] ),
    .we0_12 ( we0[96+:8] ),
    .we0_13 ( we0[104+:8] ),
    .we0_14 ( we0[112+:8] ),
    .we0_15 ( we0[120+:8] ),
    .we1_0 ( we1[0+:8] ),
    .we1_1 ( we1[8+:8] ),
    .we1_2 ( we1[16+:8] ),
    .we1_3 ( we1[24+:8] ),
    .we1_4 ( we1[32+:8] ),
    .we1_5 ( we1[40+:8] ),
    .we1_6 ( we1[48+:8] ),
    .we1_7 ( we1[56+:8] ),
    .we1_8 ( we1[64+:8] ),
    .we1_9 ( we1[72+:8] ),
    .we1_10 ( we1[80+:8] ),
    .we1_11 ( we1[88+:8] ),
    .we1_12 ( we1[96+:8] ),
    .we1_13 ( we1[104+:8] ),
    .we1_14 ( we1[112+:8] ),
    .we1_15 ( we1[120+:8] )    
  );

  assign rdata0 ={rdata0_w[15],rdata0_w[14],rdata0_w[13],rdata0_w[12],rdata0_w[11],rdata0_w[10],rdata0_w[9], rdata0_w[8],
                  rdata0_w[7], rdata0_w[6], rdata0_w[5], rdata0_w[4], rdata0_w[3], rdata0_w[2], rdata0_w[1], rdata0_w[0]};
  assign rdata1 ={rdata1_w[15],rdata1_w[14],rdata1_w[13],rdata1_w[12],rdata1_w[11],rdata1_w[10],rdata1_w[9], rdata1_w[8],
                  rdata1_w[7], rdata1_w[6], rdata1_w[5], rdata1_w[4], rdata1_w[3], rdata1_w[2], rdata1_w[1], rdata1_w[0]};

endmodule
