INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment8/Assignment8.srcs/sources_1/new/t_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment8/Assignment8.srcs/sim_1/new/tb_t_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_t_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ramdas/Vidyaleap/Assignment8/Assignment8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
