Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Feb 10 11:28:14 2018
| Host         : ashley-VirtualBox running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------+------------------+------------------+----------------+
|         Clock Signal         |               Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------------+------------------+------------------+----------------+
|  top_i/clk_wiz/inst/clk_out1 | top_i/vga_out_0/inst/CounterY[8]_i_1_n_0 |                  |                3 |              9 |
|  top_i/clk_wiz/inst/clk_out1 |                                          |                  |                4 |             12 |
+------------------------------+------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 9      |                     1 |
| 12     |                     1 |
+--------+-----------------------+


