{
  "module_name": "intel_dp.h",
  "hash_id": "2c6f4c0ebd2370db4e2664e12bb91333acc303e5dbeeb7633f3abfd6d58ebfad",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_dp.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_DP_H__\n#define __INTEL_DP_H__\n\n#include <linux/types.h>\n\nenum intel_output_format;\nenum pipe;\nenum port;\nstruct drm_connector_state;\nstruct drm_encoder;\nstruct drm_i915_private;\nstruct drm_modeset_acquire_ctx;\nstruct drm_dp_vsc_sdp;\nstruct intel_atomic_state;\nstruct intel_connector;\nstruct intel_crtc_state;\nstruct intel_digital_port;\nstruct intel_dp;\nstruct intel_encoder;\n\nstruct link_config_limits {\n\tint min_rate, max_rate;\n\tint min_lane_count, max_lane_count;\n\tint min_bpp, max_bpp;\n};\n\nvoid intel_edp_fixup_vbt_bpp(struct intel_encoder *encoder, int pipe_bpp);\nvoid intel_dp_adjust_compliance_config(struct intel_dp *intel_dp,\n\t\t\t\t       struct intel_crtc_state *pipe_config,\n\t\t\t\t       struct link_config_limits *limits);\nbool intel_dp_limited_color_range(const struct intel_crtc_state *crtc_state,\n\t\t\t\t  const struct drm_connector_state *conn_state);\nint intel_dp_min_bpp(enum intel_output_format output_format);\nbool intel_dp_init_connector(struct intel_digital_port *dig_port,\n\t\t\t     struct intel_connector *intel_connector);\nvoid intel_dp_set_link_params(struct intel_dp *intel_dp,\n\t\t\t      int link_rate, int lane_count);\nint intel_dp_get_link_train_fallback_values(struct intel_dp *intel_dp,\n\t\t\t\t\t    int link_rate, u8 lane_count);\nint intel_dp_get_active_pipes(struct intel_dp *intel_dp,\n\t\t\t      struct drm_modeset_acquire_ctx *ctx,\n\t\t\t      u8 *pipe_mask);\nint intel_dp_retrain_link(struct intel_encoder *encoder,\n\t\t\t  struct drm_modeset_acquire_ctx *ctx);\nvoid intel_dp_set_power(struct intel_dp *intel_dp, u8 mode);\nvoid intel_dp_configure_protocol_converter(struct intel_dp *intel_dp,\n\t\t\t\t\t   const struct intel_crtc_state *crtc_state);\nvoid intel_dp_sink_set_decompression_state(struct intel_dp *intel_dp,\n\t\t\t\t\t   const struct intel_crtc_state *crtc_state,\n\t\t\t\t\t   bool enable);\nvoid intel_dp_encoder_suspend(struct intel_encoder *intel_encoder);\nvoid intel_dp_encoder_shutdown(struct intel_encoder *intel_encoder);\nvoid intel_dp_encoder_flush_work(struct drm_encoder *encoder);\nint intel_dp_compute_config(struct intel_encoder *encoder,\n\t\t\t    struct intel_crtc_state *pipe_config,\n\t\t\t    struct drm_connector_state *conn_state);\nint intel_dp_dsc_compute_config(struct intel_dp *intel_dp,\n\t\t\t\tstruct intel_crtc_state *pipe_config,\n\t\t\t\tstruct drm_connector_state *conn_state,\n\t\t\t\tstruct link_config_limits *limits,\n\t\t\t\tint timeslots,\n\t\t\t\tbool recompute_pipe_bpp);\nbool intel_dp_has_hdmi_sink(struct intel_dp *intel_dp);\nbool intel_dp_is_edp(struct intel_dp *intel_dp);\nbool intel_dp_is_uhbr(const struct intel_crtc_state *crtc_state);\nbool intel_dp_is_port_edp(struct drm_i915_private *dev_priv, enum port port);\nenum irqreturn intel_dp_hpd_pulse(struct intel_digital_port *dig_port,\n\t\t\t\t  bool long_hpd);\nvoid intel_edp_backlight_on(const struct intel_crtc_state *crtc_state,\n\t\t\t    const struct drm_connector_state *conn_state);\nvoid intel_edp_backlight_off(const struct drm_connector_state *conn_state);\nvoid intel_edp_fixup_vbt_bpp(struct intel_encoder *encoder, int pipe_bpp);\nvoid intel_dp_mst_suspend(struct drm_i915_private *dev_priv);\nvoid intel_dp_mst_resume(struct drm_i915_private *dev_priv);\nint intel_dp_max_link_rate(struct intel_dp *intel_dp);\nint intel_dp_max_lane_count(struct intel_dp *intel_dp);\nint intel_dp_rate_select(struct intel_dp *intel_dp, int rate);\n\nvoid intel_dp_compute_rate(struct intel_dp *intel_dp, int port_clock,\n\t\t\t   u8 *link_bw, u8 *rate_select);\nbool intel_dp_source_supports_tps3(struct drm_i915_private *i915);\nbool intel_dp_source_supports_tps4(struct drm_i915_private *i915);\n\nbool intel_dp_get_colorimetry_status(struct intel_dp *intel_dp);\nint intel_dp_link_required(int pixel_clock, int bpp);\nint intel_dp_max_data_rate(int max_link_rate, int max_lanes);\nbool intel_dp_can_bigjoiner(struct intel_dp *intel_dp);\nbool intel_dp_needs_vsc_sdp(const struct intel_crtc_state *crtc_state,\n\t\t\t    const struct drm_connector_state *conn_state);\nvoid intel_dp_compute_psr_vsc_sdp(struct intel_dp *intel_dp,\n\t\t\t\t  const struct intel_crtc_state *crtc_state,\n\t\t\t\t  const struct drm_connector_state *conn_state,\n\t\t\t\t  struct drm_dp_vsc_sdp *vsc);\nvoid intel_write_dp_vsc_sdp(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state,\n\t\t\t    const struct drm_dp_vsc_sdp *vsc);\nvoid intel_dp_set_infoframes(struct intel_encoder *encoder, bool enable,\n\t\t\t     const struct intel_crtc_state *crtc_state,\n\t\t\t     const struct drm_connector_state *conn_state);\nvoid intel_read_dp_sdp(struct intel_encoder *encoder,\n\t\t       struct intel_crtc_state *crtc_state,\n\t\t       unsigned int type);\nbool intel_digital_port_connected(struct intel_encoder *encoder);\nint intel_dp_dsc_compute_bpp(struct intel_dp *intel_dp, u8 dsc_max_bpc);\nu16 intel_dp_dsc_get_output_bpp(struct drm_i915_private *i915,\n\t\t\t\tu32 link_clock, u32 lane_count,\n\t\t\t\tu32 mode_clock, u32 mode_hdisplay,\n\t\t\t\tbool bigjoiner,\n\t\t\t\tu32 pipe_bpp,\n\t\t\t\tu32 timeslots);\nu8 intel_dp_dsc_get_slice_count(struct intel_dp *intel_dp,\n\t\t\t\tint mode_clock, int mode_hdisplay,\n\t\t\t\tbool bigjoiner);\nbool intel_dp_need_bigjoiner(struct intel_dp *intel_dp,\n\t\t\t     int hdisplay, int clock);\n\nstatic inline unsigned int intel_dp_unused_lane_mask(int lane_count)\n{\n\treturn ~((1 << lane_count) - 1) & 0xf;\n}\n\nu32 intel_dp_mode_to_fec_clock(u32 mode_clock);\nu32 intel_dp_dsc_nearest_valid_bpp(struct drm_i915_private *i915, u32 bpp, u32 pipe_bpp);\n\nvoid intel_ddi_update_pipe(struct intel_atomic_state *state,\n\t\t\t   struct intel_encoder *encoder,\n\t\t\t   const struct intel_crtc_state *crtc_state,\n\t\t\t   const struct drm_connector_state *conn_state);\n\nbool intel_dp_initial_fastset_check(struct intel_encoder *encoder,\n\t\t\t\t    struct intel_crtc_state *crtc_state);\nvoid intel_dp_sync_state(struct intel_encoder *encoder,\n\t\t\t const struct intel_crtc_state *crtc_state);\n\nvoid intel_dp_check_frl_training(struct intel_dp *intel_dp);\nvoid intel_dp_pcon_dsc_configure(struct intel_dp *intel_dp,\n\t\t\t\t const struct intel_crtc_state *crtc_state);\nvoid intel_dp_phy_test(struct intel_encoder *encoder);\n\nvoid intel_dp_wait_source_oui(struct intel_dp *intel_dp);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}