
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of adder using mux

---

## âœ… Day 36 - full adder using mux

 **Description:**  
 This is based on truth table observation of full adder using only inputs to connect the output

![full adder using mux](./images/adder_schematic.png)

**Description:**  
  the scematic of  full adder using mux

 


### ðŸ”¬ Simulation Result

![Simulation Waveform](day-36/images/adder_using _mux.png)
 

**Description:**  
simulation results - 
simualtion results of full adder using mux
