
ADC_1C_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e0c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  08009ff0  08009ff0  00019ff0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4ec  0800a4ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a4ec  0800a4ec  0001a4ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a4f4  0800a4f4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4f4  0800a4f4  0001a4f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4f8  0800a4f8  0001a4f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a4fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000298  200001e0  0800a6dc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  0800a6dc  00020478  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013f2e  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aac  00000000  00000000  0003413e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f30  00000000  00000000  00036bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e08  00000000  00000000  00037b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027fcc  00000000  00000000  00038928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a53  00000000  00000000  000608f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fee65  00000000  00000000  00074347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001731ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005420  00000000  00000000  00173200  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009fd4 	.word	0x08009fd4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	08009fd4 	.word	0x08009fd4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a4 	b.w	8001038 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468c      	mov	ip, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 8083 	bne.w	8000e8a <__udivmoddi4+0x116>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d947      	bls.n	8000e1a <__udivmoddi4+0xa6>
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	b142      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	f1c2 0020 	rsb	r0, r2, #32
 8000d94:	fa24 f000 	lsr.w	r0, r4, r0
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	4097      	lsls	r7, r2
 8000d9c:	ea40 0c01 	orr.w	ip, r0, r1
 8000da0:	4094      	lsls	r4, r2
 8000da2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000da6:	0c23      	lsrs	r3, r4, #16
 8000da8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dac:	fa1f fe87 	uxth.w	lr, r7
 8000db0:	fb08 c116 	mls	r1, r8, r6, ip
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x60>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dc6:	f080 8119 	bcs.w	8000ffc <__udivmoddi4+0x288>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 8116 	bls.w	8000ffc <__udivmoddi4+0x288>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ddc:	fb08 3310 	mls	r3, r8, r0, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d909      	bls.n	8000e00 <__udivmoddi4+0x8c>
 8000dec:	193c      	adds	r4, r7, r4
 8000dee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df2:	f080 8105 	bcs.w	8001000 <__udivmoddi4+0x28c>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f240 8102 	bls.w	8001000 <__udivmoddi4+0x28c>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	443c      	add	r4, r7
 8000e00:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e04:	eba4 040e 	sub.w	r4, r4, lr
 8000e08:	2600      	movs	r6, #0
 8000e0a:	b11d      	cbz	r5, 8000e14 <__udivmoddi4+0xa0>
 8000e0c:	40d4      	lsrs	r4, r2
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e9c5 4300 	strd	r4, r3, [r5]
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xaa>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d150      	bne.n	8000ec8 <__udivmoddi4+0x154>
 8000e26:	1bcb      	subs	r3, r1, r7
 8000e28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2c:	fa1f f887 	uxth.w	r8, r7
 8000e30:	2601      	movs	r6, #1
 8000e32:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e36:	0c21      	lsrs	r1, r4, #16
 8000e38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb08 f30c 	mul.w	r3, r8, ip
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0xe4>
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0xe2>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	f200 80e9 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e56:	4684      	mov	ip, r0
 8000e58:	1ac9      	subs	r1, r1, r3
 8000e5a:	b2a3      	uxth	r3, r4
 8000e5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e60:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e64:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e68:	fb08 f800 	mul.w	r8, r8, r0
 8000e6c:	45a0      	cmp	r8, r4
 8000e6e:	d907      	bls.n	8000e80 <__udivmoddi4+0x10c>
 8000e70:	193c      	adds	r4, r7, r4
 8000e72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x10a>
 8000e78:	45a0      	cmp	r8, r4
 8000e7a:	f200 80d9 	bhi.w	8001030 <__udivmoddi4+0x2bc>
 8000e7e:	4618      	mov	r0, r3
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e88:	e7bf      	b.n	8000e0a <__udivmoddi4+0x96>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d909      	bls.n	8000ea2 <__udivmoddi4+0x12e>
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	f000 80b1 	beq.w	8000ff6 <__udivmoddi4+0x282>
 8000e94:	2600      	movs	r6, #0
 8000e96:	e9c5 0100 	strd	r0, r1, [r5]
 8000e9a:	4630      	mov	r0, r6
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	fab3 f683 	clz	r6, r3
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d14a      	bne.n	8000f40 <__udivmoddi4+0x1cc>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d302      	bcc.n	8000eb4 <__udivmoddi4+0x140>
 8000eae:	4282      	cmp	r2, r0
 8000eb0:	f200 80b8 	bhi.w	8001024 <__udivmoddi4+0x2b0>
 8000eb4:	1a84      	subs	r4, r0, r2
 8000eb6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eba:	2001      	movs	r0, #1
 8000ebc:	468c      	mov	ip, r1
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d0a8      	beq.n	8000e14 <__udivmoddi4+0xa0>
 8000ec2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ed0:	4097      	lsls	r7, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eda:	40d9      	lsrs	r1, r3
 8000edc:	4330      	orrs	r0, r6
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ee4:	fa1f f887 	uxth.w	r8, r7
 8000ee8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef0:	fb06 f108 	mul.w	r1, r6, r8
 8000ef4:	4299      	cmp	r1, r3
 8000ef6:	fa04 f402 	lsl.w	r4, r4, r2
 8000efa:	d909      	bls.n	8000f10 <__udivmoddi4+0x19c>
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f02:	f080 808d 	bcs.w	8001020 <__udivmoddi4+0x2ac>
 8000f06:	4299      	cmp	r1, r3
 8000f08:	f240 808a 	bls.w	8001020 <__udivmoddi4+0x2ac>
 8000f0c:	3e02      	subs	r6, #2
 8000f0e:	443b      	add	r3, r7
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b281      	uxth	r1, r0
 8000f14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f20:	fb00 f308 	mul.w	r3, r0, r8
 8000f24:	428b      	cmp	r3, r1
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x1c4>
 8000f28:	1879      	adds	r1, r7, r1
 8000f2a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2e:	d273      	bcs.n	8001018 <__udivmoddi4+0x2a4>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d971      	bls.n	8001018 <__udivmoddi4+0x2a4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4439      	add	r1, r7
 8000f38:	1acb      	subs	r3, r1, r3
 8000f3a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f3e:	e778      	b.n	8000e32 <__udivmoddi4+0xbe>
 8000f40:	f1c6 0c20 	rsb	ip, r6, #32
 8000f44:	fa03 f406 	lsl.w	r4, r3, r6
 8000f48:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f4c:	431c      	orrs	r4, r3
 8000f4e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f52:	fa01 f306 	lsl.w	r3, r1, r6
 8000f56:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f5a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f5e:	431f      	orrs	r7, r3
 8000f60:	0c3b      	lsrs	r3, r7, #16
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fa1f f884 	uxth.w	r8, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f72:	fb09 fa08 	mul.w	sl, r9, r8
 8000f76:	458a      	cmp	sl, r1
 8000f78:	fa02 f206 	lsl.w	r2, r2, r6
 8000f7c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x220>
 8000f82:	1861      	adds	r1, r4, r1
 8000f84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f88:	d248      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000f8a:	458a      	cmp	sl, r1
 8000f8c:	d946      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000f8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f92:	4421      	add	r1, r4
 8000f94:	eba1 010a 	sub.w	r1, r1, sl
 8000f98:	b2bf      	uxth	r7, r7
 8000f9a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f9e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fa6:	fb00 f808 	mul.w	r8, r0, r8
 8000faa:	45b8      	cmp	r8, r7
 8000fac:	d907      	bls.n	8000fbe <__udivmoddi4+0x24a>
 8000fae:	19e7      	adds	r7, r4, r7
 8000fb0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fb4:	d22e      	bcs.n	8001014 <__udivmoddi4+0x2a0>
 8000fb6:	45b8      	cmp	r8, r7
 8000fb8:	d92c      	bls.n	8001014 <__udivmoddi4+0x2a0>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	4427      	add	r7, r4
 8000fbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fc2:	eba7 0708 	sub.w	r7, r7, r8
 8000fc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fca:	454f      	cmp	r7, r9
 8000fcc:	46c6      	mov	lr, r8
 8000fce:	4649      	mov	r1, r9
 8000fd0:	d31a      	bcc.n	8001008 <__udivmoddi4+0x294>
 8000fd2:	d017      	beq.n	8001004 <__udivmoddi4+0x290>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x27a>
 8000fd6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fda:	eb67 0701 	sbc.w	r7, r7, r1
 8000fde:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fe2:	40f2      	lsrs	r2, r6
 8000fe4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fe8:	40f7      	lsrs	r7, r6
 8000fea:	e9c5 2700 	strd	r2, r7, [r5]
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e70b      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e9      	b.n	8000dd4 <__udivmoddi4+0x60>
 8001000:	4618      	mov	r0, r3
 8001002:	e6fd      	b.n	8000e00 <__udivmoddi4+0x8c>
 8001004:	4543      	cmp	r3, r8
 8001006:	d2e5      	bcs.n	8000fd4 <__udivmoddi4+0x260>
 8001008:	ebb8 0e02 	subs.w	lr, r8, r2
 800100c:	eb69 0104 	sbc.w	r1, r9, r4
 8001010:	3801      	subs	r0, #1
 8001012:	e7df      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001014:	4608      	mov	r0, r1
 8001016:	e7d2      	b.n	8000fbe <__udivmoddi4+0x24a>
 8001018:	4660      	mov	r0, ip
 800101a:	e78d      	b.n	8000f38 <__udivmoddi4+0x1c4>
 800101c:	4681      	mov	r9, r0
 800101e:	e7b9      	b.n	8000f94 <__udivmoddi4+0x220>
 8001020:	4666      	mov	r6, ip
 8001022:	e775      	b.n	8000f10 <__udivmoddi4+0x19c>
 8001024:	4630      	mov	r0, r6
 8001026:	e74a      	b.n	8000ebe <__udivmoddi4+0x14a>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	4439      	add	r1, r7
 800102e:	e713      	b.n	8000e58 <__udivmoddi4+0xe4>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	e724      	b.n	8000e80 <__udivmoddi4+0x10c>
 8001036:	bf00      	nop

08001038 <__aeabi_idiv0>:
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08c      	sub	sp, #48	; 0x30
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2220      	movs	r2, #32
 8001052:	2100      	movs	r1, #0
 8001054:	4618      	mov	r0, r3
 8001056:	f004 fb77 	bl	8005748 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800105a:	4b32      	ldr	r3, [pc, #200]	; (8001124 <MX_ADC1_Init+0xe8>)
 800105c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001060:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001062:	4b30      	ldr	r3, [pc, #192]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001064:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001068:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800106a:	4b2e      	ldr	r3, [pc, #184]	; (8001124 <MX_ADC1_Init+0xe8>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001070:	4b2c      	ldr	r3, [pc, #176]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800107c:	4b29      	ldr	r3, [pc, #164]	; (8001124 <MX_ADC1_Init+0xe8>)
 800107e:	2200      	movs	r2, #0
 8001080:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001082:	4b28      	ldr	r3, [pc, #160]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001084:	2204      	movs	r2, #4
 8001086:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001088:	4b26      	ldr	r3, [pc, #152]	; (8001124 <MX_ADC1_Init+0xe8>)
 800108a:	2200      	movs	r2, #0
 800108c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800108e:	4b25      	ldr	r3, [pc, #148]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001090:	2201      	movs	r2, #1
 8001092:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001094:	4b23      	ldr	r3, [pc, #140]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001096:	2201      	movs	r2, #1
 8001098:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800109a:	4b22      	ldr	r3, [pc, #136]	; (8001124 <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a2:	4b20      	ldr	r3, [pc, #128]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a8:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010ae:	4b1d      	ldr	r3, [pc, #116]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010b6:	4b1b      	ldr	r3, [pc, #108]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c4:	4817      	ldr	r0, [pc, #92]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010c6:	f000 fe79 	bl	8001dbc <HAL_ADC_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010d0:	f000 f9e1 	bl	8001496 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010d4:	2300      	movs	r3, #0
 80010d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010dc:	4619      	mov	r1, r3
 80010de:	4811      	ldr	r0, [pc, #68]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010e0:	f001 fe6c 	bl	8002dbc <HAL_ADCEx_MultiModeConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010ea:	f000 f9d4 	bl	8001496 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <MX_ADC1_Init+0xec>)
 80010f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f2:	2306      	movs	r3, #6
 80010f4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 80010f6:	2303      	movs	r3, #3
 80010f8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010fa:	237f      	movs	r3, #127	; 0x7f
 80010fc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010fe:	2304      	movs	r3, #4
 8001100:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <MX_ADC1_Init+0xe8>)
 800110c:	f001 f8fa 	bl	8002304 <HAL_ADC_ConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001116:	f000 f9be 	bl	8001496 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111a:	bf00      	nop
 800111c:	3730      	adds	r7, #48	; 0x30
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000208 	.word	0x20000208
 8001128:	1d500080 	.word	0x1d500080

0800112c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08a      	sub	sp, #40	; 0x28
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 0314 	add.w	r3, r7, #20
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800114c:	d14e      	bne.n	80011ec <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800114e:	4b29      	ldr	r3, [pc, #164]	; (80011f4 <HAL_ADC_MspInit+0xc8>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001152:	4a28      	ldr	r2, [pc, #160]	; (80011f4 <HAL_ADC_MspInit+0xc8>)
 8001154:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001158:	64d3      	str	r3, [r2, #76]	; 0x4c
 800115a:	4b26      	ldr	r3, [pc, #152]	; (80011f4 <HAL_ADC_MspInit+0xc8>)
 800115c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001166:	4b23      	ldr	r3, [pc, #140]	; (80011f4 <HAL_ADC_MspInit+0xc8>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116a:	4a22      	ldr	r2, [pc, #136]	; (80011f4 <HAL_ADC_MspInit+0xc8>)
 800116c:	f043 0304 	orr.w	r3, r3, #4
 8001170:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001172:	4b20      	ldr	r3, [pc, #128]	; (80011f4 <HAL_ADC_MspInit+0xc8>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001176:	f003 0304 	and.w	r3, r3, #4
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800117e:	2302      	movs	r3, #2
 8001180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001182:	2303      	movs	r3, #3
 8001184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800118a:	f107 0314 	add.w	r3, r7, #20
 800118e:	4619      	mov	r1, r3
 8001190:	4819      	ldr	r0, [pc, #100]	; (80011f8 <HAL_ADC_MspInit+0xcc>)
 8001192:	f002 fa9d 	bl	80036d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001196:	4b19      	ldr	r3, [pc, #100]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 8001198:	4a19      	ldr	r2, [pc, #100]	; (8001200 <HAL_ADC_MspInit+0xd4>)
 800119a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800119c:	4b17      	ldr	r3, [pc, #92]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 800119e:	2205      	movs	r2, #5
 80011a0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011a2:	4b16      	ldr	r3, [pc, #88]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80011a8:	4b14      	ldr	r3, [pc, #80]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011ae:	4b13      	ldr	r3, [pc, #76]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011b0:	2280      	movs	r2, #128	; 0x80
 80011b2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011ba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011bc:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011c2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80011c4:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011c6:	2220      	movs	r2, #32
 80011c8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80011ca:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011d0:	480a      	ldr	r0, [pc, #40]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011d2:	f002 f80b 	bl	80031ec <HAL_DMA_Init>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 80011dc:	f000 f95b 	bl	8001496 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	4a06      	ldr	r2, [pc, #24]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011e4:	655a      	str	r2, [r3, #84]	; 0x54
 80011e6:	4a05      	ldr	r2, [pc, #20]	; (80011fc <HAL_ADC_MspInit+0xd0>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011ec:	bf00      	nop
 80011ee:	3728      	adds	r7, #40	; 0x28
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40021000 	.word	0x40021000
 80011f8:	48000800 	.word	0x48000800
 80011fc:	20000274 	.word	0x20000274
 8001200:	40020008 	.word	0x40020008
 8001204:	00000000 	.word	0x00000000

08001208 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 1 */

extern uint16_t ADC_Value[128];
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	float voltage;
	voltage = ADC_Value[1]*(3.3/4096);
 8001210:	4b11      	ldr	r3, [pc, #68]	; (8001258 <HAL_ADC_ConvCpltCallback+0x50>)
 8001212:	885b      	ldrh	r3, [r3, #2]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff f9ad 	bl	8000574 <__aeabi_i2d>
 800121a:	a30d      	add	r3, pc, #52	; (adr r3, 8001250 <HAL_ADC_ConvCpltCallback+0x48>)
 800121c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001220:	f7ff fa12 	bl	8000648 <__aeabi_dmul>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	4610      	mov	r0, r2
 800122a:	4619      	mov	r1, r3
 800122c:	f7ff fd04 	bl	8000c38 <__aeabi_d2f>
 8001230:	4603      	mov	r3, r0
 8001232:	60fb      	str	r3, [r7, #12]
	printf("%f \t\n",voltage);
 8001234:	68f8      	ldr	r0, [r7, #12]
 8001236:	f7ff f9af 	bl	8000598 <__aeabi_f2d>
 800123a:	4602      	mov	r2, r0
 800123c:	460b      	mov	r3, r1
 800123e:	4807      	ldr	r0, [pc, #28]	; (800125c <HAL_ADC_ConvCpltCallback+0x54>)
 8001240:	f005 f904 	bl	800644c <iprintf>
}
 8001244:	bf00      	nop
 8001246:	3710      	adds	r7, #16
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	f3af 8000 	nop.w
 8001250:	66666666 	.word	0x66666666
 8001254:	3f4a6666 	.word	0x3f4a6666
 8001258:	200002d4 	.word	0x200002d4
 800125c:	08009ff0 	.word	0x08009ff0

08001260 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001266:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <MX_DMA_Init+0x50>)
 8001268:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800126a:	4a11      	ldr	r2, [pc, #68]	; (80012b0 <MX_DMA_Init+0x50>)
 800126c:	f043 0304 	orr.w	r3, r3, #4
 8001270:	6493      	str	r3, [r2, #72]	; 0x48
 8001272:	4b0f      	ldr	r3, [pc, #60]	; (80012b0 <MX_DMA_Init+0x50>)
 8001274:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001276:	f003 0304 	and.w	r3, r3, #4
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <MX_DMA_Init+0x50>)
 8001280:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001282:	4a0b      	ldr	r2, [pc, #44]	; (80012b0 <MX_DMA_Init+0x50>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	6493      	str	r3, [r2, #72]	; 0x48
 800128a:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <MX_DMA_Init+0x50>)
 800128c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001296:	2200      	movs	r2, #0
 8001298:	2100      	movs	r1, #0
 800129a:	200b      	movs	r0, #11
 800129c:	f001 ff71 	bl	8003182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80012a0:	200b      	movs	r0, #11
 80012a2:	f001 ff88 	bl	80031b6 <HAL_NVIC_EnableIRQ>

}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40021000 	.word	0x40021000

080012b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08a      	sub	sp, #40	; 0x28
 80012b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
 80012c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ca:	4b2f      	ldr	r3, [pc, #188]	; (8001388 <MX_GPIO_Init+0xd4>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ce:	4a2e      	ldr	r2, [pc, #184]	; (8001388 <MX_GPIO_Init+0xd4>)
 80012d0:	f043 0304 	orr.w	r3, r3, #4
 80012d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012d6:	4b2c      	ldr	r3, [pc, #176]	; (8001388 <MX_GPIO_Init+0xd4>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012da:	f003 0304 	and.w	r3, r3, #4
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012e2:	4b29      	ldr	r3, [pc, #164]	; (8001388 <MX_GPIO_Init+0xd4>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e6:	4a28      	ldr	r2, [pc, #160]	; (8001388 <MX_GPIO_Init+0xd4>)
 80012e8:	f043 0320 	orr.w	r3, r3, #32
 80012ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ee:	4b26      	ldr	r3, [pc, #152]	; (8001388 <MX_GPIO_Init+0xd4>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f2:	f003 0320 	and.w	r3, r3, #32
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fa:	4b23      	ldr	r3, [pc, #140]	; (8001388 <MX_GPIO_Init+0xd4>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012fe:	4a22      	ldr	r2, [pc, #136]	; (8001388 <MX_GPIO_Init+0xd4>)
 8001300:	f043 0301 	orr.w	r3, r3, #1
 8001304:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001306:	4b20      	ldr	r3, [pc, #128]	; (8001388 <MX_GPIO_Init+0xd4>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001312:	4b1d      	ldr	r3, [pc, #116]	; (8001388 <MX_GPIO_Init+0xd4>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001316:	4a1c      	ldr	r2, [pc, #112]	; (8001388 <MX_GPIO_Init+0xd4>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131e:	4b1a      	ldr	r3, [pc, #104]	; (8001388 <MX_GPIO_Init+0xd4>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800132a:	2200      	movs	r2, #0
 800132c:	2120      	movs	r1, #32
 800132e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001332:	f002 fb4f 	bl	80039d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001336:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800133a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800133c:	4b13      	ldr	r3, [pc, #76]	; (800138c <MX_GPIO_Init+0xd8>)
 800133e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	4619      	mov	r1, r3
 800134a:	4811      	ldr	r0, [pc, #68]	; (8001390 <MX_GPIO_Init+0xdc>)
 800134c:	f002 f9c0 	bl	80036d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001350:	2320      	movs	r3, #32
 8001352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001354:	2301      	movs	r3, #1
 8001356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135c:	2300      	movs	r3, #0
 800135e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001360:	f107 0314 	add.w	r3, r7, #20
 8001364:	4619      	mov	r1, r3
 8001366:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800136a:	f002 f9b1 	bl	80036d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800136e:	2200      	movs	r2, #0
 8001370:	2100      	movs	r1, #0
 8001372:	2028      	movs	r0, #40	; 0x28
 8001374:	f001 ff05 	bl	8003182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001378:	2028      	movs	r0, #40	; 0x28
 800137a:	f001 ff1c 	bl	80031b6 <HAL_NVIC_EnableIRQ>

}
 800137e:	bf00      	nop
 8001380:	3728      	adds	r7, #40	; 0x28
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40021000 	.word	0x40021000
 800138c:	10110000 	.word	0x10110000
 8001390:	48000800 	.word	0x48000800

08001394 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001398:	f000 fa81 	bl	800189e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800139c:	f000 f812 	bl	80013c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a0:	f7ff ff88 	bl	80012b4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80013a4:	f000 f9b4 	bl	8001710 <MX_LPUART1_UART_Init>
  MX_DMA_Init();
 80013a8:	f7ff ff5a 	bl	8001260 <MX_DMA_Init>
  MX_ADC1_Init();
 80013ac:	f7ff fe46 	bl	800103c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_Value, 128);
 80013b0:	2280      	movs	r2, #128	; 0x80
 80013b2:	4902      	ldr	r1, [pc, #8]	; (80013bc <main+0x28>)
 80013b4:	4802      	ldr	r0, [pc, #8]	; (80013c0 <main+0x2c>)
 80013b6:	f000 fec3 	bl	8002140 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013ba:	e7fe      	b.n	80013ba <main+0x26>
 80013bc:	200002d4 	.word	0x200002d4
 80013c0:	20000208 	.word	0x20000208

080013c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b0a8      	sub	sp, #160	; 0xa0
 80013c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ca:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80013ce:	2238      	movs	r2, #56	; 0x38
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f004 f9b8 	bl	8005748 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013d8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
 80013e0:	605a      	str	r2, [r3, #4]
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	60da      	str	r2, [r3, #12]
 80013e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013e8:	463b      	mov	r3, r7
 80013ea:	2254      	movs	r2, #84	; 0x54
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f004 f9aa 	bl	8005748 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80013f4:	2000      	movs	r0, #0
 80013f6:	f002 fb29 	bl	8003a4c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013fa:	2301      	movs	r3, #1
 80013fc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001402:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001404:	2302      	movs	r3, #2
 8001406:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800140a:	2303      	movs	r3, #3
 800140c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001410:	2306      	movs	r3, #6
 8001412:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001416:	2355      	movs	r3, #85	; 0x55
 8001418:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800141c:	2302      	movs	r3, #2
 800141e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001422:	2302      	movs	r3, #2
 8001424:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001428:	2302      	movs	r3, #2
 800142a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800142e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001432:	4618      	mov	r0, r3
 8001434:	f002 fbbe 	bl	8003bb4 <HAL_RCC_OscConfig>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800143e:	f000 f82a 	bl	8001496 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001442:	230f      	movs	r3, #15
 8001444:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001446:	2303      	movs	r3, #3
 8001448:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800144a:	2300      	movs	r3, #0
 800144c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800144e:	2300      	movs	r3, #0
 8001450:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001452:	2300      	movs	r3, #0
 8001454:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001456:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800145a:	2104      	movs	r1, #4
 800145c:	4618      	mov	r0, r3
 800145e:	f002 fec1 	bl	80041e4 <HAL_RCC_ClockConfig>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001468:	f000 f815 	bl	8001496 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_ADC12;
 800146c:	f248 0320 	movw	r3, #32800	; 0x8020
 8001470:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001472:	2300      	movs	r3, #0
 8001474:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001476:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800147a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800147c:	463b      	mov	r3, r7
 800147e:	4618      	mov	r0, r3
 8001480:	f003 f8cc 	bl	800461c <HAL_RCCEx_PeriphCLKConfig>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800148a:	f000 f804 	bl	8001496 <Error_Handler>
  }
}
 800148e:	bf00      	nop
 8001490:	37a0      	adds	r7, #160	; 0xa0
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001496:	b480      	push	{r7}
 8001498:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800149a:	b672      	cpsid	i
}
 800149c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800149e:	e7fe      	b.n	800149e <Error_Handler+0x8>

080014a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a6:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <HAL_MspInit+0x44>)
 80014a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014aa:	4a0e      	ldr	r2, [pc, #56]	; (80014e4 <HAL_MspInit+0x44>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6613      	str	r3, [r2, #96]	; 0x60
 80014b2:	4b0c      	ldr	r3, [pc, #48]	; (80014e4 <HAL_MspInit+0x44>)
 80014b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014be:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <HAL_MspInit+0x44>)
 80014c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c2:	4a08      	ldr	r2, [pc, #32]	; (80014e4 <HAL_MspInit+0x44>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c8:	6593      	str	r3, [r2, #88]	; 0x58
 80014ca:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <HAL_MspInit+0x44>)
 80014cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80014d6:	f002 fb5d 	bl	8003b94 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40021000 	.word	0x40021000

080014e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014ec:	e7fe      	b.n	80014ec <NMI_Handler+0x4>

080014ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014f2:	e7fe      	b.n	80014f2 <HardFault_Handler+0x4>

080014f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014f8:	e7fe      	b.n	80014f8 <MemManage_Handler+0x4>

080014fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014fe:	e7fe      	b.n	80014fe <BusFault_Handler+0x4>

08001500 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001504:	e7fe      	b.n	8001504 <UsageFault_Handler+0x4>

08001506 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001518:	bf00      	nop
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001534:	f000 fa06 	bl	8001944 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}

0800153c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001540:	4802      	ldr	r0, [pc, #8]	; (800154c <DMA1_Channel1_IRQHandler+0x10>)
 8001542:	f001 ff76 	bl	8003432 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001546:	bf00      	nop
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000274 	.word	0x20000274

08001550 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001554:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001558:	f002 fa54 	bl	8003a04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}

08001560 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
	return 1;
 8001564:	2301      	movs	r3, #1
}
 8001566:	4618      	mov	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr

08001570 <_kill>:

int _kill(int pid, int sig)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
 8001578:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800157a:	f004 f8bb 	bl	80056f4 <__errno>
 800157e:	4603      	mov	r3, r0
 8001580:	2216      	movs	r2, #22
 8001582:	601a      	str	r2, [r3, #0]
	return -1;
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001588:	4618      	mov	r0, r3
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <_exit>:

void _exit (int status)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001598:	f04f 31ff 	mov.w	r1, #4294967295
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff ffe7 	bl	8001570 <_kill>
	while (1) {}		/* Make sure we hang here */
 80015a2:	e7fe      	b.n	80015a2 <_exit+0x12>

080015a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	e00a      	b.n	80015cc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015b6:	f3af 8000 	nop.w
 80015ba:	4601      	mov	r1, r0
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	1c5a      	adds	r2, r3, #1
 80015c0:	60ba      	str	r2, [r7, #8]
 80015c2:	b2ca      	uxtb	r2, r1
 80015c4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	3301      	adds	r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	dbf0      	blt.n	80015b6 <_read+0x12>
	}

return len;
 80015d4:	687b      	ldr	r3, [r7, #4]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b086      	sub	sp, #24
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	60f8      	str	r0, [r7, #12]
 80015e6:	60b9      	str	r1, [r7, #8]
 80015e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
 80015ee:	e009      	b.n	8001604 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	60ba      	str	r2, [r7, #8]
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f000 f915 	bl	8001828 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3301      	adds	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	429a      	cmp	r2, r3
 800160a:	dbf1      	blt.n	80015f0 <_write+0x12>
	}
	return len;
 800160c:	687b      	ldr	r3, [r7, #4]
}
 800160e:	4618      	mov	r0, r3
 8001610:	3718      	adds	r7, #24
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <_close>:

int _close(int file)
{
 8001616:	b480      	push	{r7}
 8001618:	b083      	sub	sp, #12
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
	return -1;
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001622:	4618      	mov	r0, r3
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800163e:	605a      	str	r2, [r3, #4]
	return 0;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	370c      	adds	r7, #12
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr

0800164e <_isatty>:

int _isatty(int file)
{
 800164e:	b480      	push	{r7}
 8001650:	b083      	sub	sp, #12
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
	return 1;
 8001656:	2301      	movs	r3, #1
}
 8001658:	4618      	mov	r0, r3
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr

08001664 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	60f8      	str	r0, [r7, #12]
 800166c:	60b9      	str	r1, [r7, #8]
 800166e:	607a      	str	r2, [r7, #4]
	return 0;
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
	...

08001680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001688:	4a14      	ldr	r2, [pc, #80]	; (80016dc <_sbrk+0x5c>)
 800168a:	4b15      	ldr	r3, [pc, #84]	; (80016e0 <_sbrk+0x60>)
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001694:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <_sbrk+0x64>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d102      	bne.n	80016a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800169c:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <_sbrk+0x64>)
 800169e:	4a12      	ldr	r2, [pc, #72]	; (80016e8 <_sbrk+0x68>)
 80016a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016a2:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <_sbrk+0x64>)
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4413      	add	r3, r2
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d207      	bcs.n	80016c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b0:	f004 f820 	bl	80056f4 <__errno>
 80016b4:	4603      	mov	r3, r0
 80016b6:	220c      	movs	r2, #12
 80016b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016ba:	f04f 33ff 	mov.w	r3, #4294967295
 80016be:	e009      	b.n	80016d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c0:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <_sbrk+0x64>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016c6:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <_sbrk+0x64>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4413      	add	r3, r2
 80016ce:	4a05      	ldr	r2, [pc, #20]	; (80016e4 <_sbrk+0x64>)
 80016d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016d2:	68fb      	ldr	r3, [r7, #12]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	20020000 	.word	0x20020000
 80016e0:	00000400 	.word	0x00000400
 80016e4:	200001fc 	.word	0x200001fc
 80016e8:	20000478 	.word	0x20000478

080016ec <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <SystemInit+0x20>)
 80016f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016f6:	4a05      	ldr	r2, [pc, #20]	; (800170c <SystemInit+0x20>)
 80016f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001714:	4b21      	ldr	r3, [pc, #132]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001716:	4a22      	ldr	r2, [pc, #136]	; (80017a0 <MX_LPUART1_UART_Init+0x90>)
 8001718:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800171a:	4b20      	ldr	r3, [pc, #128]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 800171c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001720:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	4b1e      	ldr	r3, [pc, #120]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001728:	4b1c      	ldr	r3, [pc, #112]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800172e:	4b1b      	ldr	r3, [pc, #108]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001734:	4b19      	ldr	r3, [pc, #100]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001736:	220c      	movs	r2, #12
 8001738:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	4b18      	ldr	r3, [pc, #96]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001740:	4b16      	ldr	r3, [pc, #88]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001742:	2200      	movs	r2, #0
 8001744:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001746:	4b15      	ldr	r3, [pc, #84]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001748:	2200      	movs	r2, #0
 800174a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800174c:	4b13      	ldr	r3, [pc, #76]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 800174e:	2200      	movs	r2, #0
 8001750:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001752:	4812      	ldr	r0, [pc, #72]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001754:	f003 f9ae 	bl	8004ab4 <HAL_UART_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800175e:	f7ff fe9a 	bl	8001496 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001762:	2100      	movs	r1, #0
 8001764:	480d      	ldr	r0, [pc, #52]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001766:	f003 fefb 	bl	8005560 <HAL_UARTEx_SetTxFifoThreshold>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001770:	f7ff fe91 	bl	8001496 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001774:	2100      	movs	r1, #0
 8001776:	4809      	ldr	r0, [pc, #36]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001778:	f003 ff30 	bl	80055dc <HAL_UARTEx_SetRxFifoThreshold>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001782:	f7ff fe88 	bl	8001496 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001786:	4805      	ldr	r0, [pc, #20]	; (800179c <MX_LPUART1_UART_Init+0x8c>)
 8001788:	f003 feb1 	bl	80054ee <HAL_UARTEx_DisableFifoMode>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001792:	f7ff fe80 	bl	8001496 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200003d4 	.word	0x200003d4
 80017a0:	40008000 	.word	0x40008000

080017a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08a      	sub	sp, #40	; 0x28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 0314 	add.w	r3, r7, #20
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==LPUART1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a17      	ldr	r2, [pc, #92]	; (8001820 <HAL_UART_MspInit+0x7c>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d128      	bne.n	8001818 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80017c6:	4b17      	ldr	r3, [pc, #92]	; (8001824 <HAL_UART_MspInit+0x80>)
 80017c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ca:	4a16      	ldr	r2, [pc, #88]	; (8001824 <HAL_UART_MspInit+0x80>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	65d3      	str	r3, [r2, #92]	; 0x5c
 80017d2:	4b14      	ldr	r3, [pc, #80]	; (8001824 <HAL_UART_MspInit+0x80>)
 80017d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017de:	4b11      	ldr	r3, [pc, #68]	; (8001824 <HAL_UART_MspInit+0x80>)
 80017e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e2:	4a10      	ldr	r2, [pc, #64]	; (8001824 <HAL_UART_MspInit+0x80>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ea:	4b0e      	ldr	r3, [pc, #56]	; (8001824 <HAL_UART_MspInit+0x80>)
 80017ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80017f6:	230c      	movs	r3, #12
 80017f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001802:	2300      	movs	r3, #0
 8001804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001806:	230c      	movs	r3, #12
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 0314 	add.w	r3, r7, #20
 800180e:	4619      	mov	r1, r3
 8001810:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001814:	f001 ff5c 	bl	80036d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001818:	bf00      	nop
 800181a:	3728      	adds	r7, #40	; 0x28
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40008000 	.word	0x40008000
 8001824:	40021000 	.word	0x40021000

08001828 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1,(uint8_t *)&ch,1,0xFFFF);
 8001830:	1d39      	adds	r1, r7, #4
 8001832:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001836:	2201      	movs	r2, #1
 8001838:	4803      	ldr	r0, [pc, #12]	; (8001848 <__io_putchar+0x20>)
 800183a:	f003 f98b 	bl	8004b54 <HAL_UART_Transmit>
  return ch;
 800183e:	687b      	ldr	r3, [r7, #4]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200003d4 	.word	0x200003d4

0800184c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800184c:	480d      	ldr	r0, [pc, #52]	; (8001884 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800184e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001850:	480d      	ldr	r0, [pc, #52]	; (8001888 <LoopForever+0x6>)
  ldr r1, =_edata
 8001852:	490e      	ldr	r1, [pc, #56]	; (800188c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001854:	4a0e      	ldr	r2, [pc, #56]	; (8001890 <LoopForever+0xe>)
  movs r3, #0
 8001856:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001858:	e002      	b.n	8001860 <LoopCopyDataInit>

0800185a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800185a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800185c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800185e:	3304      	adds	r3, #4

08001860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001864:	d3f9      	bcc.n	800185a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001866:	4a0b      	ldr	r2, [pc, #44]	; (8001894 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001868:	4c0b      	ldr	r4, [pc, #44]	; (8001898 <LoopForever+0x16>)
  movs r3, #0
 800186a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800186c:	e001      	b.n	8001872 <LoopFillZerobss>

0800186e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800186e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001870:	3204      	adds	r2, #4

08001872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001874:	d3fb      	bcc.n	800186e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001876:	f7ff ff39 	bl	80016ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800187a:	f003 ff41 	bl	8005700 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800187e:	f7ff fd89 	bl	8001394 <main>

08001882 <LoopForever>:

LoopForever:
    b LoopForever
 8001882:	e7fe      	b.n	8001882 <LoopForever>
  ldr   r0, =_estack
 8001884:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800188c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001890:	0800a4fc 	.word	0x0800a4fc
  ldr r2, =_sbss
 8001894:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001898:	20000478 	.word	0x20000478

0800189c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800189c:	e7fe      	b.n	800189c <ADC1_2_IRQHandler>

0800189e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018a4:	2300      	movs	r3, #0
 80018a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018a8:	2003      	movs	r0, #3
 80018aa:	f001 fc5f 	bl	800316c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018ae:	2000      	movs	r0, #0
 80018b0:	f000 f80e 	bl	80018d0 <HAL_InitTick>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d002      	beq.n	80018c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	71fb      	strb	r3, [r7, #7]
 80018be:	e001      	b.n	80018c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018c0:	f7ff fdee 	bl	80014a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018c4:	79fb      	ldrb	r3, [r7, #7]

}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
	...

080018d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018d8:	2300      	movs	r3, #0
 80018da:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80018dc:	4b16      	ldr	r3, [pc, #88]	; (8001938 <HAL_InitTick+0x68>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d022      	beq.n	800192a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80018e4:	4b15      	ldr	r3, [pc, #84]	; (800193c <HAL_InitTick+0x6c>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4b13      	ldr	r3, [pc, #76]	; (8001938 <HAL_InitTick+0x68>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80018f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80018f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f8:	4618      	mov	r0, r3
 80018fa:	f001 fc6a 	bl	80031d2 <HAL_SYSTICK_Config>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10f      	bne.n	8001924 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2b0f      	cmp	r3, #15
 8001908:	d809      	bhi.n	800191e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800190a:	2200      	movs	r2, #0
 800190c:	6879      	ldr	r1, [r7, #4]
 800190e:	f04f 30ff 	mov.w	r0, #4294967295
 8001912:	f001 fc36 	bl	8003182 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001916:	4a0a      	ldr	r2, [pc, #40]	; (8001940 <HAL_InitTick+0x70>)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6013      	str	r3, [r2, #0]
 800191c:	e007      	b.n	800192e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	73fb      	strb	r3, [r7, #15]
 8001922:	e004      	b.n	800192e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	e001      	b.n	800192e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800192e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000008 	.word	0x20000008
 800193c:	20000000 	.word	0x20000000
 8001940:	20000004 	.word	0x20000004

08001944 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001948:	4b05      	ldr	r3, [pc, #20]	; (8001960 <HAL_IncTick+0x1c>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	4b05      	ldr	r3, [pc, #20]	; (8001964 <HAL_IncTick+0x20>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4413      	add	r3, r2
 8001952:	4a03      	ldr	r2, [pc, #12]	; (8001960 <HAL_IncTick+0x1c>)
 8001954:	6013      	str	r3, [r2, #0]
}
 8001956:	bf00      	nop
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	20000464 	.word	0x20000464
 8001964:	20000008 	.word	0x20000008

08001968 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return uwTick;
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <HAL_GetTick+0x14>)
 800196e:	681b      	ldr	r3, [r3, #0]
}
 8001970:	4618      	mov	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	20000464 	.word	0x20000464

08001980 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	431a      	orrs	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	609a      	str	r2, [r3, #8]
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
 80019ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	431a      	orrs	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	609a      	str	r2, [r3, #8]
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b087      	sub	sp, #28
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	3360      	adds	r3, #96	; 0x60
 80019fa:	461a      	mov	r2, r3
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	4413      	add	r3, r2
 8001a02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4b08      	ldr	r3, [pc, #32]	; (8001a2c <LL_ADC_SetOffset+0x44>)
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001a12:	683a      	ldr	r2, [r7, #0]
 8001a14:	430a      	orrs	r2, r1
 8001a16:	4313      	orrs	r3, r2
 8001a18:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001a20:	bf00      	nop
 8001a22:	371c      	adds	r7, #28
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	03fff000 	.word	0x03fff000

08001a30 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	3360      	adds	r3, #96	; 0x60
 8001a3e:	461a      	mov	r2, r3
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	4413      	add	r3, r2
 8001a46:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b087      	sub	sp, #28
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	3360      	adds	r3, #96	; 0x60
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	4413      	add	r3, r2
 8001a74:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	431a      	orrs	r2, r3
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001a86:	bf00      	nop
 8001a88:	371c      	adds	r7, #28
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b087      	sub	sp, #28
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	60f8      	str	r0, [r7, #12]
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	3360      	adds	r3, #96	; 0x60
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	431a      	orrs	r2, r3
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001abc:	bf00      	nop
 8001abe:	371c      	adds	r7, #28
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b087      	sub	sp, #28
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	3360      	adds	r3, #96	; 0x60
 8001ad8:	461a      	mov	r2, r3
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	4413      	add	r3, r2
 8001ae0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	431a      	orrs	r2, r3
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001af2:	bf00      	nop
 8001af4:	371c      	adds	r7, #28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr

08001afe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001afe:	b480      	push	{r7}
 8001b00:	b083      	sub	sp, #12
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
 8001b06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	431a      	orrs	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	615a      	str	r2, [r3, #20]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e000      	b.n	8001b3e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b087      	sub	sp, #28
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	3330      	adds	r3, #48	; 0x30
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	0a1b      	lsrs	r3, r3, #8
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	f003 030c 	and.w	r3, r3, #12
 8001b66:	4413      	add	r3, r2
 8001b68:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	f003 031f 	and.w	r3, r3, #31
 8001b74:	211f      	movs	r1, #31
 8001b76:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	401a      	ands	r2, r3
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	0e9b      	lsrs	r3, r3, #26
 8001b82:	f003 011f 	and.w	r1, r3, #31
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	f003 031f 	and.w	r3, r3, #31
 8001b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b90:	431a      	orrs	r2, r3
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b96:	bf00      	nop
 8001b98:	371c      	adds	r7, #28
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ba2:	b480      	push	{r7}
 8001ba4:	b087      	sub	sp, #28
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	60f8      	str	r0, [r7, #12]
 8001baa:	60b9      	str	r1, [r7, #8]
 8001bac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	3314      	adds	r3, #20
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	0e5b      	lsrs	r3, r3, #25
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	f003 0304 	and.w	r3, r3, #4
 8001bbe:	4413      	add	r3, r2
 8001bc0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	0d1b      	lsrs	r3, r3, #20
 8001bca:	f003 031f 	and.w	r3, r3, #31
 8001bce:	2107      	movs	r1, #7
 8001bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	401a      	ands	r2, r3
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	0d1b      	lsrs	r3, r3, #20
 8001bdc:	f003 031f 	and.w	r3, r3, #31
 8001be0:	6879      	ldr	r1, [r7, #4]
 8001be2:	fa01 f303 	lsl.w	r3, r1, r3
 8001be6:	431a      	orrs	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001bec:	bf00      	nop
 8001bee:	371c      	adds	r7, #28
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b085      	sub	sp, #20
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c10:	43db      	mvns	r3, r3
 8001c12:	401a      	ands	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f003 0318 	and.w	r3, r3, #24
 8001c1a:	4908      	ldr	r1, [pc, #32]	; (8001c3c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001c1c:	40d9      	lsrs	r1, r3
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	400b      	ands	r3, r1
 8001c22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c26:	431a      	orrs	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001c2e:	bf00      	nop
 8001c30:	3714      	adds	r7, #20
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	0007ffff 	.word	0x0007ffff

08001c40 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 031f 	and.w	r3, r3, #31
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001c6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	6093      	str	r3, [r2, #8]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c94:	d101      	bne.n	8001c9a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001cb8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001cbc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ce4:	d101      	bne.n	8001cea <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e000      	b.n	8001cec <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d0c:	f043 0201 	orr.w	r2, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d101      	bne.n	8001d38 <LL_ADC_IsEnabled+0x18>
 8001d34:	2301      	movs	r3, #1
 8001d36:	e000      	b.n	8001d3a <LL_ADC_IsEnabled+0x1a>
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr

08001d46 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001d46:	b480      	push	{r7}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001d56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d5a:	f043 0204 	orr.w	r2, r3, #4
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	f003 0304 	and.w	r3, r3, #4
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	d101      	bne.n	8001d86 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001d86:	2300      	movs	r3, #0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	d101      	bne.n	8001dac <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001da8:	2301      	movs	r3, #1
 8001daa:	e000      	b.n	8001dae <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
	...

08001dbc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001dbc:	b590      	push	{r4, r7, lr}
 8001dbe:	b089      	sub	sp, #36	; 0x24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e1af      	b.n	8002136 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	695b      	ldr	r3, [r3, #20]
 8001dda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d109      	bne.n	8001df8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f7ff f9a1 	bl	800112c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff3f 	bl	8001c80 <LL_ADC_IsDeepPowerDownEnabled>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d004      	beq.n	8001e12 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff ff25 	bl	8001c5c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4618      	mov	r0, r3
 8001e18:	f7ff ff5a 	bl	8001cd0 <LL_ADC_IsInternalRegulatorEnabled>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d115      	bne.n	8001e4e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff ff3e 	bl	8001ca8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e2c:	4b9f      	ldr	r3, [pc, #636]	; (80020ac <HAL_ADC_Init+0x2f0>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	099b      	lsrs	r3, r3, #6
 8001e32:	4a9f      	ldr	r2, [pc, #636]	; (80020b0 <HAL_ADC_Init+0x2f4>)
 8001e34:	fba2 2303 	umull	r2, r3, r2, r3
 8001e38:	099b      	lsrs	r3, r3, #6
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	005b      	lsls	r3, r3, #1
 8001e3e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e40:	e002      	b.n	8001e48 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	3b01      	subs	r3, #1
 8001e46:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1f9      	bne.n	8001e42 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff ff3c 	bl	8001cd0 <LL_ADC_IsInternalRegulatorEnabled>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d10d      	bne.n	8001e7a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e62:	f043 0210 	orr.w	r2, r3, #16
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e6e:	f043 0201 	orr.w	r2, r3, #1
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff ff75 	bl	8001d6e <LL_ADC_REG_IsConversionOngoing>
 8001e84:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e8a:	f003 0310 	and.w	r3, r3, #16
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f040 8148 	bne.w	8002124 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f040 8144 	bne.w	8002124 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001ea4:	f043 0202 	orr.w	r2, r3, #2
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff ff35 	bl	8001d20 <LL_ADC_IsEnabled>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d141      	bne.n	8001f40 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ec4:	d004      	beq.n	8001ed0 <HAL_ADC_Init+0x114>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a7a      	ldr	r2, [pc, #488]	; (80020b4 <HAL_ADC_Init+0x2f8>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d10f      	bne.n	8001ef0 <HAL_ADC_Init+0x134>
 8001ed0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001ed4:	f7ff ff24 	bl	8001d20 <LL_ADC_IsEnabled>
 8001ed8:	4604      	mov	r4, r0
 8001eda:	4876      	ldr	r0, [pc, #472]	; (80020b4 <HAL_ADC_Init+0x2f8>)
 8001edc:	f7ff ff20 	bl	8001d20 <LL_ADC_IsEnabled>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	4323      	orrs	r3, r4
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	bf0c      	ite	eq
 8001ee8:	2301      	moveq	r3, #1
 8001eea:	2300      	movne	r3, #0
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	e012      	b.n	8001f16 <HAL_ADC_Init+0x15a>
 8001ef0:	4871      	ldr	r0, [pc, #452]	; (80020b8 <HAL_ADC_Init+0x2fc>)
 8001ef2:	f7ff ff15 	bl	8001d20 <LL_ADC_IsEnabled>
 8001ef6:	4604      	mov	r4, r0
 8001ef8:	4870      	ldr	r0, [pc, #448]	; (80020bc <HAL_ADC_Init+0x300>)
 8001efa:	f7ff ff11 	bl	8001d20 <LL_ADC_IsEnabled>
 8001efe:	4603      	mov	r3, r0
 8001f00:	431c      	orrs	r4, r3
 8001f02:	486f      	ldr	r0, [pc, #444]	; (80020c0 <HAL_ADC_Init+0x304>)
 8001f04:	f7ff ff0c 	bl	8001d20 <LL_ADC_IsEnabled>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	4323      	orrs	r3, r4
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	bf0c      	ite	eq
 8001f10:	2301      	moveq	r3, #1
 8001f12:	2300      	movne	r3, #0
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d012      	beq.n	8001f40 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001f22:	d004      	beq.n	8001f2e <HAL_ADC_Init+0x172>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a62      	ldr	r2, [pc, #392]	; (80020b4 <HAL_ADC_Init+0x2f8>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d101      	bne.n	8001f32 <HAL_ADC_Init+0x176>
 8001f2e:	4a65      	ldr	r2, [pc, #404]	; (80020c4 <HAL_ADC_Init+0x308>)
 8001f30:	e000      	b.n	8001f34 <HAL_ADC_Init+0x178>
 8001f32:	4a65      	ldr	r2, [pc, #404]	; (80020c8 <HAL_ADC_Init+0x30c>)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4610      	mov	r0, r2
 8001f3c:	f7ff fd20 	bl	8001980 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	7f5b      	ldrb	r3, [r3, #29]
 8001f44:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f4a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001f50:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001f56:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f5e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d106      	bne.n	8001f7c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f72:	3b01      	subs	r3, #1
 8001f74:	045b      	lsls	r3, r3, #17
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d009      	beq.n	8001f98 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f88:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	4b4b      	ldr	r3, [pc, #300]	; (80020cc <HAL_ADC_Init+0x310>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	6812      	ldr	r2, [r2, #0]
 8001fa6:	69b9      	ldr	r1, [r7, #24]
 8001fa8:	430b      	orrs	r3, r1
 8001faa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff fed1 	bl	8001d6e <LL_ADC_REG_IsConversionOngoing>
 8001fcc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff fede 	bl	8001d94 <LL_ADC_INJ_IsConversionOngoing>
 8001fd8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d17f      	bne.n	80020e0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d17c      	bne.n	80020e0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001fea:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001ff2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002002:	f023 0302 	bic.w	r3, r3, #2
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	69b9      	ldr	r1, [r7, #24]
 800200c:	430b      	orrs	r3, r1
 800200e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691b      	ldr	r3, [r3, #16]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d017      	beq.n	8002048 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691a      	ldr	r2, [r3, #16]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002026:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002030:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002034:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	6911      	ldr	r1, [r2, #16]
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	430b      	orrs	r3, r1
 8002042:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002046:	e013      	b.n	8002070 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	691a      	ldr	r2, [r3, #16]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002056:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6812      	ldr	r2, [r2, #0]
 8002064:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002068:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800206c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002076:	2b01      	cmp	r3, #1
 8002078:	d12a      	bne.n	80020d0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002084:	f023 0304 	bic.w	r3, r3, #4
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002090:	4311      	orrs	r1, r2
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002096:	4311      	orrs	r1, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800209c:	430a      	orrs	r2, r1
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f042 0201 	orr.w	r2, r2, #1
 80020a8:	611a      	str	r2, [r3, #16]
 80020aa:	e019      	b.n	80020e0 <HAL_ADC_Init+0x324>
 80020ac:	20000000 	.word	0x20000000
 80020b0:	053e2d63 	.word	0x053e2d63
 80020b4:	50000100 	.word	0x50000100
 80020b8:	50000400 	.word	0x50000400
 80020bc:	50000500 	.word	0x50000500
 80020c0:	50000600 	.word	0x50000600
 80020c4:	50000300 	.word	0x50000300
 80020c8:	50000700 	.word	0x50000700
 80020cc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	691a      	ldr	r2, [r3, #16]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f022 0201 	bic.w	r2, r2, #1
 80020de:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	695b      	ldr	r3, [r3, #20]
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d10c      	bne.n	8002102 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	f023 010f 	bic.w	r1, r3, #15
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	1e5a      	subs	r2, r3, #1
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	430a      	orrs	r2, r1
 80020fe:	631a      	str	r2, [r3, #48]	; 0x30
 8002100:	e007      	b.n	8002112 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f022 020f 	bic.w	r2, r2, #15
 8002110:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002116:	f023 0303 	bic.w	r3, r3, #3
 800211a:	f043 0201 	orr.w	r2, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	65da      	str	r2, [r3, #92]	; 0x5c
 8002122:	e007      	b.n	8002134 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002128:	f043 0210 	orr.w	r2, r3, #16
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002134:	7ffb      	ldrb	r3, [r7, #31]
}
 8002136:	4618      	mov	r0, r3
 8002138:	3724      	adds	r7, #36	; 0x24
 800213a:	46bd      	mov	sp, r7
 800213c:	bd90      	pop	{r4, r7, pc}
 800213e:	bf00      	nop

08002140 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002154:	d004      	beq.n	8002160 <HAL_ADC_Start_DMA+0x20>
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a58      	ldr	r2, [pc, #352]	; (80022bc <HAL_ADC_Start_DMA+0x17c>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d101      	bne.n	8002164 <HAL_ADC_Start_DMA+0x24>
 8002160:	4b57      	ldr	r3, [pc, #348]	; (80022c0 <HAL_ADC_Start_DMA+0x180>)
 8002162:	e000      	b.n	8002166 <HAL_ADC_Start_DMA+0x26>
 8002164:	4b57      	ldr	r3, [pc, #348]	; (80022c4 <HAL_ADC_Start_DMA+0x184>)
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff fd6a 	bl	8001c40 <LL_ADC_GetMultimode>
 800216c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff fdfb 	bl	8001d6e <LL_ADC_REG_IsConversionOngoing>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	f040 8096 	bne.w	80022ac <HAL_ADC_Start_DMA+0x16c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002186:	2b01      	cmp	r3, #1
 8002188:	d101      	bne.n	800218e <HAL_ADC_Start_DMA+0x4e>
 800218a:	2302      	movs	r3, #2
 800218c:	e091      	b.n	80022b2 <HAL_ADC_Start_DMA+0x172>
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d005      	beq.n	80021a8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	2b05      	cmp	r3, #5
 80021a0:	d002      	beq.n	80021a8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	2b09      	cmp	r3, #9
 80021a6:	d17a      	bne.n	800229e <HAL_ADC_Start_DMA+0x15e>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80021a8:	68f8      	ldr	r0, [r7, #12]
 80021aa:	f000 fceb 	bl	8002b84 <ADC_Enable>
 80021ae:	4603      	mov	r3, r0
 80021b0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80021b2:	7dfb      	ldrb	r3, [r7, #23]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d16d      	bne.n	8002294 <HAL_ADC_Start_DMA+0x154>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80021c0:	f023 0301 	bic.w	r3, r3, #1
 80021c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a3a      	ldr	r2, [pc, #232]	; (80022bc <HAL_ADC_Start_DMA+0x17c>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d009      	beq.n	80021ea <HAL_ADC_Start_DMA+0xaa>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a3b      	ldr	r2, [pc, #236]	; (80022c8 <HAL_ADC_Start_DMA+0x188>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d002      	beq.n	80021e6 <HAL_ADC_Start_DMA+0xa6>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	e003      	b.n	80021ee <HAL_ADC_Start_DMA+0xae>
 80021e6:	4b39      	ldr	r3, [pc, #228]	; (80022cc <HAL_ADC_Start_DMA+0x18c>)
 80021e8:	e001      	b.n	80021ee <HAL_ADC_Start_DMA+0xae>
 80021ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	6812      	ldr	r2, [r2, #0]
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d002      	beq.n	80021fc <HAL_ADC_Start_DMA+0xbc>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d105      	bne.n	8002208 <HAL_ADC_Start_DMA+0xc8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002200:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800220c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d006      	beq.n	8002222 <HAL_ADC_Start_DMA+0xe2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002218:	f023 0206 	bic.w	r2, r3, #6
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	661a      	str	r2, [r3, #96]	; 0x60
 8002220:	e002      	b.n	8002228 <HAL_ADC_Start_DMA+0xe8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2200      	movs	r2, #0
 8002226:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800222c:	4a28      	ldr	r2, [pc, #160]	; (80022d0 <HAL_ADC_Start_DMA+0x190>)
 800222e:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002234:	4a27      	ldr	r2, [pc, #156]	; (80022d4 <HAL_ADC_Start_DMA+0x194>)
 8002236:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800223c:	4a26      	ldr	r2, [pc, #152]	; (80022d8 <HAL_ADC_Start_DMA+0x198>)
 800223e:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	221c      	movs	r2, #28
 8002246:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	685a      	ldr	r2, [r3, #4]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f042 0210 	orr.w	r2, r2, #16
 800225e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68da      	ldr	r2, [r3, #12]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f042 0201 	orr.w	r2, r2, #1
 800226e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	3340      	adds	r3, #64	; 0x40
 800227a:	4619      	mov	r1, r3
 800227c:	68ba      	ldr	r2, [r7, #8]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f001 f85c 	bl	800333c <HAL_DMA_Start_IT>
 8002284:	4603      	mov	r3, r0
 8002286:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fd5a 	bl	8001d46 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002292:	e00d      	b.n	80022b0 <HAL_ADC_Start_DMA+0x170>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800229c:	e008      	b.n	80022b0 <HAL_ADC_Start_DMA+0x170>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2200      	movs	r2, #0
 80022a6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80022aa:	e001      	b.n	80022b0 <HAL_ADC_Start_DMA+0x170>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80022ac:	2302      	movs	r3, #2
 80022ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80022b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	50000100 	.word	0x50000100
 80022c0:	50000300 	.word	0x50000300
 80022c4:	50000700 	.word	0x50000700
 80022c8:	50000500 	.word	0x50000500
 80022cc:	50000400 	.word	0x50000400
 80022d0:	08002c49 	.word	0x08002c49
 80022d4:	08002d21 	.word	0x08002d21
 80022d8:	08002d3d 	.word	0x08002d3d

080022dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b0b6      	sub	sp, #216	; 0xd8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800230e:	2300      	movs	r3, #0
 8002310:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002314:	2300      	movs	r3, #0
 8002316:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800231e:	2b01      	cmp	r3, #1
 8002320:	d102      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x24>
 8002322:	2302      	movs	r3, #2
 8002324:	f000 bc13 	b.w	8002b4e <HAL_ADC_ConfigChannel+0x84a>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2201      	movs	r2, #1
 800232c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff fd1a 	bl	8001d6e <LL_ADC_REG_IsConversionOngoing>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	f040 83f3 	bne.w	8002b28 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6818      	ldr	r0, [r3, #0]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	6859      	ldr	r1, [r3, #4]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	461a      	mov	r2, r3
 8002350:	f7ff fbfb 	bl	8001b4a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff fd08 	bl	8001d6e <LL_ADC_REG_IsConversionOngoing>
 800235e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4618      	mov	r0, r3
 8002368:	f7ff fd14 	bl	8001d94 <LL_ADC_INJ_IsConversionOngoing>
 800236c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002370:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002374:	2b00      	cmp	r3, #0
 8002376:	f040 81d9 	bne.w	800272c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800237a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800237e:	2b00      	cmp	r3, #0
 8002380:	f040 81d4 	bne.w	800272c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800238c:	d10f      	bne.n	80023ae <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6818      	ldr	r0, [r3, #0]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2200      	movs	r2, #0
 8002398:	4619      	mov	r1, r3
 800239a:	f7ff fc02 	bl	8001ba2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fba9 	bl	8001afe <LL_ADC_SetSamplingTimeCommonConfig>
 80023ac:	e00e      	b.n	80023cc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6818      	ldr	r0, [r3, #0]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	6819      	ldr	r1, [r3, #0]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	461a      	mov	r2, r3
 80023bc:	f7ff fbf1 	bl	8001ba2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2100      	movs	r1, #0
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff fb99 	bl	8001afe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	695a      	ldr	r2, [r3, #20]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	08db      	lsrs	r3, r3, #3
 80023d8:	f003 0303 	and.w	r3, r3, #3
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	d022      	beq.n	8002434 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6818      	ldr	r0, [r3, #0]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	6919      	ldr	r1, [r3, #16]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80023fe:	f7ff faf3 	bl	80019e8 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6818      	ldr	r0, [r3, #0]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	6919      	ldr	r1, [r3, #16]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	461a      	mov	r2, r3
 8002410:	f7ff fb3f 	bl	8001a92 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6818      	ldr	r0, [r3, #0]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	6919      	ldr	r1, [r3, #16]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	7f1b      	ldrb	r3, [r3, #28]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d102      	bne.n	800242a <HAL_ADC_ConfigChannel+0x126>
 8002424:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002428:	e000      	b.n	800242c <HAL_ADC_ConfigChannel+0x128>
 800242a:	2300      	movs	r3, #0
 800242c:	461a      	mov	r2, r3
 800242e:	f7ff fb4b 	bl	8001ac8 <LL_ADC_SetOffsetSaturation>
 8002432:	e17b      	b.n	800272c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2100      	movs	r1, #0
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff faf8 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 8002440:	4603      	mov	r3, r0
 8002442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10a      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x15c>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2100      	movs	r1, #0
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff faed 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 8002456:	4603      	mov	r3, r0
 8002458:	0e9b      	lsrs	r3, r3, #26
 800245a:	f003 021f 	and.w	r2, r3, #31
 800245e:	e01e      	b.n	800249e <HAL_ADC_ConfigChannel+0x19a>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2100      	movs	r1, #0
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff fae2 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 800246c:	4603      	mov	r3, r0
 800246e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002472:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002476:	fa93 f3a3 	rbit	r3, r3
 800247a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800247e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002482:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002486:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800248e:	2320      	movs	r3, #32
 8002490:	e004      	b.n	800249c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002492:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002496:	fab3 f383 	clz	r3, r3
 800249a:	b2db      	uxtb	r3, r3
 800249c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d105      	bne.n	80024b6 <HAL_ADC_ConfigChannel+0x1b2>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	0e9b      	lsrs	r3, r3, #26
 80024b0:	f003 031f 	and.w	r3, r3, #31
 80024b4:	e018      	b.n	80024e8 <HAL_ADC_ConfigChannel+0x1e4>
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80024c2:	fa93 f3a3 	rbit	r3, r3
 80024c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80024ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80024d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80024da:	2320      	movs	r3, #32
 80024dc:	e004      	b.n	80024e8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80024de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80024e2:	fab3 f383 	clz	r3, r3
 80024e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d106      	bne.n	80024fa <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2200      	movs	r2, #0
 80024f2:	2100      	movs	r1, #0
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff fab1 	bl	8001a5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2101      	movs	r1, #1
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff fa95 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 8002506:	4603      	mov	r3, r0
 8002508:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800250c:	2b00      	cmp	r3, #0
 800250e:	d10a      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x222>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2101      	movs	r1, #1
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fa8a 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 800251c:	4603      	mov	r3, r0
 800251e:	0e9b      	lsrs	r3, r3, #26
 8002520:	f003 021f 	and.w	r2, r3, #31
 8002524:	e01e      	b.n	8002564 <HAL_ADC_ConfigChannel+0x260>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2101      	movs	r1, #1
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff fa7f 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 8002532:	4603      	mov	r3, r0
 8002534:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002538:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800253c:	fa93 f3a3 	rbit	r3, r3
 8002540:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002544:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002548:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800254c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002550:	2b00      	cmp	r3, #0
 8002552:	d101      	bne.n	8002558 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002554:	2320      	movs	r3, #32
 8002556:	e004      	b.n	8002562 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002558:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800255c:	fab3 f383 	clz	r3, r3
 8002560:	b2db      	uxtb	r3, r3
 8002562:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800256c:	2b00      	cmp	r3, #0
 800256e:	d105      	bne.n	800257c <HAL_ADC_ConfigChannel+0x278>
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	0e9b      	lsrs	r3, r3, #26
 8002576:	f003 031f 	and.w	r3, r3, #31
 800257a:	e018      	b.n	80025ae <HAL_ADC_ConfigChannel+0x2aa>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002584:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002588:	fa93 f3a3 	rbit	r3, r3
 800258c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002590:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002594:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002598:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800259c:	2b00      	cmp	r3, #0
 800259e:	d101      	bne.n	80025a4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80025a0:	2320      	movs	r3, #32
 80025a2:	e004      	b.n	80025ae <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80025a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80025a8:	fab3 f383 	clz	r3, r3
 80025ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d106      	bne.n	80025c0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2200      	movs	r2, #0
 80025b8:	2101      	movs	r1, #1
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff fa4e 	bl	8001a5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2102      	movs	r1, #2
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff fa32 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 80025cc:	4603      	mov	r3, r0
 80025ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10a      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x2e8>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2102      	movs	r1, #2
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff fa27 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 80025e2:	4603      	mov	r3, r0
 80025e4:	0e9b      	lsrs	r3, r3, #26
 80025e6:	f003 021f 	and.w	r2, r3, #31
 80025ea:	e01e      	b.n	800262a <HAL_ADC_ConfigChannel+0x326>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2102      	movs	r1, #2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fa1c 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 80025f8:	4603      	mov	r3, r0
 80025fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002602:	fa93 f3a3 	rbit	r3, r3
 8002606:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800260a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800260e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002612:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800261a:	2320      	movs	r3, #32
 800261c:	e004      	b.n	8002628 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800261e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002622:	fab3 f383 	clz	r3, r3
 8002626:	b2db      	uxtb	r3, r3
 8002628:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002632:	2b00      	cmp	r3, #0
 8002634:	d105      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x33e>
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	0e9b      	lsrs	r3, r3, #26
 800263c:	f003 031f 	and.w	r3, r3, #31
 8002640:	e016      	b.n	8002670 <HAL_ADC_ConfigChannel+0x36c>
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800264e:	fa93 f3a3 	rbit	r3, r3
 8002652:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002654:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002656:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800265a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002662:	2320      	movs	r3, #32
 8002664:	e004      	b.n	8002670 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002666:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800266a:	fab3 f383 	clz	r3, r3
 800266e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002670:	429a      	cmp	r2, r3
 8002672:	d106      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2200      	movs	r2, #0
 800267a:	2102      	movs	r1, #2
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff f9ed 	bl	8001a5c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2103      	movs	r1, #3
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff f9d1 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 800268e:	4603      	mov	r3, r0
 8002690:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <HAL_ADC_ConfigChannel+0x3aa>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2103      	movs	r1, #3
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff f9c6 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 80026a4:	4603      	mov	r3, r0
 80026a6:	0e9b      	lsrs	r3, r3, #26
 80026a8:	f003 021f 	and.w	r2, r3, #31
 80026ac:	e017      	b.n	80026de <HAL_ADC_ConfigChannel+0x3da>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2103      	movs	r1, #3
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff f9bb 	bl	8001a30 <LL_ADC_GetOffsetChannel>
 80026ba:	4603      	mov	r3, r0
 80026bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026c0:	fa93 f3a3 	rbit	r3, r3
 80026c4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80026c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026c8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80026ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d101      	bne.n	80026d4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80026d0:	2320      	movs	r3, #32
 80026d2:	e003      	b.n	80026dc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80026d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026d6:	fab3 f383 	clz	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d105      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x3f2>
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	0e9b      	lsrs	r3, r3, #26
 80026f0:	f003 031f 	and.w	r3, r3, #31
 80026f4:	e011      	b.n	800271a <HAL_ADC_ConfigChannel+0x416>
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026fe:	fa93 f3a3 	rbit	r3, r3
 8002702:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002704:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002706:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002708:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800270e:	2320      	movs	r3, #32
 8002710:	e003      	b.n	800271a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002712:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002714:	fab3 f383 	clz	r3, r3
 8002718:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800271a:	429a      	cmp	r2, r3
 800271c:	d106      	bne.n	800272c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2200      	movs	r2, #0
 8002724:	2103      	movs	r1, #3
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff f998 	bl	8001a5c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff faf5 	bl	8001d20 <LL_ADC_IsEnabled>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	f040 813d 	bne.w	80029b8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6818      	ldr	r0, [r3, #0]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	6819      	ldr	r1, [r3, #0]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	461a      	mov	r2, r3
 800274c:	f7ff fa54 	bl	8001bf8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	4aa2      	ldr	r2, [pc, #648]	; (80029e0 <HAL_ADC_ConfigChannel+0x6dc>)
 8002756:	4293      	cmp	r3, r2
 8002758:	f040 812e 	bne.w	80029b8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10b      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x480>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	0e9b      	lsrs	r3, r3, #26
 8002772:	3301      	adds	r3, #1
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	2b09      	cmp	r3, #9
 800277a:	bf94      	ite	ls
 800277c:	2301      	movls	r3, #1
 800277e:	2300      	movhi	r3, #0
 8002780:	b2db      	uxtb	r3, r3
 8002782:	e019      	b.n	80027b8 <HAL_ADC_ConfigChannel+0x4b4>
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800278c:	fa93 f3a3 	rbit	r3, r3
 8002790:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002792:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002794:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002796:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800279c:	2320      	movs	r3, #32
 800279e:	e003      	b.n	80027a8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80027a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027a2:	fab3 f383 	clz	r3, r3
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	3301      	adds	r3, #1
 80027aa:	f003 031f 	and.w	r3, r3, #31
 80027ae:	2b09      	cmp	r3, #9
 80027b0:	bf94      	ite	ls
 80027b2:	2301      	movls	r3, #1
 80027b4:	2300      	movhi	r3, #0
 80027b6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d079      	beq.n	80028b0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d107      	bne.n	80027d8 <HAL_ADC_ConfigChannel+0x4d4>
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	0e9b      	lsrs	r3, r3, #26
 80027ce:	3301      	adds	r3, #1
 80027d0:	069b      	lsls	r3, r3, #26
 80027d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027d6:	e015      	b.n	8002804 <HAL_ADC_ConfigChannel+0x500>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027e0:	fa93 f3a3 	rbit	r3, r3
 80027e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80027e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027e8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80027ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80027f0:	2320      	movs	r3, #32
 80027f2:	e003      	b.n	80027fc <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80027f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80027f6:	fab3 f383 	clz	r3, r3
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	3301      	adds	r3, #1
 80027fe:	069b      	lsls	r3, r3, #26
 8002800:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280c:	2b00      	cmp	r3, #0
 800280e:	d109      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x520>
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	0e9b      	lsrs	r3, r3, #26
 8002816:	3301      	adds	r3, #1
 8002818:	f003 031f 	and.w	r3, r3, #31
 800281c:	2101      	movs	r1, #1
 800281e:	fa01 f303 	lsl.w	r3, r1, r3
 8002822:	e017      	b.n	8002854 <HAL_ADC_ConfigChannel+0x550>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002832:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002834:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002836:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800283c:	2320      	movs	r3, #32
 800283e:	e003      	b.n	8002848 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002840:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002842:	fab3 f383 	clz	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	3301      	adds	r3, #1
 800284a:	f003 031f 	and.w	r3, r3, #31
 800284e:	2101      	movs	r1, #1
 8002850:	fa01 f303 	lsl.w	r3, r1, r3
 8002854:	ea42 0103 	orr.w	r1, r2, r3
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002860:	2b00      	cmp	r3, #0
 8002862:	d10a      	bne.n	800287a <HAL_ADC_ConfigChannel+0x576>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	0e9b      	lsrs	r3, r3, #26
 800286a:	3301      	adds	r3, #1
 800286c:	f003 021f 	and.w	r2, r3, #31
 8002870:	4613      	mov	r3, r2
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4413      	add	r3, r2
 8002876:	051b      	lsls	r3, r3, #20
 8002878:	e018      	b.n	80028ac <HAL_ADC_ConfigChannel+0x5a8>
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002882:	fa93 f3a3 	rbit	r3, r3
 8002886:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800288a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800288c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002892:	2320      	movs	r3, #32
 8002894:	e003      	b.n	800289e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002896:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002898:	fab3 f383 	clz	r3, r3
 800289c:	b2db      	uxtb	r3, r3
 800289e:	3301      	adds	r3, #1
 80028a0:	f003 021f 	and.w	r2, r3, #31
 80028a4:	4613      	mov	r3, r2
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	4413      	add	r3, r2
 80028aa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028ac:	430b      	orrs	r3, r1
 80028ae:	e07e      	b.n	80029ae <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d107      	bne.n	80028cc <HAL_ADC_ConfigChannel+0x5c8>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	0e9b      	lsrs	r3, r3, #26
 80028c2:	3301      	adds	r3, #1
 80028c4:	069b      	lsls	r3, r3, #26
 80028c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028ca:	e015      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x5f4>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d4:	fa93 f3a3 	rbit	r3, r3
 80028d8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80028da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028dc:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80028de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d101      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80028e4:	2320      	movs	r3, #32
 80028e6:	e003      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80028e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ea:	fab3 f383 	clz	r3, r3
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	3301      	adds	r3, #1
 80028f2:	069b      	lsls	r3, r3, #26
 80028f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002900:	2b00      	cmp	r3, #0
 8002902:	d109      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x614>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	0e9b      	lsrs	r3, r3, #26
 800290a:	3301      	adds	r3, #1
 800290c:	f003 031f 	and.w	r3, r3, #31
 8002910:	2101      	movs	r1, #1
 8002912:	fa01 f303 	lsl.w	r3, r1, r3
 8002916:	e017      	b.n	8002948 <HAL_ADC_ConfigChannel+0x644>
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291e:	6a3b      	ldr	r3, [r7, #32]
 8002920:	fa93 f3a3 	rbit	r3, r3
 8002924:	61fb      	str	r3, [r7, #28]
  return result;
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800292a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002930:	2320      	movs	r3, #32
 8002932:	e003      	b.n	800293c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	fab3 f383 	clz	r3, r3
 800293a:	b2db      	uxtb	r3, r3
 800293c:	3301      	adds	r3, #1
 800293e:	f003 031f 	and.w	r3, r3, #31
 8002942:	2101      	movs	r1, #1
 8002944:	fa01 f303 	lsl.w	r3, r1, r3
 8002948:	ea42 0103 	orr.w	r1, r2, r3
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002954:	2b00      	cmp	r3, #0
 8002956:	d10d      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x670>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	0e9b      	lsrs	r3, r3, #26
 800295e:	3301      	adds	r3, #1
 8002960:	f003 021f 	and.w	r2, r3, #31
 8002964:	4613      	mov	r3, r2
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	4413      	add	r3, r2
 800296a:	3b1e      	subs	r3, #30
 800296c:	051b      	lsls	r3, r3, #20
 800296e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002972:	e01b      	b.n	80029ac <HAL_ADC_ConfigChannel+0x6a8>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	fa93 f3a3 	rbit	r3, r3
 8002980:	613b      	str	r3, [r7, #16]
  return result;
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800298c:	2320      	movs	r3, #32
 800298e:	e003      	b.n	8002998 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	fab3 f383 	clz	r3, r3
 8002996:	b2db      	uxtb	r3, r3
 8002998:	3301      	adds	r3, #1
 800299a:	f003 021f 	and.w	r2, r3, #31
 800299e:	4613      	mov	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	4413      	add	r3, r2
 80029a4:	3b1e      	subs	r3, #30
 80029a6:	051b      	lsls	r3, r3, #20
 80029a8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029ac:	430b      	orrs	r3, r1
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	6892      	ldr	r2, [r2, #8]
 80029b2:	4619      	mov	r1, r3
 80029b4:	f7ff f8f5 	bl	8001ba2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <HAL_ADC_ConfigChannel+0x6e0>)
 80029be:	4013      	ands	r3, r2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f000 80be 	beq.w	8002b42 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029ce:	d004      	beq.n	80029da <HAL_ADC_ConfigChannel+0x6d6>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <HAL_ADC_ConfigChannel+0x6e4>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d10a      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x6ec>
 80029da:	4b04      	ldr	r3, [pc, #16]	; (80029ec <HAL_ADC_ConfigChannel+0x6e8>)
 80029dc:	e009      	b.n	80029f2 <HAL_ADC_ConfigChannel+0x6ee>
 80029de:	bf00      	nop
 80029e0:	407f0000 	.word	0x407f0000
 80029e4:	80080000 	.word	0x80080000
 80029e8:	50000100 	.word	0x50000100
 80029ec:	50000300 	.word	0x50000300
 80029f0:	4b59      	ldr	r3, [pc, #356]	; (8002b58 <HAL_ADC_ConfigChannel+0x854>)
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7fe ffea 	bl	80019cc <LL_ADC_GetCommonPathInternalCh>
 80029f8:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a56      	ldr	r2, [pc, #344]	; (8002b5c <HAL_ADC_ConfigChannel+0x858>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d004      	beq.n	8002a10 <HAL_ADC_ConfigChannel+0x70c>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a55      	ldr	r2, [pc, #340]	; (8002b60 <HAL_ADC_ConfigChannel+0x85c>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d13a      	bne.n	8002a86 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d134      	bne.n	8002a86 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a24:	d005      	beq.n	8002a32 <HAL_ADC_ConfigChannel+0x72e>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a4e      	ldr	r2, [pc, #312]	; (8002b64 <HAL_ADC_ConfigChannel+0x860>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	f040 8085 	bne.w	8002b3c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a3a:	d004      	beq.n	8002a46 <HAL_ADC_ConfigChannel+0x742>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a49      	ldr	r2, [pc, #292]	; (8002b68 <HAL_ADC_ConfigChannel+0x864>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d101      	bne.n	8002a4a <HAL_ADC_ConfigChannel+0x746>
 8002a46:	4a49      	ldr	r2, [pc, #292]	; (8002b6c <HAL_ADC_ConfigChannel+0x868>)
 8002a48:	e000      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x748>
 8002a4a:	4a43      	ldr	r2, [pc, #268]	; (8002b58 <HAL_ADC_ConfigChannel+0x854>)
 8002a4c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a50:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a54:	4619      	mov	r1, r3
 8002a56:	4610      	mov	r0, r2
 8002a58:	f7fe ffa5 	bl	80019a6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a5c:	4b44      	ldr	r3, [pc, #272]	; (8002b70 <HAL_ADC_ConfigChannel+0x86c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	099b      	lsrs	r3, r3, #6
 8002a62:	4a44      	ldr	r2, [pc, #272]	; (8002b74 <HAL_ADC_ConfigChannel+0x870>)
 8002a64:	fba2 2303 	umull	r2, r3, r2, r3
 8002a68:	099b      	lsrs	r3, r3, #6
 8002a6a:	1c5a      	adds	r2, r3, #1
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	005b      	lsls	r3, r3, #1
 8002a70:	4413      	add	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a76:	e002      	b.n	8002a7e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1f9      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a84:	e05a      	b.n	8002b3c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a3b      	ldr	r2, [pc, #236]	; (8002b78 <HAL_ADC_ConfigChannel+0x874>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d125      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x7d8>
 8002a90:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002a94:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d11f      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a31      	ldr	r2, [pc, #196]	; (8002b68 <HAL_ADC_ConfigChannel+0x864>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d104      	bne.n	8002ab0 <HAL_ADC_ConfigChannel+0x7ac>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a34      	ldr	r2, [pc, #208]	; (8002b7c <HAL_ADC_ConfigChannel+0x878>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d047      	beq.n	8002b40 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ab8:	d004      	beq.n	8002ac4 <HAL_ADC_ConfigChannel+0x7c0>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a2a      	ldr	r2, [pc, #168]	; (8002b68 <HAL_ADC_ConfigChannel+0x864>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d101      	bne.n	8002ac8 <HAL_ADC_ConfigChannel+0x7c4>
 8002ac4:	4a29      	ldr	r2, [pc, #164]	; (8002b6c <HAL_ADC_ConfigChannel+0x868>)
 8002ac6:	e000      	b.n	8002aca <HAL_ADC_ConfigChannel+0x7c6>
 8002ac8:	4a23      	ldr	r2, [pc, #140]	; (8002b58 <HAL_ADC_ConfigChannel+0x854>)
 8002aca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ace:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	f7fe ff66 	bl	80019a6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ada:	e031      	b.n	8002b40 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a27      	ldr	r2, [pc, #156]	; (8002b80 <HAL_ADC_ConfigChannel+0x87c>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d12d      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ae6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002aea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d127      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a1c      	ldr	r2, [pc, #112]	; (8002b68 <HAL_ADC_ConfigChannel+0x864>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d022      	beq.n	8002b42 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b04:	d004      	beq.n	8002b10 <HAL_ADC_ConfigChannel+0x80c>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a17      	ldr	r2, [pc, #92]	; (8002b68 <HAL_ADC_ConfigChannel+0x864>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d101      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x810>
 8002b10:	4a16      	ldr	r2, [pc, #88]	; (8002b6c <HAL_ADC_ConfigChannel+0x868>)
 8002b12:	e000      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x812>
 8002b14:	4a10      	ldr	r2, [pc, #64]	; (8002b58 <HAL_ADC_ConfigChannel+0x854>)
 8002b16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b1a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b1e:	4619      	mov	r1, r3
 8002b20:	4610      	mov	r0, r2
 8002b22:	f7fe ff40 	bl	80019a6 <LL_ADC_SetCommonPathInternalCh>
 8002b26:	e00c      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2c:	f043 0220 	orr.w	r2, r3, #32
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002b3a:	e002      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b3c:	bf00      	nop
 8002b3e:	e000      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002b4a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	37d8      	adds	r7, #216	; 0xd8
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	50000700 	.word	0x50000700
 8002b5c:	c3210000 	.word	0xc3210000
 8002b60:	90c00010 	.word	0x90c00010
 8002b64:	50000600 	.word	0x50000600
 8002b68:	50000100 	.word	0x50000100
 8002b6c:	50000300 	.word	0x50000300
 8002b70:	20000000 	.word	0x20000000
 8002b74:	053e2d63 	.word	0x053e2d63
 8002b78:	c7520000 	.word	0xc7520000
 8002b7c:	50000500 	.word	0x50000500
 8002b80:	cb840000 	.word	0xcb840000

08002b84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff f8c5 	bl	8001d20 <LL_ADC_IsEnabled>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d14d      	bne.n	8002c38 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	689a      	ldr	r2, [r3, #8]
 8002ba2:	4b28      	ldr	r3, [pc, #160]	; (8002c44 <ADC_Enable+0xc0>)
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00d      	beq.n	8002bc6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bae:	f043 0210 	orr.w	r2, r3, #16
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bba:	f043 0201 	orr.w	r2, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e039      	b.n	8002c3a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff f894 	bl	8001cf8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002bd0:	f7fe feca 	bl	8001968 <HAL_GetTick>
 8002bd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bd6:	e028      	b.n	8002c2a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff f89f 	bl	8001d20 <LL_ADC_IsEnabled>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d104      	bne.n	8002bf2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff f883 	bl	8001cf8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bf2:	f7fe feb9 	bl	8001968 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d914      	bls.n	8002c2a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d00d      	beq.n	8002c2a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c12:	f043 0210 	orr.w	r2, r3, #16
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c1e:	f043 0201 	orr.w	r2, r3, #1
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e007      	b.n	8002c3a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d1cf      	bne.n	8002bd8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	8000003f 	.word	0x8000003f

08002c48 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d14b      	bne.n	8002cfa <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c66:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0308 	and.w	r3, r3, #8
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d021      	beq.n	8002cc0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fe ff4f 	bl	8001b24 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d032      	beq.n	8002cf2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d12b      	bne.n	8002cf2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002caa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d11f      	bne.n	8002cf2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb6:	f043 0201 	orr.w	r2, r3, #1
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	65da      	str	r2, [r3, #92]	; 0x5c
 8002cbe:	e018      	b.n	8002cf2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d111      	bne.n	8002cf2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d105      	bne.n	8002cf2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cea:	f043 0201 	orr.w	r2, r3, #1
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f7fe fa88 	bl	8001208 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002cf8:	e00e      	b.n	8002d18 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f7ff faf2 	bl	80022f0 <HAL_ADC_ErrorCallback>
}
 8002d0c:	e004      	b.n	8002d18 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	4798      	blx	r3
}
 8002d18:	bf00      	nop
 8002d1a:	3710      	adds	r7, #16
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f7ff fad4 	bl	80022dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d34:	bf00      	nop
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d48:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d5a:	f043 0204 	orr.w	r2, r3, #4
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f7ff fac4 	bl	80022f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d68:	bf00      	nop
 8002d6a:	3710      	adds	r7, #16
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <LL_ADC_IsEnabled>:
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d101      	bne.n	8002d88 <LL_ADC_IsEnabled+0x18>
 8002d84:	2301      	movs	r3, #1
 8002d86:	e000      	b.n	8002d8a <LL_ADC_IsEnabled+0x1a>
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <LL_ADC_REG_IsConversionOngoing>:
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f003 0304 	and.w	r3, r3, #4
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	d101      	bne.n	8002dae <LL_ADC_REG_IsConversionOngoing+0x18>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002dbc:	b590      	push	{r4, r7, lr}
 8002dbe:	b0a1      	sub	sp, #132	; 0x84
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
 8002dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d101      	bne.n	8002dda <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	e0e7      	b.n	8002faa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8002de2:	2300      	movs	r3, #0
 8002de4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8002de6:	2300      	movs	r3, #0
 8002de8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002df2:	d102      	bne.n	8002dfa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002df4:	4b6f      	ldr	r3, [pc, #444]	; (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002df6:	60bb      	str	r3, [r7, #8]
 8002df8:	e009      	b.n	8002e0e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a6e      	ldr	r2, [pc, #440]	; (8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d102      	bne.n	8002e0a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002e04:	4b6d      	ldr	r3, [pc, #436]	; (8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002e06:	60bb      	str	r3, [r7, #8]
 8002e08:	e001      	b.n	8002e0e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d10b      	bne.n	8002e2c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e18:	f043 0220 	orr.w	r2, r3, #32
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e0be      	b.n	8002faa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff ffb1 	bl	8002d96 <LL_ADC_REG_IsConversionOngoing>
 8002e34:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff ffab 	bl	8002d96 <LL_ADC_REG_IsConversionOngoing>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	f040 80a0 	bne.w	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002e48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f040 809c 	bne.w	8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e58:	d004      	beq.n	8002e64 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a55      	ldr	r2, [pc, #340]	; (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d101      	bne.n	8002e68 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002e64:	4b56      	ldr	r3, [pc, #344]	; (8002fc0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8002e66:	e000      	b.n	8002e6a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002e68:	4b56      	ldr	r3, [pc, #344]	; (8002fc4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8002e6a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d04b      	beq.n	8002f0c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002e74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	6859      	ldr	r1, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002e86:	035b      	lsls	r3, r3, #13
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e8e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e98:	d004      	beq.n	8002ea4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a45      	ldr	r2, [pc, #276]	; (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d10f      	bne.n	8002ec4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002ea4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002ea8:	f7ff ff62 	bl	8002d70 <LL_ADC_IsEnabled>
 8002eac:	4604      	mov	r4, r0
 8002eae:	4841      	ldr	r0, [pc, #260]	; (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002eb0:	f7ff ff5e 	bl	8002d70 <LL_ADC_IsEnabled>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	4323      	orrs	r3, r4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf0c      	ite	eq
 8002ebc:	2301      	moveq	r3, #1
 8002ebe:	2300      	movne	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	e012      	b.n	8002eea <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002ec4:	483c      	ldr	r0, [pc, #240]	; (8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002ec6:	f7ff ff53 	bl	8002d70 <LL_ADC_IsEnabled>
 8002eca:	4604      	mov	r4, r0
 8002ecc:	483b      	ldr	r0, [pc, #236]	; (8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002ece:	f7ff ff4f 	bl	8002d70 <LL_ADC_IsEnabled>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	431c      	orrs	r4, r3
 8002ed6:	483c      	ldr	r0, [pc, #240]	; (8002fc8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002ed8:	f7ff ff4a 	bl	8002d70 <LL_ADC_IsEnabled>
 8002edc:	4603      	mov	r3, r0
 8002ede:	4323      	orrs	r3, r4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	bf0c      	ite	eq
 8002ee4:	2301      	moveq	r3, #1
 8002ee6:	2300      	movne	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d056      	beq.n	8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002eee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002ef6:	f023 030f 	bic.w	r3, r3, #15
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	6811      	ldr	r1, [r2, #0]
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	6892      	ldr	r2, [r2, #8]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	431a      	orrs	r2, r3
 8002f06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f08:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f0a:	e047      	b.n	8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f16:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f20:	d004      	beq.n	8002f2c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a23      	ldr	r2, [pc, #140]	; (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d10f      	bne.n	8002f4c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8002f2c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002f30:	f7ff ff1e 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f34:	4604      	mov	r4, r0
 8002f36:	481f      	ldr	r0, [pc, #124]	; (8002fb4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002f38:	f7ff ff1a 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	4323      	orrs	r3, r4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	bf0c      	ite	eq
 8002f44:	2301      	moveq	r3, #1
 8002f46:	2300      	movne	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	e012      	b.n	8002f72 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8002f4c:	481a      	ldr	r0, [pc, #104]	; (8002fb8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002f4e:	f7ff ff0f 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f52:	4604      	mov	r4, r0
 8002f54:	4819      	ldr	r0, [pc, #100]	; (8002fbc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002f56:	f7ff ff0b 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	431c      	orrs	r4, r3
 8002f5e:	481a      	ldr	r0, [pc, #104]	; (8002fc8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8002f60:	f7ff ff06 	bl	8002d70 <LL_ADC_IsEnabled>
 8002f64:	4603      	mov	r3, r0
 8002f66:	4323      	orrs	r3, r4
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	bf0c      	ite	eq
 8002f6c:	2301      	moveq	r3, #1
 8002f6e:	2300      	movne	r3, #0
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d012      	beq.n	8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f7e:	f023 030f 	bic.w	r3, r3, #15
 8002f82:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002f84:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f86:	e009      	b.n	8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f8c:	f043 0220 	orr.w	r2, r3, #32
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002f9a:	e000      	b.n	8002f9e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f9c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002fa6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3784      	adds	r7, #132	; 0x84
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd90      	pop	{r4, r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	50000100 	.word	0x50000100
 8002fb8:	50000400 	.word	0x50000400
 8002fbc:	50000500 	.word	0x50000500
 8002fc0:	50000300 	.word	0x50000300
 8002fc4:	50000700 	.word	0x50000700
 8002fc8:	50000600 	.word	0x50000600

08002fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f003 0307 	and.w	r3, r3, #7
 8002fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	; (8003010 <__NVIC_SetPriorityGrouping+0x44>)
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fe8:	4013      	ands	r3, r2
 8002fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ff4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ff8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ffe:	4a04      	ldr	r2, [pc, #16]	; (8003010 <__NVIC_SetPriorityGrouping+0x44>)
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	60d3      	str	r3, [r2, #12]
}
 8003004:	bf00      	nop
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr
 8003010:	e000ed00 	.word	0xe000ed00

08003014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003018:	4b04      	ldr	r3, [pc, #16]	; (800302c <__NVIC_GetPriorityGrouping+0x18>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	0a1b      	lsrs	r3, r3, #8
 800301e:	f003 0307 	and.w	r3, r3, #7
}
 8003022:	4618      	mov	r0, r3
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	e000ed00 	.word	0xe000ed00

08003030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800303a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303e:	2b00      	cmp	r3, #0
 8003040:	db0b      	blt.n	800305a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	f003 021f 	and.w	r2, r3, #31
 8003048:	4907      	ldr	r1, [pc, #28]	; (8003068 <__NVIC_EnableIRQ+0x38>)
 800304a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304e:	095b      	lsrs	r3, r3, #5
 8003050:	2001      	movs	r0, #1
 8003052:	fa00 f202 	lsl.w	r2, r0, r2
 8003056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	e000e100 	.word	0xe000e100

0800306c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	6039      	str	r1, [r7, #0]
 8003076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307c:	2b00      	cmp	r3, #0
 800307e:	db0a      	blt.n	8003096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	b2da      	uxtb	r2, r3
 8003084:	490c      	ldr	r1, [pc, #48]	; (80030b8 <__NVIC_SetPriority+0x4c>)
 8003086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308a:	0112      	lsls	r2, r2, #4
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	440b      	add	r3, r1
 8003090:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003094:	e00a      	b.n	80030ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	b2da      	uxtb	r2, r3
 800309a:	4908      	ldr	r1, [pc, #32]	; (80030bc <__NVIC_SetPriority+0x50>)
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	3b04      	subs	r3, #4
 80030a4:	0112      	lsls	r2, r2, #4
 80030a6:	b2d2      	uxtb	r2, r2
 80030a8:	440b      	add	r3, r1
 80030aa:	761a      	strb	r2, [r3, #24]
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	e000e100 	.word	0xe000e100
 80030bc:	e000ed00 	.word	0xe000ed00

080030c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b089      	sub	sp, #36	; 0x24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	f1c3 0307 	rsb	r3, r3, #7
 80030da:	2b04      	cmp	r3, #4
 80030dc:	bf28      	it	cs
 80030de:	2304      	movcs	r3, #4
 80030e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	3304      	adds	r3, #4
 80030e6:	2b06      	cmp	r3, #6
 80030e8:	d902      	bls.n	80030f0 <NVIC_EncodePriority+0x30>
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	3b03      	subs	r3, #3
 80030ee:	e000      	b.n	80030f2 <NVIC_EncodePriority+0x32>
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f4:	f04f 32ff 	mov.w	r2, #4294967295
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	43da      	mvns	r2, r3
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	401a      	ands	r2, r3
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003108:	f04f 31ff 	mov.w	r1, #4294967295
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	fa01 f303 	lsl.w	r3, r1, r3
 8003112:	43d9      	mvns	r1, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003118:	4313      	orrs	r3, r2
         );
}
 800311a:	4618      	mov	r0, r3
 800311c:	3724      	adds	r7, #36	; 0x24
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
	...

08003128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3b01      	subs	r3, #1
 8003134:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003138:	d301      	bcc.n	800313e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800313a:	2301      	movs	r3, #1
 800313c:	e00f      	b.n	800315e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800313e:	4a0a      	ldr	r2, [pc, #40]	; (8003168 <SysTick_Config+0x40>)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3b01      	subs	r3, #1
 8003144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003146:	210f      	movs	r1, #15
 8003148:	f04f 30ff 	mov.w	r0, #4294967295
 800314c:	f7ff ff8e 	bl	800306c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003150:	4b05      	ldr	r3, [pc, #20]	; (8003168 <SysTick_Config+0x40>)
 8003152:	2200      	movs	r2, #0
 8003154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003156:	4b04      	ldr	r3, [pc, #16]	; (8003168 <SysTick_Config+0x40>)
 8003158:	2207      	movs	r2, #7
 800315a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	e000e010 	.word	0xe000e010

0800316c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003174:	6878      	ldr	r0, [r7, #4]
 8003176:	f7ff ff29 	bl	8002fcc <__NVIC_SetPriorityGrouping>
}
 800317a:	bf00      	nop
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b086      	sub	sp, #24
 8003186:	af00      	add	r7, sp, #0
 8003188:	4603      	mov	r3, r0
 800318a:	60b9      	str	r1, [r7, #8]
 800318c:	607a      	str	r2, [r7, #4]
 800318e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003190:	f7ff ff40 	bl	8003014 <__NVIC_GetPriorityGrouping>
 8003194:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	68b9      	ldr	r1, [r7, #8]
 800319a:	6978      	ldr	r0, [r7, #20]
 800319c:	f7ff ff90 	bl	80030c0 <NVIC_EncodePriority>
 80031a0:	4602      	mov	r2, r0
 80031a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031a6:	4611      	mov	r1, r2
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff ff5f 	bl	800306c <__NVIC_SetPriority>
}
 80031ae:	bf00      	nop
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b082      	sub	sp, #8
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	4603      	mov	r3, r0
 80031be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff33 	bl	8003030 <__NVIC_EnableIRQ>
}
 80031ca:	bf00      	nop
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7ff ffa4 	bl	8003128 <SysTick_Config>
 80031e0:	4603      	mov	r3, r0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
	...

080031ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e08d      	b.n	800331a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	461a      	mov	r2, r3
 8003204:	4b47      	ldr	r3, [pc, #284]	; (8003324 <HAL_DMA_Init+0x138>)
 8003206:	429a      	cmp	r2, r3
 8003208:	d80f      	bhi.n	800322a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	461a      	mov	r2, r3
 8003210:	4b45      	ldr	r3, [pc, #276]	; (8003328 <HAL_DMA_Init+0x13c>)
 8003212:	4413      	add	r3, r2
 8003214:	4a45      	ldr	r2, [pc, #276]	; (800332c <HAL_DMA_Init+0x140>)
 8003216:	fba2 2303 	umull	r2, r3, r2, r3
 800321a:	091b      	lsrs	r3, r3, #4
 800321c:	009a      	lsls	r2, r3, #2
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a42      	ldr	r2, [pc, #264]	; (8003330 <HAL_DMA_Init+0x144>)
 8003226:	641a      	str	r2, [r3, #64]	; 0x40
 8003228:	e00e      	b.n	8003248 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	461a      	mov	r2, r3
 8003230:	4b40      	ldr	r3, [pc, #256]	; (8003334 <HAL_DMA_Init+0x148>)
 8003232:	4413      	add	r3, r2
 8003234:	4a3d      	ldr	r2, [pc, #244]	; (800332c <HAL_DMA_Init+0x140>)
 8003236:	fba2 2303 	umull	r2, r3, r2, r3
 800323a:	091b      	lsrs	r3, r3, #4
 800323c:	009a      	lsls	r2, r3, #2
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a3c      	ldr	r2, [pc, #240]	; (8003338 <HAL_DMA_Init+0x14c>)
 8003246:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2202      	movs	r2, #2
 800324c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800325e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003262:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800326c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003278:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003284:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	4313      	orrs	r3, r2
 8003290:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68fa      	ldr	r2, [r7, #12]
 8003298:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f000 f9b6 	bl	800360c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032a8:	d102      	bne.n	80032b0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80032c4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d010      	beq.n	80032f0 <HAL_DMA_Init+0x104>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	2b04      	cmp	r3, #4
 80032d4:	d80c      	bhi.n	80032f0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f9d6 	bl	8003688 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e0:	2200      	movs	r2, #0
 80032e2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80032ec:	605a      	str	r2, [r3, #4]
 80032ee:	e008      	b.n	8003302 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	40020407 	.word	0x40020407
 8003328:	bffdfff8 	.word	0xbffdfff8
 800332c:	cccccccd 	.word	0xcccccccd
 8003330:	40020000 	.word	0x40020000
 8003334:	bffdfbf8 	.word	0xbffdfbf8
 8003338:	40020400 	.word	0x40020400

0800333c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003354:	2b01      	cmp	r3, #1
 8003356:	d101      	bne.n	800335c <HAL_DMA_Start_IT+0x20>
 8003358:	2302      	movs	r3, #2
 800335a:	e066      	b.n	800342a <HAL_DMA_Start_IT+0xee>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b01      	cmp	r3, #1
 800336e:	d155      	bne.n	800341c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2202      	movs	r2, #2
 8003374:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f022 0201 	bic.w	r2, r2, #1
 800338c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	68b9      	ldr	r1, [r7, #8]
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 f8fb 	bl	8003590 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d008      	beq.n	80033b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f042 020e 	orr.w	r2, r2, #14
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	e00f      	b.n	80033d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f022 0204 	bic.w	r2, r2, #4
 80033c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f042 020a 	orr.w	r2, r2, #10
 80033d2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d007      	beq.n	80033f2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033f0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d007      	beq.n	800340a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003404:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003408:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f042 0201 	orr.w	r2, r2, #1
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	e005      	b.n	8003428 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003424:	2302      	movs	r3, #2
 8003426:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003428:	7dfb      	ldrb	r3, [r7, #23]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3718      	adds	r7, #24
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b084      	sub	sp, #16
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344e:	f003 031f 	and.w	r3, r3, #31
 8003452:	2204      	movs	r2, #4
 8003454:	409a      	lsls	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	4013      	ands	r3, r2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d026      	beq.n	80034ac <HAL_DMA_IRQHandler+0x7a>
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	f003 0304 	and.w	r3, r3, #4
 8003464:	2b00      	cmp	r3, #0
 8003466:	d021      	beq.n	80034ac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0320 	and.w	r3, r3, #32
 8003472:	2b00      	cmp	r3, #0
 8003474:	d107      	bne.n	8003486 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0204 	bic.w	r2, r2, #4
 8003484:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348a:	f003 021f 	and.w	r2, r3, #31
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	2104      	movs	r1, #4
 8003494:	fa01 f202 	lsl.w	r2, r1, r2
 8003498:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d071      	beq.n	8003586 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80034aa:	e06c      	b.n	8003586 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b0:	f003 031f 	and.w	r3, r3, #31
 80034b4:	2202      	movs	r2, #2
 80034b6:	409a      	lsls	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4013      	ands	r3, r2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d02e      	beq.n	800351e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d029      	beq.n	800351e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10b      	bne.n	80034f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 020a 	bic.w	r2, r2, #10
 80034e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f4:	f003 021f 	and.w	r2, r3, #31
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fc:	2102      	movs	r1, #2
 80034fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003502:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003510:	2b00      	cmp	r3, #0
 8003512:	d038      	beq.n	8003586 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800351c:	e033      	b.n	8003586 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003522:	f003 031f 	and.w	r3, r3, #31
 8003526:	2208      	movs	r2, #8
 8003528:	409a      	lsls	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4013      	ands	r3, r2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d02a      	beq.n	8003588 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	f003 0308 	and.w	r3, r3, #8
 8003538:	2b00      	cmp	r3, #0
 800353a:	d025      	beq.n	8003588 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 020e 	bic.w	r2, r2, #14
 800354a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003550:	f003 021f 	and.w	r2, r3, #31
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003558:	2101      	movs	r1, #1
 800355a:	fa01 f202 	lsl.w	r2, r1, r2
 800355e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800357a:	2b00      	cmp	r3, #0
 800357c:	d004      	beq.n	8003588 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003586:	bf00      	nop
 8003588:	bf00      	nop
}
 800358a:	3710      	adds	r7, #16
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	607a      	str	r2, [r7, #4]
 800359c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a2:	68fa      	ldr	r2, [r7, #12]
 80035a4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80035a6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d004      	beq.n	80035ba <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b4:	68fa      	ldr	r2, [r7, #12]
 80035b6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80035b8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035be:	f003 021f 	and.w	r2, r3, #31
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c6:	2101      	movs	r1, #1
 80035c8:	fa01 f202 	lsl.w	r2, r1, r2
 80035cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	2b10      	cmp	r3, #16
 80035dc:	d108      	bne.n	80035f0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68ba      	ldr	r2, [r7, #8]
 80035ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80035ee:	e007      	b.n	8003600 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	60da      	str	r2, [r3, #12]
}
 8003600:	bf00      	nop
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	461a      	mov	r2, r3
 800361a:	4b16      	ldr	r3, [pc, #88]	; (8003674 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800361c:	429a      	cmp	r2, r3
 800361e:	d802      	bhi.n	8003626 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003620:	4b15      	ldr	r3, [pc, #84]	; (8003678 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	e001      	b.n	800362a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003626:	4b15      	ldr	r3, [pc, #84]	; (800367c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003628:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	b2db      	uxtb	r3, r3
 8003634:	3b08      	subs	r3, #8
 8003636:	4a12      	ldr	r2, [pc, #72]	; (8003680 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003638:	fba2 2303 	umull	r2, r3, r2, r3
 800363c:	091b      	lsrs	r3, r3, #4
 800363e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003644:	089b      	lsrs	r3, r3, #2
 8003646:	009a      	lsls	r2, r3, #2
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4413      	add	r3, r2
 800364c:	461a      	mov	r2, r3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a0b      	ldr	r2, [pc, #44]	; (8003684 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003656:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f003 031f 	and.w	r3, r3, #31
 800365e:	2201      	movs	r2, #1
 8003660:	409a      	lsls	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003666:	bf00      	nop
 8003668:	371c      	adds	r7, #28
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	40020407 	.word	0x40020407
 8003678:	40020800 	.word	0x40020800
 800367c:	40020820 	.word	0x40020820
 8003680:	cccccccd 	.word	0xcccccccd
 8003684:	40020880 	.word	0x40020880

08003688 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	b2db      	uxtb	r3, r3
 8003696:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	4b0b      	ldr	r3, [pc, #44]	; (80036c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800369c:	4413      	add	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	461a      	mov	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a08      	ldr	r2, [pc, #32]	; (80036cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80036aa:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	2201      	movs	r2, #1
 80036b6:	409a      	lsls	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80036bc:	bf00      	nop
 80036be:	3714      	adds	r7, #20
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr
 80036c8:	1000823f 	.word	0x1000823f
 80036cc:	40020940 	.word	0x40020940

080036d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b087      	sub	sp, #28
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036da:	2300      	movs	r3, #0
 80036dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80036de:	e15a      	b.n	8003996 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	2101      	movs	r1, #1
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ec:	4013      	ands	r3, r2
 80036ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 814c 	beq.w	8003990 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d00b      	beq.n	8003718 <HAL_GPIO_Init+0x48>
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	2b02      	cmp	r3, #2
 8003706:	d007      	beq.n	8003718 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800370c:	2b11      	cmp	r3, #17
 800370e:	d003      	beq.n	8003718 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	2b12      	cmp	r3, #18
 8003716:	d130      	bne.n	800377a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	2203      	movs	r2, #3
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	43db      	mvns	r3, r3
 800372a:	693a      	ldr	r2, [r7, #16]
 800372c:	4013      	ands	r3, r2
 800372e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	68da      	ldr	r2, [r3, #12]
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	4313      	orrs	r3, r2
 8003740:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	693a      	ldr	r2, [r7, #16]
 8003746:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800374e:	2201      	movs	r2, #1
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	fa02 f303 	lsl.w	r3, r2, r3
 8003756:	43db      	mvns	r3, r3
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4013      	ands	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	091b      	lsrs	r3, r3, #4
 8003764:	f003 0201 	and.w	r2, r3, #1
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	005b      	lsls	r3, r3, #1
 8003784:	2203      	movs	r2, #3
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43db      	mvns	r3, r3
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	4013      	ands	r3, r2
 8003790:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	689a      	ldr	r2, [r3, #8]
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	fa02 f303 	lsl.w	r3, r2, r3
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d003      	beq.n	80037ba <HAL_GPIO_Init+0xea>
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2b12      	cmp	r3, #18
 80037b8:	d123      	bne.n	8003802 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	08da      	lsrs	r2, r3, #3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	3208      	adds	r2, #8
 80037c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	f003 0307 	and.w	r3, r3, #7
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	220f      	movs	r2, #15
 80037d2:	fa02 f303 	lsl.w	r3, r2, r3
 80037d6:	43db      	mvns	r3, r3
 80037d8:	693a      	ldr	r2, [r7, #16]
 80037da:	4013      	ands	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	691a      	ldr	r2, [r3, #16]
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	f003 0307 	and.w	r3, r3, #7
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	08da      	lsrs	r2, r3, #3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3208      	adds	r2, #8
 80037fc:	6939      	ldr	r1, [r7, #16]
 80037fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	005b      	lsls	r3, r3, #1
 800380c:	2203      	movs	r2, #3
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43db      	mvns	r3, r3
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4013      	ands	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f003 0203 	and.w	r2, r3, #3
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	fa02 f303 	lsl.w	r3, r2, r3
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4313      	orrs	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 80a6 	beq.w	8003990 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003844:	4b5b      	ldr	r3, [pc, #364]	; (80039b4 <HAL_GPIO_Init+0x2e4>)
 8003846:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003848:	4a5a      	ldr	r2, [pc, #360]	; (80039b4 <HAL_GPIO_Init+0x2e4>)
 800384a:	f043 0301 	orr.w	r3, r3, #1
 800384e:	6613      	str	r3, [r2, #96]	; 0x60
 8003850:	4b58      	ldr	r3, [pc, #352]	; (80039b4 <HAL_GPIO_Init+0x2e4>)
 8003852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	60bb      	str	r3, [r7, #8]
 800385a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800385c:	4a56      	ldr	r2, [pc, #344]	; (80039b8 <HAL_GPIO_Init+0x2e8>)
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	089b      	lsrs	r3, r3, #2
 8003862:	3302      	adds	r3, #2
 8003864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003868:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	f003 0303 	and.w	r3, r3, #3
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	220f      	movs	r2, #15
 8003874:	fa02 f303 	lsl.w	r3, r2, r3
 8003878:	43db      	mvns	r3, r3
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	4013      	ands	r3, r2
 800387e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003886:	d01f      	beq.n	80038c8 <HAL_GPIO_Init+0x1f8>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a4c      	ldr	r2, [pc, #304]	; (80039bc <HAL_GPIO_Init+0x2ec>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d019      	beq.n	80038c4 <HAL_GPIO_Init+0x1f4>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a4b      	ldr	r2, [pc, #300]	; (80039c0 <HAL_GPIO_Init+0x2f0>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d013      	beq.n	80038c0 <HAL_GPIO_Init+0x1f0>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	4a4a      	ldr	r2, [pc, #296]	; (80039c4 <HAL_GPIO_Init+0x2f4>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d00d      	beq.n	80038bc <HAL_GPIO_Init+0x1ec>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	4a49      	ldr	r2, [pc, #292]	; (80039c8 <HAL_GPIO_Init+0x2f8>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d007      	beq.n	80038b8 <HAL_GPIO_Init+0x1e8>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	4a48      	ldr	r2, [pc, #288]	; (80039cc <HAL_GPIO_Init+0x2fc>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d101      	bne.n	80038b4 <HAL_GPIO_Init+0x1e4>
 80038b0:	2305      	movs	r3, #5
 80038b2:	e00a      	b.n	80038ca <HAL_GPIO_Init+0x1fa>
 80038b4:	2306      	movs	r3, #6
 80038b6:	e008      	b.n	80038ca <HAL_GPIO_Init+0x1fa>
 80038b8:	2304      	movs	r3, #4
 80038ba:	e006      	b.n	80038ca <HAL_GPIO_Init+0x1fa>
 80038bc:	2303      	movs	r3, #3
 80038be:	e004      	b.n	80038ca <HAL_GPIO_Init+0x1fa>
 80038c0:	2302      	movs	r3, #2
 80038c2:	e002      	b.n	80038ca <HAL_GPIO_Init+0x1fa>
 80038c4:	2301      	movs	r3, #1
 80038c6:	e000      	b.n	80038ca <HAL_GPIO_Init+0x1fa>
 80038c8:	2300      	movs	r3, #0
 80038ca:	697a      	ldr	r2, [r7, #20]
 80038cc:	f002 0203 	and.w	r2, r2, #3
 80038d0:	0092      	lsls	r2, r2, #2
 80038d2:	4093      	lsls	r3, r2
 80038d4:	693a      	ldr	r2, [r7, #16]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038da:	4937      	ldr	r1, [pc, #220]	; (80039b8 <HAL_GPIO_Init+0x2e8>)
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	089b      	lsrs	r3, r3, #2
 80038e0:	3302      	adds	r3, #2
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80038e8:	4b39      	ldr	r3, [pc, #228]	; (80039d0 <HAL_GPIO_Init+0x300>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	43db      	mvns	r3, r3
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	4013      	ands	r3, r2
 80038f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d003      	beq.n	800390c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	4313      	orrs	r3, r2
 800390a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800390c:	4a30      	ldr	r2, [pc, #192]	; (80039d0 <HAL_GPIO_Init+0x300>)
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003912:	4b2f      	ldr	r3, [pc, #188]	; (80039d0 <HAL_GPIO_Init+0x300>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	43db      	mvns	r3, r3
 800391c:	693a      	ldr	r2, [r7, #16]
 800391e:	4013      	ands	r3, r2
 8003920:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4313      	orrs	r3, r2
 8003934:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003936:	4a26      	ldr	r2, [pc, #152]	; (80039d0 <HAL_GPIO_Init+0x300>)
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800393c:	4b24      	ldr	r3, [pc, #144]	; (80039d0 <HAL_GPIO_Init+0x300>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	43db      	mvns	r3, r3
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	4013      	ands	r3, r2
 800394a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d003      	beq.n	8003960 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003958:	693a      	ldr	r2, [r7, #16]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	4313      	orrs	r3, r2
 800395e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003960:	4a1b      	ldr	r2, [pc, #108]	; (80039d0 <HAL_GPIO_Init+0x300>)
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003966:	4b1a      	ldr	r3, [pc, #104]	; (80039d0 <HAL_GPIO_Init+0x300>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	43db      	mvns	r3, r3
 8003970:	693a      	ldr	r2, [r7, #16]
 8003972:	4013      	ands	r3, r2
 8003974:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	4313      	orrs	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800398a:	4a11      	ldr	r2, [pc, #68]	; (80039d0 <HAL_GPIO_Init+0x300>)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	3301      	adds	r3, #1
 8003994:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	fa22 f303 	lsr.w	r3, r2, r3
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	f47f ae9d 	bne.w	80036e0 <HAL_GPIO_Init+0x10>
  }
}
 80039a6:	bf00      	nop
 80039a8:	bf00      	nop
 80039aa:	371c      	adds	r7, #28
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	40021000 	.word	0x40021000
 80039b8:	40010000 	.word	0x40010000
 80039bc:	48000400 	.word	0x48000400
 80039c0:	48000800 	.word	0x48000800
 80039c4:	48000c00 	.word	0x48000c00
 80039c8:	48001000 	.word	0x48001000
 80039cc:	48001400 	.word	0x48001400
 80039d0:	40010400 	.word	0x40010400

080039d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b083      	sub	sp, #12
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	460b      	mov	r3, r1
 80039de:	807b      	strh	r3, [r7, #2]
 80039e0:	4613      	mov	r3, r2
 80039e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039e4:	787b      	ldrb	r3, [r7, #1]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039ea:	887a      	ldrh	r2, [r7, #2]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039f0:	e002      	b.n	80039f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039f2:	887a      	ldrh	r2, [r7, #2]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003a0e:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a10:	695a      	ldr	r2, [r3, #20]
 8003a12:	88fb      	ldrh	r3, [r7, #6]
 8003a14:	4013      	ands	r3, r2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d006      	beq.n	8003a28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a1a:	4a05      	ldr	r2, [pc, #20]	; (8003a30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a1c:	88fb      	ldrh	r3, [r7, #6]
 8003a1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a20:	88fb      	ldrh	r3, [r7, #6]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f000 f806 	bl	8003a34 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a28:	bf00      	nop
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40010400 	.word	0x40010400

08003a34 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a3e:	bf00      	nop
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
	...

08003a4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b085      	sub	sp, #20
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d141      	bne.n	8003ade <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a5a:	4b4b      	ldr	r3, [pc, #300]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a66:	d131      	bne.n	8003acc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a68:	4b47      	ldr	r3, [pc, #284]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a6e:	4a46      	ldr	r2, [pc, #280]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a78:	4b43      	ldr	r3, [pc, #268]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a80:	4a41      	ldr	r2, [pc, #260]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a86:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a88:	4b40      	ldr	r3, [pc, #256]	; (8003b8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2232      	movs	r2, #50	; 0x32
 8003a8e:	fb02 f303 	mul.w	r3, r2, r3
 8003a92:	4a3f      	ldr	r2, [pc, #252]	; (8003b90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a94:	fba2 2303 	umull	r2, r3, r2, r3
 8003a98:	0c9b      	lsrs	r3, r3, #18
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a9e:	e002      	b.n	8003aa6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003aa6:	4b38      	ldr	r3, [pc, #224]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ab2:	d102      	bne.n	8003aba <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1f2      	bne.n	8003aa0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003aba:	4b33      	ldr	r3, [pc, #204]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ac2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ac6:	d158      	bne.n	8003b7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e057      	b.n	8003b7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003acc:	4b2e      	ldr	r3, [pc, #184]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ace:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ad2:	4a2d      	ldr	r2, [pc, #180]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ad8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003adc:	e04d      	b.n	8003b7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ae4:	d141      	bne.n	8003b6a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ae6:	4b28      	ldr	r3, [pc, #160]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003aee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003af2:	d131      	bne.n	8003b58 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003af4:	4b24      	ldr	r3, [pc, #144]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003afa:	4a23      	ldr	r2, [pc, #140]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b04:	4b20      	ldr	r3, [pc, #128]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b0c:	4a1e      	ldr	r2, [pc, #120]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b12:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b14:	4b1d      	ldr	r3, [pc, #116]	; (8003b8c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2232      	movs	r2, #50	; 0x32
 8003b1a:	fb02 f303 	mul.w	r3, r2, r3
 8003b1e:	4a1c      	ldr	r2, [pc, #112]	; (8003b90 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b20:	fba2 2303 	umull	r2, r3, r2, r3
 8003b24:	0c9b      	lsrs	r3, r3, #18
 8003b26:	3301      	adds	r3, #1
 8003b28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b2a:	e002      	b.n	8003b32 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b32:	4b15      	ldr	r3, [pc, #84]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b3e:	d102      	bne.n	8003b46 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d1f2      	bne.n	8003b2c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b46:	4b10      	ldr	r3, [pc, #64]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b52:	d112      	bne.n	8003b7a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e011      	b.n	8003b7c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b58:	4b0b      	ldr	r3, [pc, #44]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b5e:	4a0a      	ldr	r2, [pc, #40]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b64:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b68:	e007      	b.n	8003b7a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b6a:	4b07      	ldr	r3, [pc, #28]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b72:	4a05      	ldr	r2, [pc, #20]	; (8003b88 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b74:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b78:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	40007000 	.word	0x40007000
 8003b8c:	20000000 	.word	0x20000000
 8003b90:	431bde83 	.word	0x431bde83

08003b94 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003b98:	4b05      	ldr	r3, [pc, #20]	; (8003bb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	4a04      	ldr	r2, [pc, #16]	; (8003bb0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003b9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ba2:	6093      	str	r3, [r2, #8]
}
 8003ba4:	bf00      	nop
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	40007000 	.word	0x40007000

08003bb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b088      	sub	sp, #32
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e308      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d075      	beq.n	8003cbe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bd2:	4ba3      	ldr	r3, [pc, #652]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f003 030c 	and.w	r3, r3, #12
 8003bda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bdc:	4ba0      	ldr	r3, [pc, #640]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	f003 0303 	and.w	r3, r3, #3
 8003be4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003be6:	69bb      	ldr	r3, [r7, #24]
 8003be8:	2b0c      	cmp	r3, #12
 8003bea:	d102      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x3e>
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	2b03      	cmp	r3, #3
 8003bf0:	d002      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x44>
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	2b08      	cmp	r3, #8
 8003bf6:	d10b      	bne.n	8003c10 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf8:	4b99      	ldr	r3, [pc, #612]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d05b      	beq.n	8003cbc <HAL_RCC_OscConfig+0x108>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d157      	bne.n	8003cbc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e2e3      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c18:	d106      	bne.n	8003c28 <HAL_RCC_OscConfig+0x74>
 8003c1a:	4b91      	ldr	r3, [pc, #580]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a90      	ldr	r2, [pc, #576]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c24:	6013      	str	r3, [r2, #0]
 8003c26:	e01d      	b.n	8003c64 <HAL_RCC_OscConfig+0xb0>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c30:	d10c      	bne.n	8003c4c <HAL_RCC_OscConfig+0x98>
 8003c32:	4b8b      	ldr	r3, [pc, #556]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a8a      	ldr	r2, [pc, #552]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	4b88      	ldr	r3, [pc, #544]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a87      	ldr	r2, [pc, #540]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c48:	6013      	str	r3, [r2, #0]
 8003c4a:	e00b      	b.n	8003c64 <HAL_RCC_OscConfig+0xb0>
 8003c4c:	4b84      	ldr	r3, [pc, #528]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a83      	ldr	r2, [pc, #524]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c56:	6013      	str	r3, [r2, #0]
 8003c58:	4b81      	ldr	r3, [pc, #516]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a80      	ldr	r2, [pc, #512]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d013      	beq.n	8003c94 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c6c:	f7fd fe7c 	bl	8001968 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c74:	f7fd fe78 	bl	8001968 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b64      	cmp	r3, #100	; 0x64
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e2a8      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c86:	4b76      	ldr	r3, [pc, #472]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0f0      	beq.n	8003c74 <HAL_RCC_OscConfig+0xc0>
 8003c92:	e014      	b.n	8003cbe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c94:	f7fd fe68 	bl	8001968 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c9c:	f7fd fe64 	bl	8001968 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b64      	cmp	r3, #100	; 0x64
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e294      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003cae:	4b6c      	ldr	r3, [pc, #432]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0xe8>
 8003cba:	e000      	b.n	8003cbe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d075      	beq.n	8003db6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cca:	4b65      	ldr	r3, [pc, #404]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f003 030c 	and.w	r3, r3, #12
 8003cd2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cd4:	4b62      	ldr	r3, [pc, #392]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	f003 0303 	and.w	r3, r3, #3
 8003cdc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	2b0c      	cmp	r3, #12
 8003ce2:	d102      	bne.n	8003cea <HAL_RCC_OscConfig+0x136>
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d002      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x13c>
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	2b04      	cmp	r3, #4
 8003cee:	d11f      	bne.n	8003d30 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cf0:	4b5b      	ldr	r3, [pc, #364]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d005      	beq.n	8003d08 <HAL_RCC_OscConfig+0x154>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e267      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d08:	4b55      	ldr	r3, [pc, #340]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	061b      	lsls	r3, r3, #24
 8003d16:	4952      	ldr	r1, [pc, #328]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003d1c:	4b51      	ldr	r3, [pc, #324]	; (8003e64 <HAL_RCC_OscConfig+0x2b0>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fd fdd5 	bl	80018d0 <HAL_InitTick>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d043      	beq.n	8003db4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e253      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d023      	beq.n	8003d80 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d38:	4b49      	ldr	r3, [pc, #292]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a48      	ldr	r2, [pc, #288]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d44:	f7fd fe10 	bl	8001968 <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d4c:	f7fd fe0c 	bl	8001968 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e23c      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d5e:	4b40      	ldr	r3, [pc, #256]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0f0      	beq.n	8003d4c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d6a:	4b3d      	ldr	r3, [pc, #244]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	061b      	lsls	r3, r3, #24
 8003d78:	4939      	ldr	r1, [pc, #228]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	604b      	str	r3, [r1, #4]
 8003d7e:	e01a      	b.n	8003db6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d80:	4b37      	ldr	r3, [pc, #220]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a36      	ldr	r2, [pc, #216]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003d86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8c:	f7fd fdec 	bl	8001968 <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d94:	f7fd fde8 	bl	8001968 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e218      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003da6:	4b2e      	ldr	r3, [pc, #184]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1f0      	bne.n	8003d94 <HAL_RCC_OscConfig+0x1e0>
 8003db2:	e000      	b.n	8003db6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003db4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d03c      	beq.n	8003e3c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d01c      	beq.n	8003e04 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dca:	4b25      	ldr	r3, [pc, #148]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003dcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dd0:	4a23      	ldr	r2, [pc, #140]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003dd2:	f043 0301 	orr.w	r3, r3, #1
 8003dd6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dda:	f7fd fdc5 	bl	8001968 <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003de2:	f7fd fdc1 	bl	8001968 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e1f1      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003df4:	4b1a      	ldr	r3, [pc, #104]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003df6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d0ef      	beq.n	8003de2 <HAL_RCC_OscConfig+0x22e>
 8003e02:	e01b      	b.n	8003e3c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e04:	4b16      	ldr	r3, [pc, #88]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e0a:	4a15      	ldr	r2, [pc, #84]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003e0c:	f023 0301 	bic.w	r3, r3, #1
 8003e10:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e14:	f7fd fda8 	bl	8001968 <HAL_GetTick>
 8003e18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e1a:	e008      	b.n	8003e2e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e1c:	f7fd fda4 	bl	8001968 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	2b02      	cmp	r3, #2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e1d4      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003e2e:	4b0c      	ldr	r3, [pc, #48]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003e30:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d1ef      	bne.n	8003e1c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0304 	and.w	r3, r3, #4
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 80ab 	beq.w	8003fa0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e4e:	4b04      	ldr	r3, [pc, #16]	; (8003e60 <HAL_RCC_OscConfig+0x2ac>)
 8003e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d106      	bne.n	8003e68 <HAL_RCC_OscConfig+0x2b4>
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e005      	b.n	8003e6a <HAL_RCC_OscConfig+0x2b6>
 8003e5e:	bf00      	nop
 8003e60:	40021000 	.word	0x40021000
 8003e64:	20000004 	.word	0x20000004
 8003e68:	2300      	movs	r3, #0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00d      	beq.n	8003e8a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e6e:	4baf      	ldr	r3, [pc, #700]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e72:	4aae      	ldr	r2, [pc, #696]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e78:	6593      	str	r3, [r2, #88]	; 0x58
 8003e7a:	4bac      	ldr	r3, [pc, #688]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e82:	60fb      	str	r3, [r7, #12]
 8003e84:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e86:	2301      	movs	r3, #1
 8003e88:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e8a:	4ba9      	ldr	r3, [pc, #676]	; (8004130 <HAL_RCC_OscConfig+0x57c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d118      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e96:	4ba6      	ldr	r3, [pc, #664]	; (8004130 <HAL_RCC_OscConfig+0x57c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4aa5      	ldr	r2, [pc, #660]	; (8004130 <HAL_RCC_OscConfig+0x57c>)
 8003e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ea0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ea2:	f7fd fd61 	bl	8001968 <HAL_GetTick>
 8003ea6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ea8:	e008      	b.n	8003ebc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eaa:	f7fd fd5d 	bl	8001968 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e18d      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ebc:	4b9c      	ldr	r3, [pc, #624]	; (8004130 <HAL_RCC_OscConfig+0x57c>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d0f0      	beq.n	8003eaa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d108      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x32e>
 8003ed0:	4b96      	ldr	r3, [pc, #600]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed6:	4a95      	ldr	r2, [pc, #596]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003ed8:	f043 0301 	orr.w	r3, r3, #1
 8003edc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ee0:	e024      	b.n	8003f2c <HAL_RCC_OscConfig+0x378>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	2b05      	cmp	r3, #5
 8003ee8:	d110      	bne.n	8003f0c <HAL_RCC_OscConfig+0x358>
 8003eea:	4b90      	ldr	r3, [pc, #576]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef0:	4a8e      	ldr	r2, [pc, #568]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003ef2:	f043 0304 	orr.w	r3, r3, #4
 8003ef6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003efa:	4b8c      	ldr	r3, [pc, #560]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003efc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f00:	4a8a      	ldr	r2, [pc, #552]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f02:	f043 0301 	orr.w	r3, r3, #1
 8003f06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f0a:	e00f      	b.n	8003f2c <HAL_RCC_OscConfig+0x378>
 8003f0c:	4b87      	ldr	r3, [pc, #540]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f12:	4a86      	ldr	r2, [pc, #536]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f14:	f023 0301 	bic.w	r3, r3, #1
 8003f18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f1c:	4b83      	ldr	r3, [pc, #524]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f22:	4a82      	ldr	r2, [pc, #520]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f24:	f023 0304 	bic.w	r3, r3, #4
 8003f28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d016      	beq.n	8003f62 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f34:	f7fd fd18 	bl	8001968 <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f3a:	e00a      	b.n	8003f52 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f3c:	f7fd fd14 	bl	8001968 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e142      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f52:	4b76      	ldr	r3, [pc, #472]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d0ed      	beq.n	8003f3c <HAL_RCC_OscConfig+0x388>
 8003f60:	e015      	b.n	8003f8e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f62:	f7fd fd01 	bl	8001968 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f68:	e00a      	b.n	8003f80 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f6a:	f7fd fcfd 	bl	8001968 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e12b      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f80:	4b6a      	ldr	r3, [pc, #424]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1ed      	bne.n	8003f6a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f8e:	7ffb      	ldrb	r3, [r7, #31]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d105      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f94:	4b65      	ldr	r3, [pc, #404]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f98:	4a64      	ldr	r2, [pc, #400]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003f9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f9e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0320 	and.w	r3, r3, #32
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d03c      	beq.n	8004026 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d01c      	beq.n	8003fee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003fb4:	4b5d      	ldr	r3, [pc, #372]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003fb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fba:	4a5c      	ldr	r2, [pc, #368]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003fbc:	f043 0301 	orr.w	r3, r3, #1
 8003fc0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc4:	f7fd fcd0 	bl	8001968 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fcc:	f7fd fccc 	bl	8001968 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e0fc      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fde:	4b53      	ldr	r3, [pc, #332]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003fe0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0ef      	beq.n	8003fcc <HAL_RCC_OscConfig+0x418>
 8003fec:	e01b      	b.n	8004026 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003fee:	4b4f      	ldr	r3, [pc, #316]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003ff0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ff4:	4a4d      	ldr	r2, [pc, #308]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8003ff6:	f023 0301 	bic.w	r3, r3, #1
 8003ffa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ffe:	f7fd fcb3 	bl	8001968 <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004004:	e008      	b.n	8004018 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004006:	f7fd fcaf 	bl	8001968 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e0df      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004018:	4b44      	ldr	r3, [pc, #272]	; (800412c <HAL_RCC_OscConfig+0x578>)
 800401a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1ef      	bne.n	8004006 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	69db      	ldr	r3, [r3, #28]
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 80d3 	beq.w	80041d6 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004030:	4b3e      	ldr	r3, [pc, #248]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f003 030c 	and.w	r3, r3, #12
 8004038:	2b0c      	cmp	r3, #12
 800403a:	f000 808d 	beq.w	8004158 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	69db      	ldr	r3, [r3, #28]
 8004042:	2b02      	cmp	r3, #2
 8004044:	d15a      	bne.n	80040fc <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004046:	4b39      	ldr	r3, [pc, #228]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a38      	ldr	r2, [pc, #224]	; (800412c <HAL_RCC_OscConfig+0x578>)
 800404c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004050:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004052:	f7fd fc89 	bl	8001968 <HAL_GetTick>
 8004056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004058:	e008      	b.n	800406c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800405a:	f7fd fc85 	bl	8001968 <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	2b02      	cmp	r3, #2
 8004066:	d901      	bls.n	800406c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e0b5      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800406c:	4b2f      	ldr	r3, [pc, #188]	; (800412c <HAL_RCC_OscConfig+0x578>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1f0      	bne.n	800405a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004078:	4b2c      	ldr	r3, [pc, #176]	; (800412c <HAL_RCC_OscConfig+0x578>)
 800407a:	68da      	ldr	r2, [r3, #12]
 800407c:	4b2d      	ldr	r3, [pc, #180]	; (8004134 <HAL_RCC_OscConfig+0x580>)
 800407e:	4013      	ands	r3, r2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6a11      	ldr	r1, [r2, #32]
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004088:	3a01      	subs	r2, #1
 800408a:	0112      	lsls	r2, r2, #4
 800408c:	4311      	orrs	r1, r2
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004092:	0212      	lsls	r2, r2, #8
 8004094:	4311      	orrs	r1, r2
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800409a:	0852      	lsrs	r2, r2, #1
 800409c:	3a01      	subs	r2, #1
 800409e:	0552      	lsls	r2, r2, #21
 80040a0:	4311      	orrs	r1, r2
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80040a6:	0852      	lsrs	r2, r2, #1
 80040a8:	3a01      	subs	r2, #1
 80040aa:	0652      	lsls	r2, r2, #25
 80040ac:	4311      	orrs	r1, r2
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80040b2:	06d2      	lsls	r2, r2, #27
 80040b4:	430a      	orrs	r2, r1
 80040b6:	491d      	ldr	r1, [pc, #116]	; (800412c <HAL_RCC_OscConfig+0x578>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040bc:	4b1b      	ldr	r3, [pc, #108]	; (800412c <HAL_RCC_OscConfig+0x578>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a1a      	ldr	r2, [pc, #104]	; (800412c <HAL_RCC_OscConfig+0x578>)
 80040c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040c8:	4b18      	ldr	r3, [pc, #96]	; (800412c <HAL_RCC_OscConfig+0x578>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4a17      	ldr	r2, [pc, #92]	; (800412c <HAL_RCC_OscConfig+0x578>)
 80040ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d4:	f7fd fc48 	bl	8001968 <HAL_GetTick>
 80040d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040dc:	f7fd fc44 	bl	8001968 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e074      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040ee:	4b0f      	ldr	r3, [pc, #60]	; (800412c <HAL_RCC_OscConfig+0x578>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0f0      	beq.n	80040dc <HAL_RCC_OscConfig+0x528>
 80040fa:	e06c      	b.n	80041d6 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040fc:	4b0b      	ldr	r3, [pc, #44]	; (800412c <HAL_RCC_OscConfig+0x578>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a0a      	ldr	r2, [pc, #40]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8004102:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004106:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004108:	4b08      	ldr	r3, [pc, #32]	; (800412c <HAL_RCC_OscConfig+0x578>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	4a07      	ldr	r2, [pc, #28]	; (800412c <HAL_RCC_OscConfig+0x578>)
 800410e:	f023 0303 	bic.w	r3, r3, #3
 8004112:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004114:	4b05      	ldr	r3, [pc, #20]	; (800412c <HAL_RCC_OscConfig+0x578>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	4a04      	ldr	r2, [pc, #16]	; (800412c <HAL_RCC_OscConfig+0x578>)
 800411a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800411e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004122:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004124:	f7fd fc20 	bl	8001968 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800412a:	e00e      	b.n	800414a <HAL_RCC_OscConfig+0x596>
 800412c:	40021000 	.word	0x40021000
 8004130:	40007000 	.word	0x40007000
 8004134:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004138:	f7fd fc16 	bl	8001968 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e046      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800414a:	4b25      	ldr	r3, [pc, #148]	; (80041e0 <HAL_RCC_OscConfig+0x62c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f0      	bne.n	8004138 <HAL_RCC_OscConfig+0x584>
 8004156:	e03e      	b.n	80041d6 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	69db      	ldr	r3, [r3, #28]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d101      	bne.n	8004164 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e039      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004164:	4b1e      	ldr	r3, [pc, #120]	; (80041e0 <HAL_RCC_OscConfig+0x62c>)
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	f003 0203 	and.w	r2, r3, #3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	429a      	cmp	r2, r3
 8004176:	d12c      	bne.n	80041d2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004182:	3b01      	subs	r3, #1
 8004184:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004186:	429a      	cmp	r2, r3
 8004188:	d123      	bne.n	80041d2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004194:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004196:	429a      	cmp	r2, r3
 8004198:	d11b      	bne.n	80041d2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d113      	bne.n	80041d2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b4:	085b      	lsrs	r3, r3, #1
 80041b6:	3b01      	subs	r3, #1
 80041b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d109      	bne.n	80041d2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c8:	085b      	lsrs	r3, r3, #1
 80041ca:	3b01      	subs	r3, #1
 80041cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d001      	beq.n	80041d6 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e000      	b.n	80041d8 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3720      	adds	r7, #32
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40021000 	.word	0x40021000

080041e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80041ee:	2300      	movs	r3, #0
 80041f0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e11e      	b.n	800443a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041fc:	4b91      	ldr	r3, [pc, #580]	; (8004444 <HAL_RCC_ClockConfig+0x260>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 030f 	and.w	r3, r3, #15
 8004204:	683a      	ldr	r2, [r7, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d910      	bls.n	800422c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800420a:	4b8e      	ldr	r3, [pc, #568]	; (8004444 <HAL_RCC_ClockConfig+0x260>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f023 020f 	bic.w	r2, r3, #15
 8004212:	498c      	ldr	r1, [pc, #560]	; (8004444 <HAL_RCC_ClockConfig+0x260>)
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	4313      	orrs	r3, r2
 8004218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800421a:	4b8a      	ldr	r3, [pc, #552]	; (8004444 <HAL_RCC_ClockConfig+0x260>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 030f 	and.w	r3, r3, #15
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	429a      	cmp	r2, r3
 8004226:	d001      	beq.n	800422c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e106      	b.n	800443a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b00      	cmp	r3, #0
 8004236:	d073      	beq.n	8004320 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	2b03      	cmp	r3, #3
 800423e:	d129      	bne.n	8004294 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004240:	4b81      	ldr	r3, [pc, #516]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d101      	bne.n	8004250 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e0f4      	b.n	800443a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004250:	f000 f99e 	bl	8004590 <RCC_GetSysClockFreqFromPLLSource>
 8004254:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	4a7c      	ldr	r2, [pc, #496]	; (800444c <HAL_RCC_ClockConfig+0x268>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d93f      	bls.n	80042de <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800425e:	4b7a      	ldr	r3, [pc, #488]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d009      	beq.n	800427e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004272:	2b00      	cmp	r3, #0
 8004274:	d033      	beq.n	80042de <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800427a:	2b00      	cmp	r3, #0
 800427c:	d12f      	bne.n	80042de <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800427e:	4b72      	ldr	r3, [pc, #456]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004286:	4a70      	ldr	r2, [pc, #448]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800428c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800428e:	2380      	movs	r3, #128	; 0x80
 8004290:	617b      	str	r3, [r7, #20]
 8004292:	e024      	b.n	80042de <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	2b02      	cmp	r3, #2
 800429a:	d107      	bne.n	80042ac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800429c:	4b6a      	ldr	r3, [pc, #424]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d109      	bne.n	80042bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e0c6      	b.n	800443a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042ac:	4b66      	ldr	r3, [pc, #408]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d101      	bne.n	80042bc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e0be      	b.n	800443a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80042bc:	f000 f8ce 	bl	800445c <HAL_RCC_GetSysClockFreq>
 80042c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	4a61      	ldr	r2, [pc, #388]	; (800444c <HAL_RCC_ClockConfig+0x268>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d909      	bls.n	80042de <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042ca:	4b5f      	ldr	r3, [pc, #380]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042d2:	4a5d      	ldr	r2, [pc, #372]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 80042d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042d8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80042da:	2380      	movs	r3, #128	; 0x80
 80042dc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042de:	4b5a      	ldr	r3, [pc, #360]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f023 0203 	bic.w	r2, r3, #3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	4957      	ldr	r1, [pc, #348]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042f0:	f7fd fb3a 	bl	8001968 <HAL_GetTick>
 80042f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f6:	e00a      	b.n	800430e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042f8:	f7fd fb36 	bl	8001968 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	f241 3288 	movw	r2, #5000	; 0x1388
 8004306:	4293      	cmp	r3, r2
 8004308:	d901      	bls.n	800430e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e095      	b.n	800443a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800430e:	4b4e      	ldr	r3, [pc, #312]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 020c 	and.w	r2, r3, #12
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	429a      	cmp	r2, r3
 800431e:	d1eb      	bne.n	80042f8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b00      	cmp	r3, #0
 800432a:	d023      	beq.n	8004374 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	2b00      	cmp	r3, #0
 8004336:	d005      	beq.n	8004344 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004338:	4b43      	ldr	r3, [pc, #268]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	4a42      	ldr	r2, [pc, #264]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 800433e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004342:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0308 	and.w	r3, r3, #8
 800434c:	2b00      	cmp	r3, #0
 800434e:	d007      	beq.n	8004360 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004350:	4b3d      	ldr	r3, [pc, #244]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004358:	4a3b      	ldr	r2, [pc, #236]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 800435a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800435e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004360:	4b39      	ldr	r3, [pc, #228]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	4936      	ldr	r1, [pc, #216]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 800436e:	4313      	orrs	r3, r2
 8004370:	608b      	str	r3, [r1, #8]
 8004372:	e008      	b.n	8004386 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	2b80      	cmp	r3, #128	; 0x80
 8004378:	d105      	bne.n	8004386 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800437a:	4b33      	ldr	r3, [pc, #204]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	4a32      	ldr	r2, [pc, #200]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004380:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004384:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004386:	4b2f      	ldr	r3, [pc, #188]	; (8004444 <HAL_RCC_ClockConfig+0x260>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 030f 	and.w	r3, r3, #15
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	429a      	cmp	r2, r3
 8004392:	d21d      	bcs.n	80043d0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004394:	4b2b      	ldr	r3, [pc, #172]	; (8004444 <HAL_RCC_ClockConfig+0x260>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f023 020f 	bic.w	r2, r3, #15
 800439c:	4929      	ldr	r1, [pc, #164]	; (8004444 <HAL_RCC_ClockConfig+0x260>)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80043a4:	f7fd fae0 	bl	8001968 <HAL_GetTick>
 80043a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043aa:	e00a      	b.n	80043c2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ac:	f7fd fadc 	bl	8001968 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e03b      	b.n	800443a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043c2:	4b20      	ldr	r3, [pc, #128]	; (8004444 <HAL_RCC_ClockConfig+0x260>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 030f 	and.w	r3, r3, #15
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d1ed      	bne.n	80043ac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0304 	and.w	r3, r3, #4
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d008      	beq.n	80043ee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043dc:	4b1a      	ldr	r3, [pc, #104]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	4917      	ldr	r1, [pc, #92]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 80043ea:	4313      	orrs	r3, r2
 80043ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0308 	and.w	r3, r3, #8
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d009      	beq.n	800440e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043fa:	4b13      	ldr	r3, [pc, #76]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	00db      	lsls	r3, r3, #3
 8004408:	490f      	ldr	r1, [pc, #60]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 800440a:	4313      	orrs	r3, r2
 800440c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800440e:	f000 f825 	bl	800445c <HAL_RCC_GetSysClockFreq>
 8004412:	4602      	mov	r2, r0
 8004414:	4b0c      	ldr	r3, [pc, #48]	; (8004448 <HAL_RCC_ClockConfig+0x264>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	091b      	lsrs	r3, r3, #4
 800441a:	f003 030f 	and.w	r3, r3, #15
 800441e:	490c      	ldr	r1, [pc, #48]	; (8004450 <HAL_RCC_ClockConfig+0x26c>)
 8004420:	5ccb      	ldrb	r3, [r1, r3]
 8004422:	f003 031f 	and.w	r3, r3, #31
 8004426:	fa22 f303 	lsr.w	r3, r2, r3
 800442a:	4a0a      	ldr	r2, [pc, #40]	; (8004454 <HAL_RCC_ClockConfig+0x270>)
 800442c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800442e:	4b0a      	ldr	r3, [pc, #40]	; (8004458 <HAL_RCC_ClockConfig+0x274>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4618      	mov	r0, r3
 8004434:	f7fd fa4c 	bl	80018d0 <HAL_InitTick>
 8004438:	4603      	mov	r3, r0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3718      	adds	r7, #24
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40022000 	.word	0x40022000
 8004448:	40021000 	.word	0x40021000
 800444c:	04c4b400 	.word	0x04c4b400
 8004450:	08009ff8 	.word	0x08009ff8
 8004454:	20000000 	.word	0x20000000
 8004458:	20000004 	.word	0x20000004

0800445c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004462:	4b2c      	ldr	r3, [pc, #176]	; (8004514 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	2b04      	cmp	r3, #4
 800446c:	d102      	bne.n	8004474 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800446e:	4b2a      	ldr	r3, [pc, #168]	; (8004518 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004470:	613b      	str	r3, [r7, #16]
 8004472:	e047      	b.n	8004504 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004474:	4b27      	ldr	r3, [pc, #156]	; (8004514 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 030c 	and.w	r3, r3, #12
 800447c:	2b08      	cmp	r3, #8
 800447e:	d102      	bne.n	8004486 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004480:	4b26      	ldr	r3, [pc, #152]	; (800451c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004482:	613b      	str	r3, [r7, #16]
 8004484:	e03e      	b.n	8004504 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004486:	4b23      	ldr	r3, [pc, #140]	; (8004514 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 030c 	and.w	r3, r3, #12
 800448e:	2b0c      	cmp	r3, #12
 8004490:	d136      	bne.n	8004500 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004492:	4b20      	ldr	r3, [pc, #128]	; (8004514 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	f003 0303 	and.w	r3, r3, #3
 800449a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800449c:	4b1d      	ldr	r3, [pc, #116]	; (8004514 <HAL_RCC_GetSysClockFreq+0xb8>)
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	091b      	lsrs	r3, r3, #4
 80044a2:	f003 030f 	and.w	r3, r3, #15
 80044a6:	3301      	adds	r3, #1
 80044a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2b03      	cmp	r3, #3
 80044ae:	d10c      	bne.n	80044ca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044b0:	4a1a      	ldr	r2, [pc, #104]	; (800451c <HAL_RCC_GetSysClockFreq+0xc0>)
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044b8:	4a16      	ldr	r2, [pc, #88]	; (8004514 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044ba:	68d2      	ldr	r2, [r2, #12]
 80044bc:	0a12      	lsrs	r2, r2, #8
 80044be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80044c2:	fb02 f303 	mul.w	r3, r2, r3
 80044c6:	617b      	str	r3, [r7, #20]
      break;
 80044c8:	e00c      	b.n	80044e4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80044ca:	4a13      	ldr	r2, [pc, #76]	; (8004518 <HAL_RCC_GetSysClockFreq+0xbc>)
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80044d2:	4a10      	ldr	r2, [pc, #64]	; (8004514 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044d4:	68d2      	ldr	r2, [r2, #12]
 80044d6:	0a12      	lsrs	r2, r2, #8
 80044d8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80044dc:	fb02 f303 	mul.w	r3, r2, r3
 80044e0:	617b      	str	r3, [r7, #20]
      break;
 80044e2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80044e4:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	0e5b      	lsrs	r3, r3, #25
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	3301      	adds	r3, #1
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80044f4:	697a      	ldr	r2, [r7, #20]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80044fc:	613b      	str	r3, [r7, #16]
 80044fe:	e001      	b.n	8004504 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004504:	693b      	ldr	r3, [r7, #16]
}
 8004506:	4618      	mov	r0, r3
 8004508:	371c      	adds	r7, #28
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40021000 	.word	0x40021000
 8004518:	00f42400 	.word	0x00f42400
 800451c:	016e3600 	.word	0x016e3600

08004520 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004520:	b480      	push	{r7}
 8004522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004524:	4b03      	ldr	r3, [pc, #12]	; (8004534 <HAL_RCC_GetHCLKFreq+0x14>)
 8004526:	681b      	ldr	r3, [r3, #0]
}
 8004528:	4618      	mov	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	20000000 	.word	0x20000000

08004538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800453c:	f7ff fff0 	bl	8004520 <HAL_RCC_GetHCLKFreq>
 8004540:	4602      	mov	r2, r0
 8004542:	4b06      	ldr	r3, [pc, #24]	; (800455c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	0a1b      	lsrs	r3, r3, #8
 8004548:	f003 0307 	and.w	r3, r3, #7
 800454c:	4904      	ldr	r1, [pc, #16]	; (8004560 <HAL_RCC_GetPCLK1Freq+0x28>)
 800454e:	5ccb      	ldrb	r3, [r1, r3]
 8004550:	f003 031f 	and.w	r3, r3, #31
 8004554:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004558:	4618      	mov	r0, r3
 800455a:	bd80      	pop	{r7, pc}
 800455c:	40021000 	.word	0x40021000
 8004560:	0800a008 	.word	0x0800a008

08004564 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004568:	f7ff ffda 	bl	8004520 <HAL_RCC_GetHCLKFreq>
 800456c:	4602      	mov	r2, r0
 800456e:	4b06      	ldr	r3, [pc, #24]	; (8004588 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	0adb      	lsrs	r3, r3, #11
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	4904      	ldr	r1, [pc, #16]	; (800458c <HAL_RCC_GetPCLK2Freq+0x28>)
 800457a:	5ccb      	ldrb	r3, [r1, r3]
 800457c:	f003 031f 	and.w	r3, r3, #31
 8004580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004584:	4618      	mov	r0, r3
 8004586:	bd80      	pop	{r7, pc}
 8004588:	40021000 	.word	0x40021000
 800458c:	0800a008 	.word	0x0800a008

08004590 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004590:	b480      	push	{r7}
 8004592:	b087      	sub	sp, #28
 8004594:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004596:	4b1e      	ldr	r3, [pc, #120]	; (8004610 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045a0:	4b1b      	ldr	r3, [pc, #108]	; (8004610 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	091b      	lsrs	r3, r3, #4
 80045a6:	f003 030f 	and.w	r3, r3, #15
 80045aa:	3301      	adds	r3, #1
 80045ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	2b03      	cmp	r3, #3
 80045b2:	d10c      	bne.n	80045ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045b4:	4a17      	ldr	r2, [pc, #92]	; (8004614 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045bc:	4a14      	ldr	r2, [pc, #80]	; (8004610 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045be:	68d2      	ldr	r2, [r2, #12]
 80045c0:	0a12      	lsrs	r2, r2, #8
 80045c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80045c6:	fb02 f303 	mul.w	r3, r2, r3
 80045ca:	617b      	str	r3, [r7, #20]
    break;
 80045cc:	e00c      	b.n	80045e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80045ce:	4a12      	ldr	r2, [pc, #72]	; (8004618 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d6:	4a0e      	ldr	r2, [pc, #56]	; (8004610 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045d8:	68d2      	ldr	r2, [r2, #12]
 80045da:	0a12      	lsrs	r2, r2, #8
 80045dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80045e0:	fb02 f303 	mul.w	r3, r2, r3
 80045e4:	617b      	str	r3, [r7, #20]
    break;
 80045e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80045e8:	4b09      	ldr	r3, [pc, #36]	; (8004610 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	0e5b      	lsrs	r3, r3, #25
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	3301      	adds	r3, #1
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004600:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004602:	687b      	ldr	r3, [r7, #4]
}
 8004604:	4618      	mov	r0, r3
 8004606:	371c      	adds	r7, #28
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr
 8004610:	40021000 	.word	0x40021000
 8004614:	016e3600 	.word	0x016e3600
 8004618:	00f42400 	.word	0x00f42400

0800461c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b086      	sub	sp, #24
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004624:	2300      	movs	r3, #0
 8004626:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004628:	2300      	movs	r3, #0
 800462a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 8098 	beq.w	800476a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800463a:	2300      	movs	r3, #0
 800463c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800463e:	4b43      	ldr	r3, [pc, #268]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004642:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d10d      	bne.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800464a:	4b40      	ldr	r3, [pc, #256]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800464c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464e:	4a3f      	ldr	r2, [pc, #252]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004654:	6593      	str	r3, [r2, #88]	; 0x58
 8004656:	4b3d      	ldr	r3, [pc, #244]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800465a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800465e:	60bb      	str	r3, [r7, #8]
 8004660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004662:	2301      	movs	r3, #1
 8004664:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004666:	4b3a      	ldr	r3, [pc, #232]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a39      	ldr	r2, [pc, #228]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800466c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004670:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004672:	f7fd f979 	bl	8001968 <HAL_GetTick>
 8004676:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004678:	e009      	b.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467a:	f7fd f975 	bl	8001968 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b02      	cmp	r3, #2
 8004686:	d902      	bls.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	74fb      	strb	r3, [r7, #19]
        break;
 800468c:	e005      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800468e:	4b30      	ldr	r3, [pc, #192]	; (8004750 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004696:	2b00      	cmp	r3, #0
 8004698:	d0ef      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800469a:	7cfb      	ldrb	r3, [r7, #19]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d159      	bne.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046a0:	4b2a      	ldr	r3, [pc, #168]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046aa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d01e      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d019      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046bc:	4b23      	ldr	r3, [pc, #140]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046c8:	4b20      	ldr	r3, [pc, #128]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ce:	4a1f      	ldr	r2, [pc, #124]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046d8:	4b1c      	ldr	r3, [pc, #112]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046de:	4a1b      	ldr	r2, [pc, #108]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80046e8:	4a18      	ldr	r2, [pc, #96]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d016      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fa:	f7fd f935 	bl	8001968 <HAL_GetTick>
 80046fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004700:	e00b      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004702:	f7fd f931 	bl	8001968 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004710:	4293      	cmp	r3, r2
 8004712:	d902      	bls.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	74fb      	strb	r3, [r7, #19]
            break;
 8004718:	e006      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800471a:	4b0c      	ldr	r3, [pc, #48]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800471c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004720:	f003 0302 	and.w	r3, r3, #2
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0ec      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004728:	7cfb      	ldrb	r3, [r7, #19]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10b      	bne.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800472e:	4b07      	ldr	r3, [pc, #28]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004734:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800473c:	4903      	ldr	r1, [pc, #12]	; (800474c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800473e:	4313      	orrs	r3, r2
 8004740:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004744:	e008      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004746:	7cfb      	ldrb	r3, [r7, #19]
 8004748:	74bb      	strb	r3, [r7, #18]
 800474a:	e005      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800474c:	40021000 	.word	0x40021000
 8004750:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004754:	7cfb      	ldrb	r3, [r7, #19]
 8004756:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004758:	7c7b      	ldrb	r3, [r7, #17]
 800475a:	2b01      	cmp	r3, #1
 800475c:	d105      	bne.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800475e:	4baf      	ldr	r3, [pc, #700]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004762:	4aae      	ldr	r2, [pc, #696]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004764:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004768:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00a      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004776:	4ba9      	ldr	r3, [pc, #676]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800477c:	f023 0203 	bic.w	r2, r3, #3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	49a5      	ldr	r1, [pc, #660]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004786:	4313      	orrs	r3, r2
 8004788:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0302 	and.w	r3, r3, #2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00a      	beq.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004798:	4ba0      	ldr	r3, [pc, #640]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800479a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800479e:	f023 020c 	bic.w	r2, r3, #12
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	499d      	ldr	r1, [pc, #628]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0304 	and.w	r3, r3, #4
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00a      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047ba:	4b98      	ldr	r3, [pc, #608]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047c0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	4994      	ldr	r1, [pc, #592]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047ca:	4313      	orrs	r3, r2
 80047cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0308 	and.w	r3, r3, #8
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00a      	beq.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047dc:	4b8f      	ldr	r3, [pc, #572]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	498c      	ldr	r1, [pc, #560]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80047ec:	4313      	orrs	r3, r2
 80047ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0310 	and.w	r3, r3, #16
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00a      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80047fe:	4b87      	ldr	r3, [pc, #540]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004804:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	4983      	ldr	r1, [pc, #524]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800480e:	4313      	orrs	r3, r2
 8004810:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0320 	and.w	r3, r3, #32
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00a      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004820:	4b7e      	ldr	r3, [pc, #504]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004826:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	497b      	ldr	r1, [pc, #492]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004830:	4313      	orrs	r3, r2
 8004832:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00a      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004842:	4b76      	ldr	r3, [pc, #472]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004848:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	69db      	ldr	r3, [r3, #28]
 8004850:	4972      	ldr	r1, [pc, #456]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004852:	4313      	orrs	r3, r2
 8004854:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00a      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004864:	4b6d      	ldr	r3, [pc, #436]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800486a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	496a      	ldr	r1, [pc, #424]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004874:	4313      	orrs	r3, r2
 8004876:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00a      	beq.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004886:	4b65      	ldr	r3, [pc, #404]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004894:	4961      	ldr	r1, [pc, #388]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004896:	4313      	orrs	r3, r2
 8004898:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00a      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80048a8:	4b5c      	ldr	r3, [pc, #368]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048ae:	f023 0203 	bic.w	r2, r3, #3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b6:	4959      	ldr	r1, [pc, #356]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048b8:	4313      	orrs	r3, r2
 80048ba:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d00a      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048ca:	4b54      	ldr	r3, [pc, #336]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d8:	4950      	ldr	r1, [pc, #320]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048da:	4313      	orrs	r3, r2
 80048dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d015      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048ec:	4b4b      	ldr	r3, [pc, #300]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fa:	4948      	ldr	r1, [pc, #288]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80048fc:	4313      	orrs	r3, r2
 80048fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004906:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800490a:	d105      	bne.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800490c:	4b43      	ldr	r3, [pc, #268]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	4a42      	ldr	r2, [pc, #264]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004912:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004916:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004920:	2b00      	cmp	r3, #0
 8004922:	d015      	beq.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004924:	4b3d      	ldr	r3, [pc, #244]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800492a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004932:	493a      	ldr	r1, [pc, #232]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004934:	4313      	orrs	r3, r2
 8004936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800493e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004942:	d105      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004944:	4b35      	ldr	r3, [pc, #212]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	4a34      	ldr	r2, [pc, #208]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800494a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800494e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d015      	beq.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800495c:	4b2f      	ldr	r3, [pc, #188]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800495e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004962:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496a:	492c      	ldr	r1, [pc, #176]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800496c:	4313      	orrs	r3, r2
 800496e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004976:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800497a:	d105      	bne.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800497c:	4b27      	ldr	r3, [pc, #156]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	4a26      	ldr	r2, [pc, #152]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004982:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004986:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d015      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004994:	4b21      	ldr	r3, [pc, #132]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800499a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a2:	491e      	ldr	r1, [pc, #120]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049a4:	4313      	orrs	r3, r2
 80049a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049b2:	d105      	bne.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049b4:	4b19      	ldr	r3, [pc, #100]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	4a18      	ldr	r2, [pc, #96]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049be:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d015      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80049cc:	4b13      	ldr	r3, [pc, #76]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049da:	4910      	ldr	r1, [pc, #64]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049ea:	d105      	bne.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049ec:	4b0b      	ldr	r3, [pc, #44]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	4a0a      	ldr	r2, [pc, #40]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80049f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049f6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d018      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004a04:	4b05      	ldr	r3, [pc, #20]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a12:	4902      	ldr	r1, [pc, #8]	; (8004a1c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004a1a:	e001      	b.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8004a1c:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a24:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a28:	d105      	bne.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a2a:	4b21      	ldr	r3, [pc, #132]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	4a20      	ldr	r2, [pc, #128]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a34:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d015      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004a42:	4b1b      	ldr	r3, [pc, #108]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a48:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a50:	4917      	ldr	r1, [pc, #92]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a60:	d105      	bne.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a62:	4b13      	ldr	r3, [pc, #76]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	4a12      	ldr	r2, [pc, #72]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a6c:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d015      	beq.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004a7a:	4b0d      	ldr	r3, [pc, #52]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a80:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a88:	4909      	ldr	r1, [pc, #36]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a94:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a98:	d105      	bne.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a9a:	4b05      	ldr	r3, [pc, #20]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	4a04      	ldr	r2, [pc, #16]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8004aa0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004aa4:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004aa6:	7cbb      	ldrb	r3, [r7, #18]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3718      	adds	r7, #24
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	40021000 	.word	0x40021000

08004ab4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e042      	b.n	8004b4c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d106      	bne.n	8004ade <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f7fc fe63 	bl	80017a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2224      	movs	r2, #36	; 0x24
 8004ae2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f022 0201 	bic.w	r2, r2, #1
 8004af4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f8c2 	bl	8004c80 <UART_SetConfig>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d101      	bne.n	8004b06 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e022      	b.n	8004b4c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d002      	beq.n	8004b14 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 fb80 	bl	8005214 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685a      	ldr	r2, [r3, #4]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b22:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689a      	ldr	r2, [r3, #8]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b32:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 fc07 	bl	8005358 <UART_CheckIdleState>
 8004b4a:	4603      	mov	r3, r0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b08a      	sub	sp, #40	; 0x28
 8004b58:	af02      	add	r7, sp, #8
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	4613      	mov	r3, r2
 8004b62:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b6a:	2b20      	cmp	r3, #32
 8004b6c:	f040 8083 	bne.w	8004c76 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d002      	beq.n	8004b7c <HAL_UART_Transmit+0x28>
 8004b76:	88fb      	ldrh	r3, [r7, #6]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d101      	bne.n	8004b80 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e07b      	b.n	8004c78 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d101      	bne.n	8004b8e <HAL_UART_Transmit+0x3a>
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	e074      	b.n	8004c78 <HAL_UART_Transmit+0x124>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2221      	movs	r2, #33	; 0x21
 8004ba2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ba6:	f7fc fedf 	bl	8001968 <HAL_GetTick>
 8004baa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	88fa      	ldrh	r2, [r7, #6]
 8004bb0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	88fa      	ldrh	r2, [r7, #6]
 8004bb8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bc4:	d108      	bne.n	8004bd8 <HAL_UART_Transmit+0x84>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d104      	bne.n	8004bd8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	61bb      	str	r3, [r7, #24]
 8004bd6:	e003      	b.n	8004be0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004be8:	e02c      	b.n	8004c44 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	2180      	movs	r1, #128	; 0x80
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 fbfa 	bl	80053ee <UART_WaitOnFlagUntilTimeout>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004c00:	2303      	movs	r3, #3
 8004c02:	e039      	b.n	8004c78 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10b      	bne.n	8004c22 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	881b      	ldrh	r3, [r3, #0]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c18:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	3302      	adds	r3, #2
 8004c1e:	61bb      	str	r3, [r7, #24]
 8004c20:	e007      	b.n	8004c32 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	781a      	ldrb	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	3301      	adds	r3, #1
 8004c30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1cc      	bne.n	8004bea <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	2200      	movs	r2, #0
 8004c58:	2140      	movs	r1, #64	; 0x40
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f000 fbc7 	bl	80053ee <UART_WaitOnFlagUntilTimeout>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e006      	b.n	8004c78 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004c72:	2300      	movs	r3, #0
 8004c74:	e000      	b.n	8004c78 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004c76:	2302      	movs	r3, #2
  }
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3720      	adds	r7, #32
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c80:	b5b0      	push	{r4, r5, r7, lr}
 8004c82:	b088      	sub	sp, #32
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	431a      	orrs	r2, r3
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	69db      	ldr	r3, [r3, #28]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	4bb1      	ldr	r3, [pc, #708]	; (8004f70 <UART_SetConfig+0x2f0>)
 8004cac:	4013      	ands	r3, r2
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	6812      	ldr	r2, [r2, #0]
 8004cb2:	69f9      	ldr	r1, [r7, #28]
 8004cb4:	430b      	orrs	r3, r1
 8004cb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4aa6      	ldr	r2, [pc, #664]	; (8004f74 <UART_SetConfig+0x2f4>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d004      	beq.n	8004ce8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	69fa      	ldr	r2, [r7, #28]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004cf2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	6812      	ldr	r2, [r2, #0]
 8004cfa:	69f9      	ldr	r1, [r7, #28]
 8004cfc:	430b      	orrs	r3, r1
 8004cfe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d06:	f023 010f 	bic.w	r1, r3, #15
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	430a      	orrs	r2, r1
 8004d14:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a97      	ldr	r2, [pc, #604]	; (8004f78 <UART_SetConfig+0x2f8>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d120      	bne.n	8004d62 <UART_SetConfig+0xe2>
 8004d20:	4b96      	ldr	r3, [pc, #600]	; (8004f7c <UART_SetConfig+0x2fc>)
 8004d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	2b03      	cmp	r3, #3
 8004d2c:	d816      	bhi.n	8004d5c <UART_SetConfig+0xdc>
 8004d2e:	a201      	add	r2, pc, #4	; (adr r2, 8004d34 <UART_SetConfig+0xb4>)
 8004d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d34:	08004d45 	.word	0x08004d45
 8004d38:	08004d51 	.word	0x08004d51
 8004d3c:	08004d4b 	.word	0x08004d4b
 8004d40:	08004d57 	.word	0x08004d57
 8004d44:	2301      	movs	r3, #1
 8004d46:	76fb      	strb	r3, [r7, #27]
 8004d48:	e0e7      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	76fb      	strb	r3, [r7, #27]
 8004d4e:	e0e4      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004d50:	2304      	movs	r3, #4
 8004d52:	76fb      	strb	r3, [r7, #27]
 8004d54:	e0e1      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004d56:	2308      	movs	r3, #8
 8004d58:	76fb      	strb	r3, [r7, #27]
 8004d5a:	e0de      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004d5c:	2310      	movs	r3, #16
 8004d5e:	76fb      	strb	r3, [r7, #27]
 8004d60:	e0db      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a86      	ldr	r2, [pc, #536]	; (8004f80 <UART_SetConfig+0x300>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d132      	bne.n	8004dd2 <UART_SetConfig+0x152>
 8004d6c:	4b83      	ldr	r3, [pc, #524]	; (8004f7c <UART_SetConfig+0x2fc>)
 8004d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d72:	f003 030c 	and.w	r3, r3, #12
 8004d76:	2b0c      	cmp	r3, #12
 8004d78:	d828      	bhi.n	8004dcc <UART_SetConfig+0x14c>
 8004d7a:	a201      	add	r2, pc, #4	; (adr r2, 8004d80 <UART_SetConfig+0x100>)
 8004d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d80:	08004db5 	.word	0x08004db5
 8004d84:	08004dcd 	.word	0x08004dcd
 8004d88:	08004dcd 	.word	0x08004dcd
 8004d8c:	08004dcd 	.word	0x08004dcd
 8004d90:	08004dc1 	.word	0x08004dc1
 8004d94:	08004dcd 	.word	0x08004dcd
 8004d98:	08004dcd 	.word	0x08004dcd
 8004d9c:	08004dcd 	.word	0x08004dcd
 8004da0:	08004dbb 	.word	0x08004dbb
 8004da4:	08004dcd 	.word	0x08004dcd
 8004da8:	08004dcd 	.word	0x08004dcd
 8004dac:	08004dcd 	.word	0x08004dcd
 8004db0:	08004dc7 	.word	0x08004dc7
 8004db4:	2300      	movs	r3, #0
 8004db6:	76fb      	strb	r3, [r7, #27]
 8004db8:	e0af      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004dba:	2302      	movs	r3, #2
 8004dbc:	76fb      	strb	r3, [r7, #27]
 8004dbe:	e0ac      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004dc0:	2304      	movs	r3, #4
 8004dc2:	76fb      	strb	r3, [r7, #27]
 8004dc4:	e0a9      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004dc6:	2308      	movs	r3, #8
 8004dc8:	76fb      	strb	r3, [r7, #27]
 8004dca:	e0a6      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004dcc:	2310      	movs	r3, #16
 8004dce:	76fb      	strb	r3, [r7, #27]
 8004dd0:	e0a3      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a6b      	ldr	r2, [pc, #428]	; (8004f84 <UART_SetConfig+0x304>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d120      	bne.n	8004e1e <UART_SetConfig+0x19e>
 8004ddc:	4b67      	ldr	r3, [pc, #412]	; (8004f7c <UART_SetConfig+0x2fc>)
 8004dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004de6:	2b30      	cmp	r3, #48	; 0x30
 8004de8:	d013      	beq.n	8004e12 <UART_SetConfig+0x192>
 8004dea:	2b30      	cmp	r3, #48	; 0x30
 8004dec:	d814      	bhi.n	8004e18 <UART_SetConfig+0x198>
 8004dee:	2b20      	cmp	r3, #32
 8004df0:	d009      	beq.n	8004e06 <UART_SetConfig+0x186>
 8004df2:	2b20      	cmp	r3, #32
 8004df4:	d810      	bhi.n	8004e18 <UART_SetConfig+0x198>
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d002      	beq.n	8004e00 <UART_SetConfig+0x180>
 8004dfa:	2b10      	cmp	r3, #16
 8004dfc:	d006      	beq.n	8004e0c <UART_SetConfig+0x18c>
 8004dfe:	e00b      	b.n	8004e18 <UART_SetConfig+0x198>
 8004e00:	2300      	movs	r3, #0
 8004e02:	76fb      	strb	r3, [r7, #27]
 8004e04:	e089      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e06:	2302      	movs	r3, #2
 8004e08:	76fb      	strb	r3, [r7, #27]
 8004e0a:	e086      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e0c:	2304      	movs	r3, #4
 8004e0e:	76fb      	strb	r3, [r7, #27]
 8004e10:	e083      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e12:	2308      	movs	r3, #8
 8004e14:	76fb      	strb	r3, [r7, #27]
 8004e16:	e080      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e18:	2310      	movs	r3, #16
 8004e1a:	76fb      	strb	r3, [r7, #27]
 8004e1c:	e07d      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a59      	ldr	r2, [pc, #356]	; (8004f88 <UART_SetConfig+0x308>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d120      	bne.n	8004e6a <UART_SetConfig+0x1ea>
 8004e28:	4b54      	ldr	r3, [pc, #336]	; (8004f7c <UART_SetConfig+0x2fc>)
 8004e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e2e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004e32:	2bc0      	cmp	r3, #192	; 0xc0
 8004e34:	d013      	beq.n	8004e5e <UART_SetConfig+0x1de>
 8004e36:	2bc0      	cmp	r3, #192	; 0xc0
 8004e38:	d814      	bhi.n	8004e64 <UART_SetConfig+0x1e4>
 8004e3a:	2b80      	cmp	r3, #128	; 0x80
 8004e3c:	d009      	beq.n	8004e52 <UART_SetConfig+0x1d2>
 8004e3e:	2b80      	cmp	r3, #128	; 0x80
 8004e40:	d810      	bhi.n	8004e64 <UART_SetConfig+0x1e4>
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d002      	beq.n	8004e4c <UART_SetConfig+0x1cc>
 8004e46:	2b40      	cmp	r3, #64	; 0x40
 8004e48:	d006      	beq.n	8004e58 <UART_SetConfig+0x1d8>
 8004e4a:	e00b      	b.n	8004e64 <UART_SetConfig+0x1e4>
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	76fb      	strb	r3, [r7, #27]
 8004e50:	e063      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e52:	2302      	movs	r3, #2
 8004e54:	76fb      	strb	r3, [r7, #27]
 8004e56:	e060      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e58:	2304      	movs	r3, #4
 8004e5a:	76fb      	strb	r3, [r7, #27]
 8004e5c:	e05d      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e5e:	2308      	movs	r3, #8
 8004e60:	76fb      	strb	r3, [r7, #27]
 8004e62:	e05a      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e64:	2310      	movs	r3, #16
 8004e66:	76fb      	strb	r3, [r7, #27]
 8004e68:	e057      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a47      	ldr	r2, [pc, #284]	; (8004f8c <UART_SetConfig+0x30c>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d125      	bne.n	8004ec0 <UART_SetConfig+0x240>
 8004e74:	4b41      	ldr	r3, [pc, #260]	; (8004f7c <UART_SetConfig+0x2fc>)
 8004e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e82:	d017      	beq.n	8004eb4 <UART_SetConfig+0x234>
 8004e84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e88:	d817      	bhi.n	8004eba <UART_SetConfig+0x23a>
 8004e8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e8e:	d00b      	beq.n	8004ea8 <UART_SetConfig+0x228>
 8004e90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e94:	d811      	bhi.n	8004eba <UART_SetConfig+0x23a>
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <UART_SetConfig+0x222>
 8004e9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e9e:	d006      	beq.n	8004eae <UART_SetConfig+0x22e>
 8004ea0:	e00b      	b.n	8004eba <UART_SetConfig+0x23a>
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	76fb      	strb	r3, [r7, #27]
 8004ea6:	e038      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	76fb      	strb	r3, [r7, #27]
 8004eac:	e035      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004eae:	2304      	movs	r3, #4
 8004eb0:	76fb      	strb	r3, [r7, #27]
 8004eb2:	e032      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004eb4:	2308      	movs	r3, #8
 8004eb6:	76fb      	strb	r3, [r7, #27]
 8004eb8:	e02f      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004eba:	2310      	movs	r3, #16
 8004ebc:	76fb      	strb	r3, [r7, #27]
 8004ebe:	e02c      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a2b      	ldr	r2, [pc, #172]	; (8004f74 <UART_SetConfig+0x2f4>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d125      	bne.n	8004f16 <UART_SetConfig+0x296>
 8004eca:	4b2c      	ldr	r3, [pc, #176]	; (8004f7c <UART_SetConfig+0x2fc>)
 8004ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ed0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ed4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ed8:	d017      	beq.n	8004f0a <UART_SetConfig+0x28a>
 8004eda:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004ede:	d817      	bhi.n	8004f10 <UART_SetConfig+0x290>
 8004ee0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ee4:	d00b      	beq.n	8004efe <UART_SetConfig+0x27e>
 8004ee6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004eea:	d811      	bhi.n	8004f10 <UART_SetConfig+0x290>
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d003      	beq.n	8004ef8 <UART_SetConfig+0x278>
 8004ef0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef4:	d006      	beq.n	8004f04 <UART_SetConfig+0x284>
 8004ef6:	e00b      	b.n	8004f10 <UART_SetConfig+0x290>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	76fb      	strb	r3, [r7, #27]
 8004efc:	e00d      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004efe:	2302      	movs	r3, #2
 8004f00:	76fb      	strb	r3, [r7, #27]
 8004f02:	e00a      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004f04:	2304      	movs	r3, #4
 8004f06:	76fb      	strb	r3, [r7, #27]
 8004f08:	e007      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004f0a:	2308      	movs	r3, #8
 8004f0c:	76fb      	strb	r3, [r7, #27]
 8004f0e:	e004      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004f10:	2310      	movs	r3, #16
 8004f12:	76fb      	strb	r3, [r7, #27]
 8004f14:	e001      	b.n	8004f1a <UART_SetConfig+0x29a>
 8004f16:	2310      	movs	r3, #16
 8004f18:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a15      	ldr	r2, [pc, #84]	; (8004f74 <UART_SetConfig+0x2f4>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	f040 809f 	bne.w	8005064 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f26:	7efb      	ldrb	r3, [r7, #27]
 8004f28:	2b08      	cmp	r3, #8
 8004f2a:	d837      	bhi.n	8004f9c <UART_SetConfig+0x31c>
 8004f2c:	a201      	add	r2, pc, #4	; (adr r2, 8004f34 <UART_SetConfig+0x2b4>)
 8004f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f32:	bf00      	nop
 8004f34:	08004f59 	.word	0x08004f59
 8004f38:	08004f9d 	.word	0x08004f9d
 8004f3c:	08004f61 	.word	0x08004f61
 8004f40:	08004f9d 	.word	0x08004f9d
 8004f44:	08004f67 	.word	0x08004f67
 8004f48:	08004f9d 	.word	0x08004f9d
 8004f4c:	08004f9d 	.word	0x08004f9d
 8004f50:	08004f9d 	.word	0x08004f9d
 8004f54:	08004f95 	.word	0x08004f95
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f58:	f7ff faee 	bl	8004538 <HAL_RCC_GetPCLK1Freq>
 8004f5c:	6178      	str	r0, [r7, #20]
        break;
 8004f5e:	e022      	b.n	8004fa6 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f60:	4b0b      	ldr	r3, [pc, #44]	; (8004f90 <UART_SetConfig+0x310>)
 8004f62:	617b      	str	r3, [r7, #20]
        break;
 8004f64:	e01f      	b.n	8004fa6 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f66:	f7ff fa79 	bl	800445c <HAL_RCC_GetSysClockFreq>
 8004f6a:	6178      	str	r0, [r7, #20]
        break;
 8004f6c:	e01b      	b.n	8004fa6 <UART_SetConfig+0x326>
 8004f6e:	bf00      	nop
 8004f70:	cfff69f3 	.word	0xcfff69f3
 8004f74:	40008000 	.word	0x40008000
 8004f78:	40013800 	.word	0x40013800
 8004f7c:	40021000 	.word	0x40021000
 8004f80:	40004400 	.word	0x40004400
 8004f84:	40004800 	.word	0x40004800
 8004f88:	40004c00 	.word	0x40004c00
 8004f8c:	40005000 	.word	0x40005000
 8004f90:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f98:	617b      	str	r3, [r7, #20]
        break;
 8004f9a:	e004      	b.n	8004fa6 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	76bb      	strb	r3, [r7, #26]
        break;
 8004fa4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	f000 811b 	beq.w	80051e4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb2:	4a96      	ldr	r2, [pc, #600]	; (800520c <UART_SetConfig+0x58c>)
 8004fb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fb8:	461a      	mov	r2, r3
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fc0:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685a      	ldr	r2, [r3, #4]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	4413      	add	r3, r2
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d305      	bcc.n	8004fde <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004fd8:	68ba      	ldr	r2, [r7, #8]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d902      	bls.n	8004fe4 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	76bb      	strb	r3, [r7, #26]
 8004fe2:	e0ff      	b.n	80051e4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f04f 0100 	mov.w	r1, #0
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff0:	4a86      	ldr	r2, [pc, #536]	; (800520c <UART_SetConfig+0x58c>)
 8004ff2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	f04f 0300 	mov.w	r3, #0
 8004ffc:	f7fb fe6c 	bl	8000cd8 <__aeabi_uldivmod>
 8005000:	4602      	mov	r2, r0
 8005002:	460b      	mov	r3, r1
 8005004:	4610      	mov	r0, r2
 8005006:	4619      	mov	r1, r3
 8005008:	f04f 0200 	mov.w	r2, #0
 800500c:	f04f 0300 	mov.w	r3, #0
 8005010:	020b      	lsls	r3, r1, #8
 8005012:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005016:	0202      	lsls	r2, r0, #8
 8005018:	6879      	ldr	r1, [r7, #4]
 800501a:	6849      	ldr	r1, [r1, #4]
 800501c:	0849      	lsrs	r1, r1, #1
 800501e:	4608      	mov	r0, r1
 8005020:	f04f 0100 	mov.w	r1, #0
 8005024:	1814      	adds	r4, r2, r0
 8005026:	eb43 0501 	adc.w	r5, r3, r1
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	461a      	mov	r2, r3
 8005030:	f04f 0300 	mov.w	r3, #0
 8005034:	4620      	mov	r0, r4
 8005036:	4629      	mov	r1, r5
 8005038:	f7fb fe4e 	bl	8000cd8 <__aeabi_uldivmod>
 800503c:	4602      	mov	r2, r0
 800503e:	460b      	mov	r3, r1
 8005040:	4613      	mov	r3, r2
 8005042:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800504a:	d308      	bcc.n	800505e <UART_SetConfig+0x3de>
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005052:	d204      	bcs.n	800505e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	60da      	str	r2, [r3, #12]
 800505c:	e0c2      	b.n	80051e4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	76bb      	strb	r3, [r7, #26]
 8005062:	e0bf      	b.n	80051e4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	69db      	ldr	r3, [r3, #28]
 8005068:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800506c:	d165      	bne.n	800513a <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 800506e:	7efb      	ldrb	r3, [r7, #27]
 8005070:	2b08      	cmp	r3, #8
 8005072:	d828      	bhi.n	80050c6 <UART_SetConfig+0x446>
 8005074:	a201      	add	r2, pc, #4	; (adr r2, 800507c <UART_SetConfig+0x3fc>)
 8005076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507a:	bf00      	nop
 800507c:	080050a1 	.word	0x080050a1
 8005080:	080050a9 	.word	0x080050a9
 8005084:	080050b1 	.word	0x080050b1
 8005088:	080050c7 	.word	0x080050c7
 800508c:	080050b7 	.word	0x080050b7
 8005090:	080050c7 	.word	0x080050c7
 8005094:	080050c7 	.word	0x080050c7
 8005098:	080050c7 	.word	0x080050c7
 800509c:	080050bf 	.word	0x080050bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050a0:	f7ff fa4a 	bl	8004538 <HAL_RCC_GetPCLK1Freq>
 80050a4:	6178      	str	r0, [r7, #20]
        break;
 80050a6:	e013      	b.n	80050d0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050a8:	f7ff fa5c 	bl	8004564 <HAL_RCC_GetPCLK2Freq>
 80050ac:	6178      	str	r0, [r7, #20]
        break;
 80050ae:	e00f      	b.n	80050d0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050b0:	4b57      	ldr	r3, [pc, #348]	; (8005210 <UART_SetConfig+0x590>)
 80050b2:	617b      	str	r3, [r7, #20]
        break;
 80050b4:	e00c      	b.n	80050d0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050b6:	f7ff f9d1 	bl	800445c <HAL_RCC_GetSysClockFreq>
 80050ba:	6178      	str	r0, [r7, #20]
        break;
 80050bc:	e008      	b.n	80050d0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050c2:	617b      	str	r3, [r7, #20]
        break;
 80050c4:	e004      	b.n	80050d0 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 80050c6:	2300      	movs	r3, #0
 80050c8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	76bb      	strb	r3, [r7, #26]
        break;
 80050ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 8086 	beq.w	80051e4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050dc:	4a4b      	ldr	r2, [pc, #300]	; (800520c <UART_SetConfig+0x58c>)
 80050de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050e2:	461a      	mov	r2, r3
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80050ea:	005a      	lsls	r2, r3, #1
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	085b      	lsrs	r3, r3, #1
 80050f2:	441a      	add	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	2b0f      	cmp	r3, #15
 8005104:	d916      	bls.n	8005134 <UART_SetConfig+0x4b4>
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800510c:	d212      	bcs.n	8005134 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	b29b      	uxth	r3, r3
 8005112:	f023 030f 	bic.w	r3, r3, #15
 8005116:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	085b      	lsrs	r3, r3, #1
 800511c:	b29b      	uxth	r3, r3
 800511e:	f003 0307 	and.w	r3, r3, #7
 8005122:	b29a      	uxth	r2, r3
 8005124:	89fb      	ldrh	r3, [r7, #14]
 8005126:	4313      	orrs	r3, r2
 8005128:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	89fa      	ldrh	r2, [r7, #14]
 8005130:	60da      	str	r2, [r3, #12]
 8005132:	e057      	b.n	80051e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	76bb      	strb	r3, [r7, #26]
 8005138:	e054      	b.n	80051e4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800513a:	7efb      	ldrb	r3, [r7, #27]
 800513c:	2b08      	cmp	r3, #8
 800513e:	d828      	bhi.n	8005192 <UART_SetConfig+0x512>
 8005140:	a201      	add	r2, pc, #4	; (adr r2, 8005148 <UART_SetConfig+0x4c8>)
 8005142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005146:	bf00      	nop
 8005148:	0800516d 	.word	0x0800516d
 800514c:	08005175 	.word	0x08005175
 8005150:	0800517d 	.word	0x0800517d
 8005154:	08005193 	.word	0x08005193
 8005158:	08005183 	.word	0x08005183
 800515c:	08005193 	.word	0x08005193
 8005160:	08005193 	.word	0x08005193
 8005164:	08005193 	.word	0x08005193
 8005168:	0800518b 	.word	0x0800518b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800516c:	f7ff f9e4 	bl	8004538 <HAL_RCC_GetPCLK1Freq>
 8005170:	6178      	str	r0, [r7, #20]
        break;
 8005172:	e013      	b.n	800519c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005174:	f7ff f9f6 	bl	8004564 <HAL_RCC_GetPCLK2Freq>
 8005178:	6178      	str	r0, [r7, #20]
        break;
 800517a:	e00f      	b.n	800519c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800517c:	4b24      	ldr	r3, [pc, #144]	; (8005210 <UART_SetConfig+0x590>)
 800517e:	617b      	str	r3, [r7, #20]
        break;
 8005180:	e00c      	b.n	800519c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005182:	f7ff f96b 	bl	800445c <HAL_RCC_GetSysClockFreq>
 8005186:	6178      	str	r0, [r7, #20]
        break;
 8005188:	e008      	b.n	800519c <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800518a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800518e:	617b      	str	r3, [r7, #20]
        break;
 8005190:	e004      	b.n	800519c <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 8005192:	2300      	movs	r3, #0
 8005194:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	76bb      	strb	r3, [r7, #26]
        break;
 800519a:	bf00      	nop
    }

    if (pclk != 0U)
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d020      	beq.n	80051e4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a6:	4a19      	ldr	r2, [pc, #100]	; (800520c <UART_SetConfig+0x58c>)
 80051a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051ac:	461a      	mov	r2, r3
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	fbb3 f2f2 	udiv	r2, r3, r2
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	085b      	lsrs	r3, r3, #1
 80051ba:	441a      	add	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	2b0f      	cmp	r3, #15
 80051cc:	d908      	bls.n	80051e0 <UART_SetConfig+0x560>
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051d4:	d204      	bcs.n	80051e0 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	60da      	str	r2, [r3, #12]
 80051de:	e001      	b.n	80051e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005200:	7ebb      	ldrb	r3, [r7, #26]
}
 8005202:	4618      	mov	r0, r3
 8005204:	3720      	adds	r7, #32
 8005206:	46bd      	mov	sp, r7
 8005208:	bdb0      	pop	{r4, r5, r7, pc}
 800520a:	bf00      	nop
 800520c:	0800a010 	.word	0x0800a010
 8005210:	00f42400 	.word	0x00f42400

08005214 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00a      	beq.n	800523e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005242:	f003 0302 	and.w	r3, r3, #2
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00a      	beq.n	8005260 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00a      	beq.n	8005282 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	430a      	orrs	r2, r1
 8005280:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005286:	f003 0308 	and.w	r3, r3, #8
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00a      	beq.n	80052a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	430a      	orrs	r2, r1
 80052a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a8:	f003 0310 	and.w	r3, r3, #16
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d00a      	beq.n	80052c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	430a      	orrs	r2, r1
 80052c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ca:	f003 0320 	and.w	r3, r3, #32
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00a      	beq.n	80052e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d01a      	beq.n	800532a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005312:	d10a      	bne.n	800532a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800532e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00a      	beq.n	800534c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	605a      	str	r2, [r3, #4]
  }
}
 800534c:	bf00      	nop
 800534e:	370c      	adds	r7, #12
 8005350:	46bd      	mov	sp, r7
 8005352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005356:	4770      	bx	lr

08005358 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af02      	add	r7, sp, #8
 800535e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005368:	f7fc fafe 	bl	8001968 <HAL_GetTick>
 800536c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0308 	and.w	r3, r3, #8
 8005378:	2b08      	cmp	r3, #8
 800537a:	d10e      	bne.n	800539a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800537c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 f82f 	bl	80053ee <UART_WaitOnFlagUntilTimeout>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e025      	b.n	80053e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d10e      	bne.n	80053c6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053ac:	9300      	str	r3, [sp, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f819 	bl	80053ee <UART_WaitOnFlagUntilTimeout>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d001      	beq.n	80053c6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e00f      	b.n	80053e6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2220      	movs	r2, #32
 80053ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2220      	movs	r2, #32
 80053d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80053e4:	2300      	movs	r3, #0
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3710      	adds	r7, #16
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b084      	sub	sp, #16
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	60f8      	str	r0, [r7, #12]
 80053f6:	60b9      	str	r1, [r7, #8]
 80053f8:	603b      	str	r3, [r7, #0]
 80053fa:	4613      	mov	r3, r2
 80053fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053fe:	e062      	b.n	80054c6 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005406:	d05e      	beq.n	80054c6 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005408:	f7fc faae 	bl	8001968 <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	69ba      	ldr	r2, [r7, #24]
 8005414:	429a      	cmp	r2, r3
 8005416:	d302      	bcc.n	800541e <UART_WaitOnFlagUntilTimeout+0x30>
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d11d      	bne.n	800545a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800542c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689a      	ldr	r2, [r3, #8]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 0201 	bic.w	r2, r2, #1
 800543c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2220      	movs	r2, #32
 8005442:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2220      	movs	r2, #32
 800544a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e045      	b.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0304 	and.w	r3, r3, #4
 8005464:	2b00      	cmp	r3, #0
 8005466:	d02e      	beq.n	80054c6 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	69db      	ldr	r3, [r3, #28]
 800546e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005472:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005476:	d126      	bne.n	80054c6 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005480:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005490:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	689a      	ldr	r2, [r3, #8]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f022 0201 	bic.w	r2, r2, #1
 80054a0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2220      	movs	r2, #32
 80054b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e00f      	b.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	69da      	ldr	r2, [r3, #28]
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	4013      	ands	r3, r2
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	bf0c      	ite	eq
 80054d6:	2301      	moveq	r3, #1
 80054d8:	2300      	movne	r3, #0
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	461a      	mov	r2, r3
 80054de:	79fb      	ldrb	r3, [r7, #7]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d08d      	beq.n	8005400 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b085      	sub	sp, #20
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d101      	bne.n	8005504 <HAL_UARTEx_DisableFifoMode+0x16>
 8005500:	2302      	movs	r3, #2
 8005502:	e027      	b.n	8005554 <HAL_UARTEx_DisableFifoMode+0x66>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2224      	movs	r2, #36	; 0x24
 8005510:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 0201 	bic.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005532:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2220      	movs	r2, #32
 8005546:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005552:	2300      	movs	r3, #0
}
 8005554:	4618      	mov	r0, r3
 8005556:	3714      	adds	r7, #20
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005574:	2302      	movs	r3, #2
 8005576:	e02d      	b.n	80055d4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2224      	movs	r2, #36	; 0x24
 8005584:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f022 0201 	bic.w	r2, r2, #1
 800559e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	430a      	orrs	r2, r1
 80055b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f000 f84f 	bl	8005658 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d101      	bne.n	80055f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80055f0:	2302      	movs	r3, #2
 80055f2:	e02d      	b.n	8005650 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2224      	movs	r2, #36	; 0x24
 8005600:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f022 0201 	bic.w	r2, r2, #1
 800561a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	683a      	ldr	r2, [r7, #0]
 800562c:	430a      	orrs	r2, r1
 800562e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 f811 	bl	8005658 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2220      	movs	r2, #32
 8005642:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3710      	adds	r7, #16
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005658:	b480      	push	{r7}
 800565a:	b085      	sub	sp, #20
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005664:	2b00      	cmp	r3, #0
 8005666:	d108      	bne.n	800567a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005678:	e031      	b.n	80056de <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800567a:	2308      	movs	r3, #8
 800567c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800567e:	2308      	movs	r3, #8
 8005680:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	0e5b      	lsrs	r3, r3, #25
 800568a:	b2db      	uxtb	r3, r3
 800568c:	f003 0307 	and.w	r3, r3, #7
 8005690:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	0f5b      	lsrs	r3, r3, #29
 800569a:	b2db      	uxtb	r3, r3
 800569c:	f003 0307 	and.w	r3, r3, #7
 80056a0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80056a2:	7bbb      	ldrb	r3, [r7, #14]
 80056a4:	7b3a      	ldrb	r2, [r7, #12]
 80056a6:	4911      	ldr	r1, [pc, #68]	; (80056ec <UARTEx_SetNbDataToProcess+0x94>)
 80056a8:	5c8a      	ldrb	r2, [r1, r2]
 80056aa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80056ae:	7b3a      	ldrb	r2, [r7, #12]
 80056b0:	490f      	ldr	r1, [pc, #60]	; (80056f0 <UARTEx_SetNbDataToProcess+0x98>)
 80056b2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80056b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80056c0:	7bfb      	ldrb	r3, [r7, #15]
 80056c2:	7b7a      	ldrb	r2, [r7, #13]
 80056c4:	4909      	ldr	r1, [pc, #36]	; (80056ec <UARTEx_SetNbDataToProcess+0x94>)
 80056c6:	5c8a      	ldrb	r2, [r1, r2]
 80056c8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80056cc:	7b7a      	ldrb	r2, [r7, #13]
 80056ce:	4908      	ldr	r1, [pc, #32]	; (80056f0 <UARTEx_SetNbDataToProcess+0x98>)
 80056d0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80056d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80056de:	bf00      	nop
 80056e0:	3714      	adds	r7, #20
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	0800a028 	.word	0x0800a028
 80056f0:	0800a030 	.word	0x0800a030

080056f4 <__errno>:
 80056f4:	4b01      	ldr	r3, [pc, #4]	; (80056fc <__errno+0x8>)
 80056f6:	6818      	ldr	r0, [r3, #0]
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	2000000c 	.word	0x2000000c

08005700 <__libc_init_array>:
 8005700:	b570      	push	{r4, r5, r6, lr}
 8005702:	4d0d      	ldr	r5, [pc, #52]	; (8005738 <__libc_init_array+0x38>)
 8005704:	4c0d      	ldr	r4, [pc, #52]	; (800573c <__libc_init_array+0x3c>)
 8005706:	1b64      	subs	r4, r4, r5
 8005708:	10a4      	asrs	r4, r4, #2
 800570a:	2600      	movs	r6, #0
 800570c:	42a6      	cmp	r6, r4
 800570e:	d109      	bne.n	8005724 <__libc_init_array+0x24>
 8005710:	4d0b      	ldr	r5, [pc, #44]	; (8005740 <__libc_init_array+0x40>)
 8005712:	4c0c      	ldr	r4, [pc, #48]	; (8005744 <__libc_init_array+0x44>)
 8005714:	f004 fc5e 	bl	8009fd4 <_init>
 8005718:	1b64      	subs	r4, r4, r5
 800571a:	10a4      	asrs	r4, r4, #2
 800571c:	2600      	movs	r6, #0
 800571e:	42a6      	cmp	r6, r4
 8005720:	d105      	bne.n	800572e <__libc_init_array+0x2e>
 8005722:	bd70      	pop	{r4, r5, r6, pc}
 8005724:	f855 3b04 	ldr.w	r3, [r5], #4
 8005728:	4798      	blx	r3
 800572a:	3601      	adds	r6, #1
 800572c:	e7ee      	b.n	800570c <__libc_init_array+0xc>
 800572e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005732:	4798      	blx	r3
 8005734:	3601      	adds	r6, #1
 8005736:	e7f2      	b.n	800571e <__libc_init_array+0x1e>
 8005738:	0800a4f4 	.word	0x0800a4f4
 800573c:	0800a4f4 	.word	0x0800a4f4
 8005740:	0800a4f4 	.word	0x0800a4f4
 8005744:	0800a4f8 	.word	0x0800a4f8

08005748 <memset>:
 8005748:	4402      	add	r2, r0
 800574a:	4603      	mov	r3, r0
 800574c:	4293      	cmp	r3, r2
 800574e:	d100      	bne.n	8005752 <memset+0xa>
 8005750:	4770      	bx	lr
 8005752:	f803 1b01 	strb.w	r1, [r3], #1
 8005756:	e7f9      	b.n	800574c <memset+0x4>

08005758 <__cvt>:
 8005758:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800575c:	ec55 4b10 	vmov	r4, r5, d0
 8005760:	2d00      	cmp	r5, #0
 8005762:	460e      	mov	r6, r1
 8005764:	4619      	mov	r1, r3
 8005766:	462b      	mov	r3, r5
 8005768:	bfbb      	ittet	lt
 800576a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800576e:	461d      	movlt	r5, r3
 8005770:	2300      	movge	r3, #0
 8005772:	232d      	movlt	r3, #45	; 0x2d
 8005774:	700b      	strb	r3, [r1, #0]
 8005776:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005778:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800577c:	4691      	mov	r9, r2
 800577e:	f023 0820 	bic.w	r8, r3, #32
 8005782:	bfbc      	itt	lt
 8005784:	4622      	movlt	r2, r4
 8005786:	4614      	movlt	r4, r2
 8005788:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800578c:	d005      	beq.n	800579a <__cvt+0x42>
 800578e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005792:	d100      	bne.n	8005796 <__cvt+0x3e>
 8005794:	3601      	adds	r6, #1
 8005796:	2102      	movs	r1, #2
 8005798:	e000      	b.n	800579c <__cvt+0x44>
 800579a:	2103      	movs	r1, #3
 800579c:	ab03      	add	r3, sp, #12
 800579e:	9301      	str	r3, [sp, #4]
 80057a0:	ab02      	add	r3, sp, #8
 80057a2:	9300      	str	r3, [sp, #0]
 80057a4:	ec45 4b10 	vmov	d0, r4, r5
 80057a8:	4653      	mov	r3, sl
 80057aa:	4632      	mov	r2, r6
 80057ac:	f001 fdcc 	bl	8007348 <_dtoa_r>
 80057b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80057b4:	4607      	mov	r7, r0
 80057b6:	d102      	bne.n	80057be <__cvt+0x66>
 80057b8:	f019 0f01 	tst.w	r9, #1
 80057bc:	d022      	beq.n	8005804 <__cvt+0xac>
 80057be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80057c2:	eb07 0906 	add.w	r9, r7, r6
 80057c6:	d110      	bne.n	80057ea <__cvt+0x92>
 80057c8:	783b      	ldrb	r3, [r7, #0]
 80057ca:	2b30      	cmp	r3, #48	; 0x30
 80057cc:	d10a      	bne.n	80057e4 <__cvt+0x8c>
 80057ce:	2200      	movs	r2, #0
 80057d0:	2300      	movs	r3, #0
 80057d2:	4620      	mov	r0, r4
 80057d4:	4629      	mov	r1, r5
 80057d6:	f7fb f99f 	bl	8000b18 <__aeabi_dcmpeq>
 80057da:	b918      	cbnz	r0, 80057e4 <__cvt+0x8c>
 80057dc:	f1c6 0601 	rsb	r6, r6, #1
 80057e0:	f8ca 6000 	str.w	r6, [sl]
 80057e4:	f8da 3000 	ldr.w	r3, [sl]
 80057e8:	4499      	add	r9, r3
 80057ea:	2200      	movs	r2, #0
 80057ec:	2300      	movs	r3, #0
 80057ee:	4620      	mov	r0, r4
 80057f0:	4629      	mov	r1, r5
 80057f2:	f7fb f991 	bl	8000b18 <__aeabi_dcmpeq>
 80057f6:	b108      	cbz	r0, 80057fc <__cvt+0xa4>
 80057f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80057fc:	2230      	movs	r2, #48	; 0x30
 80057fe:	9b03      	ldr	r3, [sp, #12]
 8005800:	454b      	cmp	r3, r9
 8005802:	d307      	bcc.n	8005814 <__cvt+0xbc>
 8005804:	9b03      	ldr	r3, [sp, #12]
 8005806:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005808:	1bdb      	subs	r3, r3, r7
 800580a:	4638      	mov	r0, r7
 800580c:	6013      	str	r3, [r2, #0]
 800580e:	b004      	add	sp, #16
 8005810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005814:	1c59      	adds	r1, r3, #1
 8005816:	9103      	str	r1, [sp, #12]
 8005818:	701a      	strb	r2, [r3, #0]
 800581a:	e7f0      	b.n	80057fe <__cvt+0xa6>

0800581c <__exponent>:
 800581c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800581e:	4603      	mov	r3, r0
 8005820:	2900      	cmp	r1, #0
 8005822:	bfb8      	it	lt
 8005824:	4249      	neglt	r1, r1
 8005826:	f803 2b02 	strb.w	r2, [r3], #2
 800582a:	bfb4      	ite	lt
 800582c:	222d      	movlt	r2, #45	; 0x2d
 800582e:	222b      	movge	r2, #43	; 0x2b
 8005830:	2909      	cmp	r1, #9
 8005832:	7042      	strb	r2, [r0, #1]
 8005834:	dd2a      	ble.n	800588c <__exponent+0x70>
 8005836:	f10d 0407 	add.w	r4, sp, #7
 800583a:	46a4      	mov	ip, r4
 800583c:	270a      	movs	r7, #10
 800583e:	46a6      	mov	lr, r4
 8005840:	460a      	mov	r2, r1
 8005842:	fb91 f6f7 	sdiv	r6, r1, r7
 8005846:	fb07 1516 	mls	r5, r7, r6, r1
 800584a:	3530      	adds	r5, #48	; 0x30
 800584c:	2a63      	cmp	r2, #99	; 0x63
 800584e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005852:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005856:	4631      	mov	r1, r6
 8005858:	dcf1      	bgt.n	800583e <__exponent+0x22>
 800585a:	3130      	adds	r1, #48	; 0x30
 800585c:	f1ae 0502 	sub.w	r5, lr, #2
 8005860:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005864:	1c44      	adds	r4, r0, #1
 8005866:	4629      	mov	r1, r5
 8005868:	4561      	cmp	r1, ip
 800586a:	d30a      	bcc.n	8005882 <__exponent+0x66>
 800586c:	f10d 0209 	add.w	r2, sp, #9
 8005870:	eba2 020e 	sub.w	r2, r2, lr
 8005874:	4565      	cmp	r5, ip
 8005876:	bf88      	it	hi
 8005878:	2200      	movhi	r2, #0
 800587a:	4413      	add	r3, r2
 800587c:	1a18      	subs	r0, r3, r0
 800587e:	b003      	add	sp, #12
 8005880:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005882:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005886:	f804 2f01 	strb.w	r2, [r4, #1]!
 800588a:	e7ed      	b.n	8005868 <__exponent+0x4c>
 800588c:	2330      	movs	r3, #48	; 0x30
 800588e:	3130      	adds	r1, #48	; 0x30
 8005890:	7083      	strb	r3, [r0, #2]
 8005892:	70c1      	strb	r1, [r0, #3]
 8005894:	1d03      	adds	r3, r0, #4
 8005896:	e7f1      	b.n	800587c <__exponent+0x60>

08005898 <_printf_float>:
 8005898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800589c:	ed2d 8b02 	vpush	{d8}
 80058a0:	b08d      	sub	sp, #52	; 0x34
 80058a2:	460c      	mov	r4, r1
 80058a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80058a8:	4616      	mov	r6, r2
 80058aa:	461f      	mov	r7, r3
 80058ac:	4605      	mov	r5, r0
 80058ae:	f002 ff9b 	bl	80087e8 <_localeconv_r>
 80058b2:	f8d0 a000 	ldr.w	sl, [r0]
 80058b6:	4650      	mov	r0, sl
 80058b8:	f7fa fcb2 	bl	8000220 <strlen>
 80058bc:	2300      	movs	r3, #0
 80058be:	930a      	str	r3, [sp, #40]	; 0x28
 80058c0:	6823      	ldr	r3, [r4, #0]
 80058c2:	9305      	str	r3, [sp, #20]
 80058c4:	f8d8 3000 	ldr.w	r3, [r8]
 80058c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80058cc:	3307      	adds	r3, #7
 80058ce:	f023 0307 	bic.w	r3, r3, #7
 80058d2:	f103 0208 	add.w	r2, r3, #8
 80058d6:	f8c8 2000 	str.w	r2, [r8]
 80058da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058de:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80058e2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80058e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80058ea:	9307      	str	r3, [sp, #28]
 80058ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80058f0:	ee08 0a10 	vmov	s16, r0
 80058f4:	4b9f      	ldr	r3, [pc, #636]	; (8005b74 <_printf_float+0x2dc>)
 80058f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058fa:	f04f 32ff 	mov.w	r2, #4294967295
 80058fe:	f7fb f93d 	bl	8000b7c <__aeabi_dcmpun>
 8005902:	bb88      	cbnz	r0, 8005968 <_printf_float+0xd0>
 8005904:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005908:	4b9a      	ldr	r3, [pc, #616]	; (8005b74 <_printf_float+0x2dc>)
 800590a:	f04f 32ff 	mov.w	r2, #4294967295
 800590e:	f7fb f917 	bl	8000b40 <__aeabi_dcmple>
 8005912:	bb48      	cbnz	r0, 8005968 <_printf_float+0xd0>
 8005914:	2200      	movs	r2, #0
 8005916:	2300      	movs	r3, #0
 8005918:	4640      	mov	r0, r8
 800591a:	4649      	mov	r1, r9
 800591c:	f7fb f906 	bl	8000b2c <__aeabi_dcmplt>
 8005920:	b110      	cbz	r0, 8005928 <_printf_float+0x90>
 8005922:	232d      	movs	r3, #45	; 0x2d
 8005924:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005928:	4b93      	ldr	r3, [pc, #588]	; (8005b78 <_printf_float+0x2e0>)
 800592a:	4894      	ldr	r0, [pc, #592]	; (8005b7c <_printf_float+0x2e4>)
 800592c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005930:	bf94      	ite	ls
 8005932:	4698      	movls	r8, r3
 8005934:	4680      	movhi	r8, r0
 8005936:	2303      	movs	r3, #3
 8005938:	6123      	str	r3, [r4, #16]
 800593a:	9b05      	ldr	r3, [sp, #20]
 800593c:	f023 0204 	bic.w	r2, r3, #4
 8005940:	6022      	str	r2, [r4, #0]
 8005942:	f04f 0900 	mov.w	r9, #0
 8005946:	9700      	str	r7, [sp, #0]
 8005948:	4633      	mov	r3, r6
 800594a:	aa0b      	add	r2, sp, #44	; 0x2c
 800594c:	4621      	mov	r1, r4
 800594e:	4628      	mov	r0, r5
 8005950:	f000 f9d8 	bl	8005d04 <_printf_common>
 8005954:	3001      	adds	r0, #1
 8005956:	f040 8090 	bne.w	8005a7a <_printf_float+0x1e2>
 800595a:	f04f 30ff 	mov.w	r0, #4294967295
 800595e:	b00d      	add	sp, #52	; 0x34
 8005960:	ecbd 8b02 	vpop	{d8}
 8005964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005968:	4642      	mov	r2, r8
 800596a:	464b      	mov	r3, r9
 800596c:	4640      	mov	r0, r8
 800596e:	4649      	mov	r1, r9
 8005970:	f7fb f904 	bl	8000b7c <__aeabi_dcmpun>
 8005974:	b140      	cbz	r0, 8005988 <_printf_float+0xf0>
 8005976:	464b      	mov	r3, r9
 8005978:	2b00      	cmp	r3, #0
 800597a:	bfbc      	itt	lt
 800597c:	232d      	movlt	r3, #45	; 0x2d
 800597e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005982:	487f      	ldr	r0, [pc, #508]	; (8005b80 <_printf_float+0x2e8>)
 8005984:	4b7f      	ldr	r3, [pc, #508]	; (8005b84 <_printf_float+0x2ec>)
 8005986:	e7d1      	b.n	800592c <_printf_float+0x94>
 8005988:	6863      	ldr	r3, [r4, #4]
 800598a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800598e:	9206      	str	r2, [sp, #24]
 8005990:	1c5a      	adds	r2, r3, #1
 8005992:	d13f      	bne.n	8005a14 <_printf_float+0x17c>
 8005994:	2306      	movs	r3, #6
 8005996:	6063      	str	r3, [r4, #4]
 8005998:	9b05      	ldr	r3, [sp, #20]
 800599a:	6861      	ldr	r1, [r4, #4]
 800599c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80059a0:	2300      	movs	r3, #0
 80059a2:	9303      	str	r3, [sp, #12]
 80059a4:	ab0a      	add	r3, sp, #40	; 0x28
 80059a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80059aa:	ab09      	add	r3, sp, #36	; 0x24
 80059ac:	ec49 8b10 	vmov	d0, r8, r9
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	6022      	str	r2, [r4, #0]
 80059b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80059b8:	4628      	mov	r0, r5
 80059ba:	f7ff fecd 	bl	8005758 <__cvt>
 80059be:	9b06      	ldr	r3, [sp, #24]
 80059c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80059c2:	2b47      	cmp	r3, #71	; 0x47
 80059c4:	4680      	mov	r8, r0
 80059c6:	d108      	bne.n	80059da <_printf_float+0x142>
 80059c8:	1cc8      	adds	r0, r1, #3
 80059ca:	db02      	blt.n	80059d2 <_printf_float+0x13a>
 80059cc:	6863      	ldr	r3, [r4, #4]
 80059ce:	4299      	cmp	r1, r3
 80059d0:	dd41      	ble.n	8005a56 <_printf_float+0x1be>
 80059d2:	f1ab 0b02 	sub.w	fp, fp, #2
 80059d6:	fa5f fb8b 	uxtb.w	fp, fp
 80059da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80059de:	d820      	bhi.n	8005a22 <_printf_float+0x18a>
 80059e0:	3901      	subs	r1, #1
 80059e2:	465a      	mov	r2, fp
 80059e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80059e8:	9109      	str	r1, [sp, #36]	; 0x24
 80059ea:	f7ff ff17 	bl	800581c <__exponent>
 80059ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059f0:	1813      	adds	r3, r2, r0
 80059f2:	2a01      	cmp	r2, #1
 80059f4:	4681      	mov	r9, r0
 80059f6:	6123      	str	r3, [r4, #16]
 80059f8:	dc02      	bgt.n	8005a00 <_printf_float+0x168>
 80059fa:	6822      	ldr	r2, [r4, #0]
 80059fc:	07d2      	lsls	r2, r2, #31
 80059fe:	d501      	bpl.n	8005a04 <_printf_float+0x16c>
 8005a00:	3301      	adds	r3, #1
 8005a02:	6123      	str	r3, [r4, #16]
 8005a04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d09c      	beq.n	8005946 <_printf_float+0xae>
 8005a0c:	232d      	movs	r3, #45	; 0x2d
 8005a0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a12:	e798      	b.n	8005946 <_printf_float+0xae>
 8005a14:	9a06      	ldr	r2, [sp, #24]
 8005a16:	2a47      	cmp	r2, #71	; 0x47
 8005a18:	d1be      	bne.n	8005998 <_printf_float+0x100>
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1bc      	bne.n	8005998 <_printf_float+0x100>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e7b9      	b.n	8005996 <_printf_float+0xfe>
 8005a22:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005a26:	d118      	bne.n	8005a5a <_printf_float+0x1c2>
 8005a28:	2900      	cmp	r1, #0
 8005a2a:	6863      	ldr	r3, [r4, #4]
 8005a2c:	dd0b      	ble.n	8005a46 <_printf_float+0x1ae>
 8005a2e:	6121      	str	r1, [r4, #16]
 8005a30:	b913      	cbnz	r3, 8005a38 <_printf_float+0x1a0>
 8005a32:	6822      	ldr	r2, [r4, #0]
 8005a34:	07d0      	lsls	r0, r2, #31
 8005a36:	d502      	bpl.n	8005a3e <_printf_float+0x1a6>
 8005a38:	3301      	adds	r3, #1
 8005a3a:	440b      	add	r3, r1
 8005a3c:	6123      	str	r3, [r4, #16]
 8005a3e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005a40:	f04f 0900 	mov.w	r9, #0
 8005a44:	e7de      	b.n	8005a04 <_printf_float+0x16c>
 8005a46:	b913      	cbnz	r3, 8005a4e <_printf_float+0x1b6>
 8005a48:	6822      	ldr	r2, [r4, #0]
 8005a4a:	07d2      	lsls	r2, r2, #31
 8005a4c:	d501      	bpl.n	8005a52 <_printf_float+0x1ba>
 8005a4e:	3302      	adds	r3, #2
 8005a50:	e7f4      	b.n	8005a3c <_printf_float+0x1a4>
 8005a52:	2301      	movs	r3, #1
 8005a54:	e7f2      	b.n	8005a3c <_printf_float+0x1a4>
 8005a56:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005a5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a5c:	4299      	cmp	r1, r3
 8005a5e:	db05      	blt.n	8005a6c <_printf_float+0x1d4>
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	6121      	str	r1, [r4, #16]
 8005a64:	07d8      	lsls	r0, r3, #31
 8005a66:	d5ea      	bpl.n	8005a3e <_printf_float+0x1a6>
 8005a68:	1c4b      	adds	r3, r1, #1
 8005a6a:	e7e7      	b.n	8005a3c <_printf_float+0x1a4>
 8005a6c:	2900      	cmp	r1, #0
 8005a6e:	bfd4      	ite	le
 8005a70:	f1c1 0202 	rsble	r2, r1, #2
 8005a74:	2201      	movgt	r2, #1
 8005a76:	4413      	add	r3, r2
 8005a78:	e7e0      	b.n	8005a3c <_printf_float+0x1a4>
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	055a      	lsls	r2, r3, #21
 8005a7e:	d407      	bmi.n	8005a90 <_printf_float+0x1f8>
 8005a80:	6923      	ldr	r3, [r4, #16]
 8005a82:	4642      	mov	r2, r8
 8005a84:	4631      	mov	r1, r6
 8005a86:	4628      	mov	r0, r5
 8005a88:	47b8      	blx	r7
 8005a8a:	3001      	adds	r0, #1
 8005a8c:	d12c      	bne.n	8005ae8 <_printf_float+0x250>
 8005a8e:	e764      	b.n	800595a <_printf_float+0xc2>
 8005a90:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005a94:	f240 80e0 	bls.w	8005c58 <_printf_float+0x3c0>
 8005a98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	f7fb f83a 	bl	8000b18 <__aeabi_dcmpeq>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	d034      	beq.n	8005b12 <_printf_float+0x27a>
 8005aa8:	4a37      	ldr	r2, [pc, #220]	; (8005b88 <_printf_float+0x2f0>)
 8005aaa:	2301      	movs	r3, #1
 8005aac:	4631      	mov	r1, r6
 8005aae:	4628      	mov	r0, r5
 8005ab0:	47b8      	blx	r7
 8005ab2:	3001      	adds	r0, #1
 8005ab4:	f43f af51 	beq.w	800595a <_printf_float+0xc2>
 8005ab8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005abc:	429a      	cmp	r2, r3
 8005abe:	db02      	blt.n	8005ac6 <_printf_float+0x22e>
 8005ac0:	6823      	ldr	r3, [r4, #0]
 8005ac2:	07d8      	lsls	r0, r3, #31
 8005ac4:	d510      	bpl.n	8005ae8 <_printf_float+0x250>
 8005ac6:	ee18 3a10 	vmov	r3, s16
 8005aca:	4652      	mov	r2, sl
 8005acc:	4631      	mov	r1, r6
 8005ace:	4628      	mov	r0, r5
 8005ad0:	47b8      	blx	r7
 8005ad2:	3001      	adds	r0, #1
 8005ad4:	f43f af41 	beq.w	800595a <_printf_float+0xc2>
 8005ad8:	f04f 0800 	mov.w	r8, #0
 8005adc:	f104 091a 	add.w	r9, r4, #26
 8005ae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	4543      	cmp	r3, r8
 8005ae6:	dc09      	bgt.n	8005afc <_printf_float+0x264>
 8005ae8:	6823      	ldr	r3, [r4, #0]
 8005aea:	079b      	lsls	r3, r3, #30
 8005aec:	f100 8105 	bmi.w	8005cfa <_printf_float+0x462>
 8005af0:	68e0      	ldr	r0, [r4, #12]
 8005af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005af4:	4298      	cmp	r0, r3
 8005af6:	bfb8      	it	lt
 8005af8:	4618      	movlt	r0, r3
 8005afa:	e730      	b.n	800595e <_printf_float+0xc6>
 8005afc:	2301      	movs	r3, #1
 8005afe:	464a      	mov	r2, r9
 8005b00:	4631      	mov	r1, r6
 8005b02:	4628      	mov	r0, r5
 8005b04:	47b8      	blx	r7
 8005b06:	3001      	adds	r0, #1
 8005b08:	f43f af27 	beq.w	800595a <_printf_float+0xc2>
 8005b0c:	f108 0801 	add.w	r8, r8, #1
 8005b10:	e7e6      	b.n	8005ae0 <_printf_float+0x248>
 8005b12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	dc39      	bgt.n	8005b8c <_printf_float+0x2f4>
 8005b18:	4a1b      	ldr	r2, [pc, #108]	; (8005b88 <_printf_float+0x2f0>)
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	4631      	mov	r1, r6
 8005b1e:	4628      	mov	r0, r5
 8005b20:	47b8      	blx	r7
 8005b22:	3001      	adds	r0, #1
 8005b24:	f43f af19 	beq.w	800595a <_printf_float+0xc2>
 8005b28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	d102      	bne.n	8005b36 <_printf_float+0x29e>
 8005b30:	6823      	ldr	r3, [r4, #0]
 8005b32:	07d9      	lsls	r1, r3, #31
 8005b34:	d5d8      	bpl.n	8005ae8 <_printf_float+0x250>
 8005b36:	ee18 3a10 	vmov	r3, s16
 8005b3a:	4652      	mov	r2, sl
 8005b3c:	4631      	mov	r1, r6
 8005b3e:	4628      	mov	r0, r5
 8005b40:	47b8      	blx	r7
 8005b42:	3001      	adds	r0, #1
 8005b44:	f43f af09 	beq.w	800595a <_printf_float+0xc2>
 8005b48:	f04f 0900 	mov.w	r9, #0
 8005b4c:	f104 0a1a 	add.w	sl, r4, #26
 8005b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b52:	425b      	negs	r3, r3
 8005b54:	454b      	cmp	r3, r9
 8005b56:	dc01      	bgt.n	8005b5c <_printf_float+0x2c4>
 8005b58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b5a:	e792      	b.n	8005a82 <_printf_float+0x1ea>
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	4652      	mov	r2, sl
 8005b60:	4631      	mov	r1, r6
 8005b62:	4628      	mov	r0, r5
 8005b64:	47b8      	blx	r7
 8005b66:	3001      	adds	r0, #1
 8005b68:	f43f aef7 	beq.w	800595a <_printf_float+0xc2>
 8005b6c:	f109 0901 	add.w	r9, r9, #1
 8005b70:	e7ee      	b.n	8005b50 <_printf_float+0x2b8>
 8005b72:	bf00      	nop
 8005b74:	7fefffff 	.word	0x7fefffff
 8005b78:	0800a03c 	.word	0x0800a03c
 8005b7c:	0800a040 	.word	0x0800a040
 8005b80:	0800a048 	.word	0x0800a048
 8005b84:	0800a044 	.word	0x0800a044
 8005b88:	0800a04c 	.word	0x0800a04c
 8005b8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b8e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b90:	429a      	cmp	r2, r3
 8005b92:	bfa8      	it	ge
 8005b94:	461a      	movge	r2, r3
 8005b96:	2a00      	cmp	r2, #0
 8005b98:	4691      	mov	r9, r2
 8005b9a:	dc37      	bgt.n	8005c0c <_printf_float+0x374>
 8005b9c:	f04f 0b00 	mov.w	fp, #0
 8005ba0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ba4:	f104 021a 	add.w	r2, r4, #26
 8005ba8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005baa:	9305      	str	r3, [sp, #20]
 8005bac:	eba3 0309 	sub.w	r3, r3, r9
 8005bb0:	455b      	cmp	r3, fp
 8005bb2:	dc33      	bgt.n	8005c1c <_printf_float+0x384>
 8005bb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	db3b      	blt.n	8005c34 <_printf_float+0x39c>
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	07da      	lsls	r2, r3, #31
 8005bc0:	d438      	bmi.n	8005c34 <_printf_float+0x39c>
 8005bc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bc4:	9b05      	ldr	r3, [sp, #20]
 8005bc6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	eba2 0901 	sub.w	r9, r2, r1
 8005bce:	4599      	cmp	r9, r3
 8005bd0:	bfa8      	it	ge
 8005bd2:	4699      	movge	r9, r3
 8005bd4:	f1b9 0f00 	cmp.w	r9, #0
 8005bd8:	dc35      	bgt.n	8005c46 <_printf_float+0x3ae>
 8005bda:	f04f 0800 	mov.w	r8, #0
 8005bde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005be2:	f104 0a1a 	add.w	sl, r4, #26
 8005be6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	eba3 0309 	sub.w	r3, r3, r9
 8005bf0:	4543      	cmp	r3, r8
 8005bf2:	f77f af79 	ble.w	8005ae8 <_printf_float+0x250>
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	4652      	mov	r2, sl
 8005bfa:	4631      	mov	r1, r6
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	47b8      	blx	r7
 8005c00:	3001      	adds	r0, #1
 8005c02:	f43f aeaa 	beq.w	800595a <_printf_float+0xc2>
 8005c06:	f108 0801 	add.w	r8, r8, #1
 8005c0a:	e7ec      	b.n	8005be6 <_printf_float+0x34e>
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	4631      	mov	r1, r6
 8005c10:	4642      	mov	r2, r8
 8005c12:	4628      	mov	r0, r5
 8005c14:	47b8      	blx	r7
 8005c16:	3001      	adds	r0, #1
 8005c18:	d1c0      	bne.n	8005b9c <_printf_float+0x304>
 8005c1a:	e69e      	b.n	800595a <_printf_float+0xc2>
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	4631      	mov	r1, r6
 8005c20:	4628      	mov	r0, r5
 8005c22:	9205      	str	r2, [sp, #20]
 8005c24:	47b8      	blx	r7
 8005c26:	3001      	adds	r0, #1
 8005c28:	f43f ae97 	beq.w	800595a <_printf_float+0xc2>
 8005c2c:	9a05      	ldr	r2, [sp, #20]
 8005c2e:	f10b 0b01 	add.w	fp, fp, #1
 8005c32:	e7b9      	b.n	8005ba8 <_printf_float+0x310>
 8005c34:	ee18 3a10 	vmov	r3, s16
 8005c38:	4652      	mov	r2, sl
 8005c3a:	4631      	mov	r1, r6
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	47b8      	blx	r7
 8005c40:	3001      	adds	r0, #1
 8005c42:	d1be      	bne.n	8005bc2 <_printf_float+0x32a>
 8005c44:	e689      	b.n	800595a <_printf_float+0xc2>
 8005c46:	9a05      	ldr	r2, [sp, #20]
 8005c48:	464b      	mov	r3, r9
 8005c4a:	4442      	add	r2, r8
 8005c4c:	4631      	mov	r1, r6
 8005c4e:	4628      	mov	r0, r5
 8005c50:	47b8      	blx	r7
 8005c52:	3001      	adds	r0, #1
 8005c54:	d1c1      	bne.n	8005bda <_printf_float+0x342>
 8005c56:	e680      	b.n	800595a <_printf_float+0xc2>
 8005c58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c5a:	2a01      	cmp	r2, #1
 8005c5c:	dc01      	bgt.n	8005c62 <_printf_float+0x3ca>
 8005c5e:	07db      	lsls	r3, r3, #31
 8005c60:	d538      	bpl.n	8005cd4 <_printf_float+0x43c>
 8005c62:	2301      	movs	r3, #1
 8005c64:	4642      	mov	r2, r8
 8005c66:	4631      	mov	r1, r6
 8005c68:	4628      	mov	r0, r5
 8005c6a:	47b8      	blx	r7
 8005c6c:	3001      	adds	r0, #1
 8005c6e:	f43f ae74 	beq.w	800595a <_printf_float+0xc2>
 8005c72:	ee18 3a10 	vmov	r3, s16
 8005c76:	4652      	mov	r2, sl
 8005c78:	4631      	mov	r1, r6
 8005c7a:	4628      	mov	r0, r5
 8005c7c:	47b8      	blx	r7
 8005c7e:	3001      	adds	r0, #1
 8005c80:	f43f ae6b 	beq.w	800595a <_printf_float+0xc2>
 8005c84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c88:	2200      	movs	r2, #0
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	f7fa ff44 	bl	8000b18 <__aeabi_dcmpeq>
 8005c90:	b9d8      	cbnz	r0, 8005cca <_printf_float+0x432>
 8005c92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c94:	f108 0201 	add.w	r2, r8, #1
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	4631      	mov	r1, r6
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	47b8      	blx	r7
 8005ca0:	3001      	adds	r0, #1
 8005ca2:	d10e      	bne.n	8005cc2 <_printf_float+0x42a>
 8005ca4:	e659      	b.n	800595a <_printf_float+0xc2>
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	4652      	mov	r2, sl
 8005caa:	4631      	mov	r1, r6
 8005cac:	4628      	mov	r0, r5
 8005cae:	47b8      	blx	r7
 8005cb0:	3001      	adds	r0, #1
 8005cb2:	f43f ae52 	beq.w	800595a <_printf_float+0xc2>
 8005cb6:	f108 0801 	add.w	r8, r8, #1
 8005cba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	4543      	cmp	r3, r8
 8005cc0:	dcf1      	bgt.n	8005ca6 <_printf_float+0x40e>
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005cc8:	e6dc      	b.n	8005a84 <_printf_float+0x1ec>
 8005cca:	f04f 0800 	mov.w	r8, #0
 8005cce:	f104 0a1a 	add.w	sl, r4, #26
 8005cd2:	e7f2      	b.n	8005cba <_printf_float+0x422>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	4642      	mov	r2, r8
 8005cd8:	e7df      	b.n	8005c9a <_printf_float+0x402>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	464a      	mov	r2, r9
 8005cde:	4631      	mov	r1, r6
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	47b8      	blx	r7
 8005ce4:	3001      	adds	r0, #1
 8005ce6:	f43f ae38 	beq.w	800595a <_printf_float+0xc2>
 8005cea:	f108 0801 	add.w	r8, r8, #1
 8005cee:	68e3      	ldr	r3, [r4, #12]
 8005cf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005cf2:	1a5b      	subs	r3, r3, r1
 8005cf4:	4543      	cmp	r3, r8
 8005cf6:	dcf0      	bgt.n	8005cda <_printf_float+0x442>
 8005cf8:	e6fa      	b.n	8005af0 <_printf_float+0x258>
 8005cfa:	f04f 0800 	mov.w	r8, #0
 8005cfe:	f104 0919 	add.w	r9, r4, #25
 8005d02:	e7f4      	b.n	8005cee <_printf_float+0x456>

08005d04 <_printf_common>:
 8005d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d08:	4616      	mov	r6, r2
 8005d0a:	4699      	mov	r9, r3
 8005d0c:	688a      	ldr	r2, [r1, #8]
 8005d0e:	690b      	ldr	r3, [r1, #16]
 8005d10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005d14:	4293      	cmp	r3, r2
 8005d16:	bfb8      	it	lt
 8005d18:	4613      	movlt	r3, r2
 8005d1a:	6033      	str	r3, [r6, #0]
 8005d1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005d20:	4607      	mov	r7, r0
 8005d22:	460c      	mov	r4, r1
 8005d24:	b10a      	cbz	r2, 8005d2a <_printf_common+0x26>
 8005d26:	3301      	adds	r3, #1
 8005d28:	6033      	str	r3, [r6, #0]
 8005d2a:	6823      	ldr	r3, [r4, #0]
 8005d2c:	0699      	lsls	r1, r3, #26
 8005d2e:	bf42      	ittt	mi
 8005d30:	6833      	ldrmi	r3, [r6, #0]
 8005d32:	3302      	addmi	r3, #2
 8005d34:	6033      	strmi	r3, [r6, #0]
 8005d36:	6825      	ldr	r5, [r4, #0]
 8005d38:	f015 0506 	ands.w	r5, r5, #6
 8005d3c:	d106      	bne.n	8005d4c <_printf_common+0x48>
 8005d3e:	f104 0a19 	add.w	sl, r4, #25
 8005d42:	68e3      	ldr	r3, [r4, #12]
 8005d44:	6832      	ldr	r2, [r6, #0]
 8005d46:	1a9b      	subs	r3, r3, r2
 8005d48:	42ab      	cmp	r3, r5
 8005d4a:	dc26      	bgt.n	8005d9a <_printf_common+0x96>
 8005d4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005d50:	1e13      	subs	r3, r2, #0
 8005d52:	6822      	ldr	r2, [r4, #0]
 8005d54:	bf18      	it	ne
 8005d56:	2301      	movne	r3, #1
 8005d58:	0692      	lsls	r2, r2, #26
 8005d5a:	d42b      	bmi.n	8005db4 <_printf_common+0xb0>
 8005d5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005d60:	4649      	mov	r1, r9
 8005d62:	4638      	mov	r0, r7
 8005d64:	47c0      	blx	r8
 8005d66:	3001      	adds	r0, #1
 8005d68:	d01e      	beq.n	8005da8 <_printf_common+0xa4>
 8005d6a:	6823      	ldr	r3, [r4, #0]
 8005d6c:	68e5      	ldr	r5, [r4, #12]
 8005d6e:	6832      	ldr	r2, [r6, #0]
 8005d70:	f003 0306 	and.w	r3, r3, #6
 8005d74:	2b04      	cmp	r3, #4
 8005d76:	bf08      	it	eq
 8005d78:	1aad      	subeq	r5, r5, r2
 8005d7a:	68a3      	ldr	r3, [r4, #8]
 8005d7c:	6922      	ldr	r2, [r4, #16]
 8005d7e:	bf0c      	ite	eq
 8005d80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d84:	2500      	movne	r5, #0
 8005d86:	4293      	cmp	r3, r2
 8005d88:	bfc4      	itt	gt
 8005d8a:	1a9b      	subgt	r3, r3, r2
 8005d8c:	18ed      	addgt	r5, r5, r3
 8005d8e:	2600      	movs	r6, #0
 8005d90:	341a      	adds	r4, #26
 8005d92:	42b5      	cmp	r5, r6
 8005d94:	d11a      	bne.n	8005dcc <_printf_common+0xc8>
 8005d96:	2000      	movs	r0, #0
 8005d98:	e008      	b.n	8005dac <_printf_common+0xa8>
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	4652      	mov	r2, sl
 8005d9e:	4649      	mov	r1, r9
 8005da0:	4638      	mov	r0, r7
 8005da2:	47c0      	blx	r8
 8005da4:	3001      	adds	r0, #1
 8005da6:	d103      	bne.n	8005db0 <_printf_common+0xac>
 8005da8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db0:	3501      	adds	r5, #1
 8005db2:	e7c6      	b.n	8005d42 <_printf_common+0x3e>
 8005db4:	18e1      	adds	r1, r4, r3
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	2030      	movs	r0, #48	; 0x30
 8005dba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005dbe:	4422      	add	r2, r4
 8005dc0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005dc4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005dc8:	3302      	adds	r3, #2
 8005dca:	e7c7      	b.n	8005d5c <_printf_common+0x58>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	4622      	mov	r2, r4
 8005dd0:	4649      	mov	r1, r9
 8005dd2:	4638      	mov	r0, r7
 8005dd4:	47c0      	blx	r8
 8005dd6:	3001      	adds	r0, #1
 8005dd8:	d0e6      	beq.n	8005da8 <_printf_common+0xa4>
 8005dda:	3601      	adds	r6, #1
 8005ddc:	e7d9      	b.n	8005d92 <_printf_common+0x8e>
	...

08005de0 <_printf_i>:
 8005de0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005de4:	460c      	mov	r4, r1
 8005de6:	4691      	mov	r9, r2
 8005de8:	7e27      	ldrb	r7, [r4, #24]
 8005dea:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005dec:	2f78      	cmp	r7, #120	; 0x78
 8005dee:	4680      	mov	r8, r0
 8005df0:	469a      	mov	sl, r3
 8005df2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005df6:	d807      	bhi.n	8005e08 <_printf_i+0x28>
 8005df8:	2f62      	cmp	r7, #98	; 0x62
 8005dfa:	d80a      	bhi.n	8005e12 <_printf_i+0x32>
 8005dfc:	2f00      	cmp	r7, #0
 8005dfe:	f000 80d8 	beq.w	8005fb2 <_printf_i+0x1d2>
 8005e02:	2f58      	cmp	r7, #88	; 0x58
 8005e04:	f000 80a3 	beq.w	8005f4e <_printf_i+0x16e>
 8005e08:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005e10:	e03a      	b.n	8005e88 <_printf_i+0xa8>
 8005e12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005e16:	2b15      	cmp	r3, #21
 8005e18:	d8f6      	bhi.n	8005e08 <_printf_i+0x28>
 8005e1a:	a001      	add	r0, pc, #4	; (adr r0, 8005e20 <_printf_i+0x40>)
 8005e1c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005e20:	08005e79 	.word	0x08005e79
 8005e24:	08005e8d 	.word	0x08005e8d
 8005e28:	08005e09 	.word	0x08005e09
 8005e2c:	08005e09 	.word	0x08005e09
 8005e30:	08005e09 	.word	0x08005e09
 8005e34:	08005e09 	.word	0x08005e09
 8005e38:	08005e8d 	.word	0x08005e8d
 8005e3c:	08005e09 	.word	0x08005e09
 8005e40:	08005e09 	.word	0x08005e09
 8005e44:	08005e09 	.word	0x08005e09
 8005e48:	08005e09 	.word	0x08005e09
 8005e4c:	08005f99 	.word	0x08005f99
 8005e50:	08005ebd 	.word	0x08005ebd
 8005e54:	08005f7b 	.word	0x08005f7b
 8005e58:	08005e09 	.word	0x08005e09
 8005e5c:	08005e09 	.word	0x08005e09
 8005e60:	08005fbb 	.word	0x08005fbb
 8005e64:	08005e09 	.word	0x08005e09
 8005e68:	08005ebd 	.word	0x08005ebd
 8005e6c:	08005e09 	.word	0x08005e09
 8005e70:	08005e09 	.word	0x08005e09
 8005e74:	08005f83 	.word	0x08005f83
 8005e78:	680b      	ldr	r3, [r1, #0]
 8005e7a:	1d1a      	adds	r2, r3, #4
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	600a      	str	r2, [r1, #0]
 8005e80:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005e84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e0a3      	b.n	8005fd4 <_printf_i+0x1f4>
 8005e8c:	6825      	ldr	r5, [r4, #0]
 8005e8e:	6808      	ldr	r0, [r1, #0]
 8005e90:	062e      	lsls	r6, r5, #24
 8005e92:	f100 0304 	add.w	r3, r0, #4
 8005e96:	d50a      	bpl.n	8005eae <_printf_i+0xce>
 8005e98:	6805      	ldr	r5, [r0, #0]
 8005e9a:	600b      	str	r3, [r1, #0]
 8005e9c:	2d00      	cmp	r5, #0
 8005e9e:	da03      	bge.n	8005ea8 <_printf_i+0xc8>
 8005ea0:	232d      	movs	r3, #45	; 0x2d
 8005ea2:	426d      	negs	r5, r5
 8005ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ea8:	485e      	ldr	r0, [pc, #376]	; (8006024 <_printf_i+0x244>)
 8005eaa:	230a      	movs	r3, #10
 8005eac:	e019      	b.n	8005ee2 <_printf_i+0x102>
 8005eae:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005eb2:	6805      	ldr	r5, [r0, #0]
 8005eb4:	600b      	str	r3, [r1, #0]
 8005eb6:	bf18      	it	ne
 8005eb8:	b22d      	sxthne	r5, r5
 8005eba:	e7ef      	b.n	8005e9c <_printf_i+0xbc>
 8005ebc:	680b      	ldr	r3, [r1, #0]
 8005ebe:	6825      	ldr	r5, [r4, #0]
 8005ec0:	1d18      	adds	r0, r3, #4
 8005ec2:	6008      	str	r0, [r1, #0]
 8005ec4:	0628      	lsls	r0, r5, #24
 8005ec6:	d501      	bpl.n	8005ecc <_printf_i+0xec>
 8005ec8:	681d      	ldr	r5, [r3, #0]
 8005eca:	e002      	b.n	8005ed2 <_printf_i+0xf2>
 8005ecc:	0669      	lsls	r1, r5, #25
 8005ece:	d5fb      	bpl.n	8005ec8 <_printf_i+0xe8>
 8005ed0:	881d      	ldrh	r5, [r3, #0]
 8005ed2:	4854      	ldr	r0, [pc, #336]	; (8006024 <_printf_i+0x244>)
 8005ed4:	2f6f      	cmp	r7, #111	; 0x6f
 8005ed6:	bf0c      	ite	eq
 8005ed8:	2308      	moveq	r3, #8
 8005eda:	230a      	movne	r3, #10
 8005edc:	2100      	movs	r1, #0
 8005ede:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005ee2:	6866      	ldr	r6, [r4, #4]
 8005ee4:	60a6      	str	r6, [r4, #8]
 8005ee6:	2e00      	cmp	r6, #0
 8005ee8:	bfa2      	ittt	ge
 8005eea:	6821      	ldrge	r1, [r4, #0]
 8005eec:	f021 0104 	bicge.w	r1, r1, #4
 8005ef0:	6021      	strge	r1, [r4, #0]
 8005ef2:	b90d      	cbnz	r5, 8005ef8 <_printf_i+0x118>
 8005ef4:	2e00      	cmp	r6, #0
 8005ef6:	d04d      	beq.n	8005f94 <_printf_i+0x1b4>
 8005ef8:	4616      	mov	r6, r2
 8005efa:	fbb5 f1f3 	udiv	r1, r5, r3
 8005efe:	fb03 5711 	mls	r7, r3, r1, r5
 8005f02:	5dc7      	ldrb	r7, [r0, r7]
 8005f04:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f08:	462f      	mov	r7, r5
 8005f0a:	42bb      	cmp	r3, r7
 8005f0c:	460d      	mov	r5, r1
 8005f0e:	d9f4      	bls.n	8005efa <_printf_i+0x11a>
 8005f10:	2b08      	cmp	r3, #8
 8005f12:	d10b      	bne.n	8005f2c <_printf_i+0x14c>
 8005f14:	6823      	ldr	r3, [r4, #0]
 8005f16:	07df      	lsls	r7, r3, #31
 8005f18:	d508      	bpl.n	8005f2c <_printf_i+0x14c>
 8005f1a:	6923      	ldr	r3, [r4, #16]
 8005f1c:	6861      	ldr	r1, [r4, #4]
 8005f1e:	4299      	cmp	r1, r3
 8005f20:	bfde      	ittt	le
 8005f22:	2330      	movle	r3, #48	; 0x30
 8005f24:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f28:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f2c:	1b92      	subs	r2, r2, r6
 8005f2e:	6122      	str	r2, [r4, #16]
 8005f30:	f8cd a000 	str.w	sl, [sp]
 8005f34:	464b      	mov	r3, r9
 8005f36:	aa03      	add	r2, sp, #12
 8005f38:	4621      	mov	r1, r4
 8005f3a:	4640      	mov	r0, r8
 8005f3c:	f7ff fee2 	bl	8005d04 <_printf_common>
 8005f40:	3001      	adds	r0, #1
 8005f42:	d14c      	bne.n	8005fde <_printf_i+0x1fe>
 8005f44:	f04f 30ff 	mov.w	r0, #4294967295
 8005f48:	b004      	add	sp, #16
 8005f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f4e:	4835      	ldr	r0, [pc, #212]	; (8006024 <_printf_i+0x244>)
 8005f50:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005f54:	6823      	ldr	r3, [r4, #0]
 8005f56:	680e      	ldr	r6, [r1, #0]
 8005f58:	061f      	lsls	r7, r3, #24
 8005f5a:	f856 5b04 	ldr.w	r5, [r6], #4
 8005f5e:	600e      	str	r6, [r1, #0]
 8005f60:	d514      	bpl.n	8005f8c <_printf_i+0x1ac>
 8005f62:	07d9      	lsls	r1, r3, #31
 8005f64:	bf44      	itt	mi
 8005f66:	f043 0320 	orrmi.w	r3, r3, #32
 8005f6a:	6023      	strmi	r3, [r4, #0]
 8005f6c:	b91d      	cbnz	r5, 8005f76 <_printf_i+0x196>
 8005f6e:	6823      	ldr	r3, [r4, #0]
 8005f70:	f023 0320 	bic.w	r3, r3, #32
 8005f74:	6023      	str	r3, [r4, #0]
 8005f76:	2310      	movs	r3, #16
 8005f78:	e7b0      	b.n	8005edc <_printf_i+0xfc>
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	f043 0320 	orr.w	r3, r3, #32
 8005f80:	6023      	str	r3, [r4, #0]
 8005f82:	2378      	movs	r3, #120	; 0x78
 8005f84:	4828      	ldr	r0, [pc, #160]	; (8006028 <_printf_i+0x248>)
 8005f86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005f8a:	e7e3      	b.n	8005f54 <_printf_i+0x174>
 8005f8c:	065e      	lsls	r6, r3, #25
 8005f8e:	bf48      	it	mi
 8005f90:	b2ad      	uxthmi	r5, r5
 8005f92:	e7e6      	b.n	8005f62 <_printf_i+0x182>
 8005f94:	4616      	mov	r6, r2
 8005f96:	e7bb      	b.n	8005f10 <_printf_i+0x130>
 8005f98:	680b      	ldr	r3, [r1, #0]
 8005f9a:	6826      	ldr	r6, [r4, #0]
 8005f9c:	6960      	ldr	r0, [r4, #20]
 8005f9e:	1d1d      	adds	r5, r3, #4
 8005fa0:	600d      	str	r5, [r1, #0]
 8005fa2:	0635      	lsls	r5, r6, #24
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	d501      	bpl.n	8005fac <_printf_i+0x1cc>
 8005fa8:	6018      	str	r0, [r3, #0]
 8005faa:	e002      	b.n	8005fb2 <_printf_i+0x1d2>
 8005fac:	0671      	lsls	r1, r6, #25
 8005fae:	d5fb      	bpl.n	8005fa8 <_printf_i+0x1c8>
 8005fb0:	8018      	strh	r0, [r3, #0]
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	6123      	str	r3, [r4, #16]
 8005fb6:	4616      	mov	r6, r2
 8005fb8:	e7ba      	b.n	8005f30 <_printf_i+0x150>
 8005fba:	680b      	ldr	r3, [r1, #0]
 8005fbc:	1d1a      	adds	r2, r3, #4
 8005fbe:	600a      	str	r2, [r1, #0]
 8005fc0:	681e      	ldr	r6, [r3, #0]
 8005fc2:	6862      	ldr	r2, [r4, #4]
 8005fc4:	2100      	movs	r1, #0
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	f7fa f932 	bl	8000230 <memchr>
 8005fcc:	b108      	cbz	r0, 8005fd2 <_printf_i+0x1f2>
 8005fce:	1b80      	subs	r0, r0, r6
 8005fd0:	6060      	str	r0, [r4, #4]
 8005fd2:	6863      	ldr	r3, [r4, #4]
 8005fd4:	6123      	str	r3, [r4, #16]
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fdc:	e7a8      	b.n	8005f30 <_printf_i+0x150>
 8005fde:	6923      	ldr	r3, [r4, #16]
 8005fe0:	4632      	mov	r2, r6
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	4640      	mov	r0, r8
 8005fe6:	47d0      	blx	sl
 8005fe8:	3001      	adds	r0, #1
 8005fea:	d0ab      	beq.n	8005f44 <_printf_i+0x164>
 8005fec:	6823      	ldr	r3, [r4, #0]
 8005fee:	079b      	lsls	r3, r3, #30
 8005ff0:	d413      	bmi.n	800601a <_printf_i+0x23a>
 8005ff2:	68e0      	ldr	r0, [r4, #12]
 8005ff4:	9b03      	ldr	r3, [sp, #12]
 8005ff6:	4298      	cmp	r0, r3
 8005ff8:	bfb8      	it	lt
 8005ffa:	4618      	movlt	r0, r3
 8005ffc:	e7a4      	b.n	8005f48 <_printf_i+0x168>
 8005ffe:	2301      	movs	r3, #1
 8006000:	4632      	mov	r2, r6
 8006002:	4649      	mov	r1, r9
 8006004:	4640      	mov	r0, r8
 8006006:	47d0      	blx	sl
 8006008:	3001      	adds	r0, #1
 800600a:	d09b      	beq.n	8005f44 <_printf_i+0x164>
 800600c:	3501      	adds	r5, #1
 800600e:	68e3      	ldr	r3, [r4, #12]
 8006010:	9903      	ldr	r1, [sp, #12]
 8006012:	1a5b      	subs	r3, r3, r1
 8006014:	42ab      	cmp	r3, r5
 8006016:	dcf2      	bgt.n	8005ffe <_printf_i+0x21e>
 8006018:	e7eb      	b.n	8005ff2 <_printf_i+0x212>
 800601a:	2500      	movs	r5, #0
 800601c:	f104 0619 	add.w	r6, r4, #25
 8006020:	e7f5      	b.n	800600e <_printf_i+0x22e>
 8006022:	bf00      	nop
 8006024:	0800a04e 	.word	0x0800a04e
 8006028:	0800a05f 	.word	0x0800a05f

0800602c <_scanf_float>:
 800602c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006030:	b087      	sub	sp, #28
 8006032:	4617      	mov	r7, r2
 8006034:	9303      	str	r3, [sp, #12]
 8006036:	688b      	ldr	r3, [r1, #8]
 8006038:	1e5a      	subs	r2, r3, #1
 800603a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800603e:	bf83      	ittte	hi
 8006040:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006044:	195b      	addhi	r3, r3, r5
 8006046:	9302      	strhi	r3, [sp, #8]
 8006048:	2300      	movls	r3, #0
 800604a:	bf86      	itte	hi
 800604c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006050:	608b      	strhi	r3, [r1, #8]
 8006052:	9302      	strls	r3, [sp, #8]
 8006054:	680b      	ldr	r3, [r1, #0]
 8006056:	468b      	mov	fp, r1
 8006058:	2500      	movs	r5, #0
 800605a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800605e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006062:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006066:	4680      	mov	r8, r0
 8006068:	460c      	mov	r4, r1
 800606a:	465e      	mov	r6, fp
 800606c:	46aa      	mov	sl, r5
 800606e:	46a9      	mov	r9, r5
 8006070:	9501      	str	r5, [sp, #4]
 8006072:	68a2      	ldr	r2, [r4, #8]
 8006074:	b152      	cbz	r2, 800608c <_scanf_float+0x60>
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	2b4e      	cmp	r3, #78	; 0x4e
 800607c:	d864      	bhi.n	8006148 <_scanf_float+0x11c>
 800607e:	2b40      	cmp	r3, #64	; 0x40
 8006080:	d83c      	bhi.n	80060fc <_scanf_float+0xd0>
 8006082:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006086:	b2c8      	uxtb	r0, r1
 8006088:	280e      	cmp	r0, #14
 800608a:	d93a      	bls.n	8006102 <_scanf_float+0xd6>
 800608c:	f1b9 0f00 	cmp.w	r9, #0
 8006090:	d003      	beq.n	800609a <_scanf_float+0x6e>
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006098:	6023      	str	r3, [r4, #0]
 800609a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800609e:	f1ba 0f01 	cmp.w	sl, #1
 80060a2:	f200 8113 	bhi.w	80062cc <_scanf_float+0x2a0>
 80060a6:	455e      	cmp	r6, fp
 80060a8:	f200 8105 	bhi.w	80062b6 <_scanf_float+0x28a>
 80060ac:	2501      	movs	r5, #1
 80060ae:	4628      	mov	r0, r5
 80060b0:	b007      	add	sp, #28
 80060b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060b6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80060ba:	2a0d      	cmp	r2, #13
 80060bc:	d8e6      	bhi.n	800608c <_scanf_float+0x60>
 80060be:	a101      	add	r1, pc, #4	; (adr r1, 80060c4 <_scanf_float+0x98>)
 80060c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80060c4:	08006203 	.word	0x08006203
 80060c8:	0800608d 	.word	0x0800608d
 80060cc:	0800608d 	.word	0x0800608d
 80060d0:	0800608d 	.word	0x0800608d
 80060d4:	08006263 	.word	0x08006263
 80060d8:	0800623b 	.word	0x0800623b
 80060dc:	0800608d 	.word	0x0800608d
 80060e0:	0800608d 	.word	0x0800608d
 80060e4:	08006211 	.word	0x08006211
 80060e8:	0800608d 	.word	0x0800608d
 80060ec:	0800608d 	.word	0x0800608d
 80060f0:	0800608d 	.word	0x0800608d
 80060f4:	0800608d 	.word	0x0800608d
 80060f8:	080061c9 	.word	0x080061c9
 80060fc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006100:	e7db      	b.n	80060ba <_scanf_float+0x8e>
 8006102:	290e      	cmp	r1, #14
 8006104:	d8c2      	bhi.n	800608c <_scanf_float+0x60>
 8006106:	a001      	add	r0, pc, #4	; (adr r0, 800610c <_scanf_float+0xe0>)
 8006108:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800610c:	080061bb 	.word	0x080061bb
 8006110:	0800608d 	.word	0x0800608d
 8006114:	080061bb 	.word	0x080061bb
 8006118:	0800624f 	.word	0x0800624f
 800611c:	0800608d 	.word	0x0800608d
 8006120:	08006169 	.word	0x08006169
 8006124:	080061a5 	.word	0x080061a5
 8006128:	080061a5 	.word	0x080061a5
 800612c:	080061a5 	.word	0x080061a5
 8006130:	080061a5 	.word	0x080061a5
 8006134:	080061a5 	.word	0x080061a5
 8006138:	080061a5 	.word	0x080061a5
 800613c:	080061a5 	.word	0x080061a5
 8006140:	080061a5 	.word	0x080061a5
 8006144:	080061a5 	.word	0x080061a5
 8006148:	2b6e      	cmp	r3, #110	; 0x6e
 800614a:	d809      	bhi.n	8006160 <_scanf_float+0x134>
 800614c:	2b60      	cmp	r3, #96	; 0x60
 800614e:	d8b2      	bhi.n	80060b6 <_scanf_float+0x8a>
 8006150:	2b54      	cmp	r3, #84	; 0x54
 8006152:	d077      	beq.n	8006244 <_scanf_float+0x218>
 8006154:	2b59      	cmp	r3, #89	; 0x59
 8006156:	d199      	bne.n	800608c <_scanf_float+0x60>
 8006158:	2d07      	cmp	r5, #7
 800615a:	d197      	bne.n	800608c <_scanf_float+0x60>
 800615c:	2508      	movs	r5, #8
 800615e:	e029      	b.n	80061b4 <_scanf_float+0x188>
 8006160:	2b74      	cmp	r3, #116	; 0x74
 8006162:	d06f      	beq.n	8006244 <_scanf_float+0x218>
 8006164:	2b79      	cmp	r3, #121	; 0x79
 8006166:	e7f6      	b.n	8006156 <_scanf_float+0x12a>
 8006168:	6821      	ldr	r1, [r4, #0]
 800616a:	05c8      	lsls	r0, r1, #23
 800616c:	d51a      	bpl.n	80061a4 <_scanf_float+0x178>
 800616e:	9b02      	ldr	r3, [sp, #8]
 8006170:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006174:	6021      	str	r1, [r4, #0]
 8006176:	f109 0901 	add.w	r9, r9, #1
 800617a:	b11b      	cbz	r3, 8006184 <_scanf_float+0x158>
 800617c:	3b01      	subs	r3, #1
 800617e:	3201      	adds	r2, #1
 8006180:	9302      	str	r3, [sp, #8]
 8006182:	60a2      	str	r2, [r4, #8]
 8006184:	68a3      	ldr	r3, [r4, #8]
 8006186:	3b01      	subs	r3, #1
 8006188:	60a3      	str	r3, [r4, #8]
 800618a:	6923      	ldr	r3, [r4, #16]
 800618c:	3301      	adds	r3, #1
 800618e:	6123      	str	r3, [r4, #16]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	3b01      	subs	r3, #1
 8006194:	2b00      	cmp	r3, #0
 8006196:	607b      	str	r3, [r7, #4]
 8006198:	f340 8084 	ble.w	80062a4 <_scanf_float+0x278>
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	3301      	adds	r3, #1
 80061a0:	603b      	str	r3, [r7, #0]
 80061a2:	e766      	b.n	8006072 <_scanf_float+0x46>
 80061a4:	eb1a 0f05 	cmn.w	sl, r5
 80061a8:	f47f af70 	bne.w	800608c <_scanf_float+0x60>
 80061ac:	6822      	ldr	r2, [r4, #0]
 80061ae:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80061b2:	6022      	str	r2, [r4, #0]
 80061b4:	f806 3b01 	strb.w	r3, [r6], #1
 80061b8:	e7e4      	b.n	8006184 <_scanf_float+0x158>
 80061ba:	6822      	ldr	r2, [r4, #0]
 80061bc:	0610      	lsls	r0, r2, #24
 80061be:	f57f af65 	bpl.w	800608c <_scanf_float+0x60>
 80061c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061c6:	e7f4      	b.n	80061b2 <_scanf_float+0x186>
 80061c8:	f1ba 0f00 	cmp.w	sl, #0
 80061cc:	d10e      	bne.n	80061ec <_scanf_float+0x1c0>
 80061ce:	f1b9 0f00 	cmp.w	r9, #0
 80061d2:	d10e      	bne.n	80061f2 <_scanf_float+0x1c6>
 80061d4:	6822      	ldr	r2, [r4, #0]
 80061d6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80061da:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80061de:	d108      	bne.n	80061f2 <_scanf_float+0x1c6>
 80061e0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80061e4:	6022      	str	r2, [r4, #0]
 80061e6:	f04f 0a01 	mov.w	sl, #1
 80061ea:	e7e3      	b.n	80061b4 <_scanf_float+0x188>
 80061ec:	f1ba 0f02 	cmp.w	sl, #2
 80061f0:	d055      	beq.n	800629e <_scanf_float+0x272>
 80061f2:	2d01      	cmp	r5, #1
 80061f4:	d002      	beq.n	80061fc <_scanf_float+0x1d0>
 80061f6:	2d04      	cmp	r5, #4
 80061f8:	f47f af48 	bne.w	800608c <_scanf_float+0x60>
 80061fc:	3501      	adds	r5, #1
 80061fe:	b2ed      	uxtb	r5, r5
 8006200:	e7d8      	b.n	80061b4 <_scanf_float+0x188>
 8006202:	f1ba 0f01 	cmp.w	sl, #1
 8006206:	f47f af41 	bne.w	800608c <_scanf_float+0x60>
 800620a:	f04f 0a02 	mov.w	sl, #2
 800620e:	e7d1      	b.n	80061b4 <_scanf_float+0x188>
 8006210:	b97d      	cbnz	r5, 8006232 <_scanf_float+0x206>
 8006212:	f1b9 0f00 	cmp.w	r9, #0
 8006216:	f47f af3c 	bne.w	8006092 <_scanf_float+0x66>
 800621a:	6822      	ldr	r2, [r4, #0]
 800621c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006220:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006224:	f47f af39 	bne.w	800609a <_scanf_float+0x6e>
 8006228:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800622c:	6022      	str	r2, [r4, #0]
 800622e:	2501      	movs	r5, #1
 8006230:	e7c0      	b.n	80061b4 <_scanf_float+0x188>
 8006232:	2d03      	cmp	r5, #3
 8006234:	d0e2      	beq.n	80061fc <_scanf_float+0x1d0>
 8006236:	2d05      	cmp	r5, #5
 8006238:	e7de      	b.n	80061f8 <_scanf_float+0x1cc>
 800623a:	2d02      	cmp	r5, #2
 800623c:	f47f af26 	bne.w	800608c <_scanf_float+0x60>
 8006240:	2503      	movs	r5, #3
 8006242:	e7b7      	b.n	80061b4 <_scanf_float+0x188>
 8006244:	2d06      	cmp	r5, #6
 8006246:	f47f af21 	bne.w	800608c <_scanf_float+0x60>
 800624a:	2507      	movs	r5, #7
 800624c:	e7b2      	b.n	80061b4 <_scanf_float+0x188>
 800624e:	6822      	ldr	r2, [r4, #0]
 8006250:	0591      	lsls	r1, r2, #22
 8006252:	f57f af1b 	bpl.w	800608c <_scanf_float+0x60>
 8006256:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800625a:	6022      	str	r2, [r4, #0]
 800625c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006260:	e7a8      	b.n	80061b4 <_scanf_float+0x188>
 8006262:	6822      	ldr	r2, [r4, #0]
 8006264:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006268:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800626c:	d006      	beq.n	800627c <_scanf_float+0x250>
 800626e:	0550      	lsls	r0, r2, #21
 8006270:	f57f af0c 	bpl.w	800608c <_scanf_float+0x60>
 8006274:	f1b9 0f00 	cmp.w	r9, #0
 8006278:	f43f af0f 	beq.w	800609a <_scanf_float+0x6e>
 800627c:	0591      	lsls	r1, r2, #22
 800627e:	bf58      	it	pl
 8006280:	9901      	ldrpl	r1, [sp, #4]
 8006282:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006286:	bf58      	it	pl
 8006288:	eba9 0101 	subpl.w	r1, r9, r1
 800628c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006290:	bf58      	it	pl
 8006292:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006296:	6022      	str	r2, [r4, #0]
 8006298:	f04f 0900 	mov.w	r9, #0
 800629c:	e78a      	b.n	80061b4 <_scanf_float+0x188>
 800629e:	f04f 0a03 	mov.w	sl, #3
 80062a2:	e787      	b.n	80061b4 <_scanf_float+0x188>
 80062a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80062a8:	4639      	mov	r1, r7
 80062aa:	4640      	mov	r0, r8
 80062ac:	4798      	blx	r3
 80062ae:	2800      	cmp	r0, #0
 80062b0:	f43f aedf 	beq.w	8006072 <_scanf_float+0x46>
 80062b4:	e6ea      	b.n	800608c <_scanf_float+0x60>
 80062b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062be:	463a      	mov	r2, r7
 80062c0:	4640      	mov	r0, r8
 80062c2:	4798      	blx	r3
 80062c4:	6923      	ldr	r3, [r4, #16]
 80062c6:	3b01      	subs	r3, #1
 80062c8:	6123      	str	r3, [r4, #16]
 80062ca:	e6ec      	b.n	80060a6 <_scanf_float+0x7a>
 80062cc:	1e6b      	subs	r3, r5, #1
 80062ce:	2b06      	cmp	r3, #6
 80062d0:	d825      	bhi.n	800631e <_scanf_float+0x2f2>
 80062d2:	2d02      	cmp	r5, #2
 80062d4:	d836      	bhi.n	8006344 <_scanf_float+0x318>
 80062d6:	455e      	cmp	r6, fp
 80062d8:	f67f aee8 	bls.w	80060ac <_scanf_float+0x80>
 80062dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062e0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80062e4:	463a      	mov	r2, r7
 80062e6:	4640      	mov	r0, r8
 80062e8:	4798      	blx	r3
 80062ea:	6923      	ldr	r3, [r4, #16]
 80062ec:	3b01      	subs	r3, #1
 80062ee:	6123      	str	r3, [r4, #16]
 80062f0:	e7f1      	b.n	80062d6 <_scanf_float+0x2aa>
 80062f2:	9802      	ldr	r0, [sp, #8]
 80062f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80062f8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80062fc:	9002      	str	r0, [sp, #8]
 80062fe:	463a      	mov	r2, r7
 8006300:	4640      	mov	r0, r8
 8006302:	4798      	blx	r3
 8006304:	6923      	ldr	r3, [r4, #16]
 8006306:	3b01      	subs	r3, #1
 8006308:	6123      	str	r3, [r4, #16]
 800630a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800630e:	fa5f fa8a 	uxtb.w	sl, sl
 8006312:	f1ba 0f02 	cmp.w	sl, #2
 8006316:	d1ec      	bne.n	80062f2 <_scanf_float+0x2c6>
 8006318:	3d03      	subs	r5, #3
 800631a:	b2ed      	uxtb	r5, r5
 800631c:	1b76      	subs	r6, r6, r5
 800631e:	6823      	ldr	r3, [r4, #0]
 8006320:	05da      	lsls	r2, r3, #23
 8006322:	d52f      	bpl.n	8006384 <_scanf_float+0x358>
 8006324:	055b      	lsls	r3, r3, #21
 8006326:	d510      	bpl.n	800634a <_scanf_float+0x31e>
 8006328:	455e      	cmp	r6, fp
 800632a:	f67f aebf 	bls.w	80060ac <_scanf_float+0x80>
 800632e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006332:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006336:	463a      	mov	r2, r7
 8006338:	4640      	mov	r0, r8
 800633a:	4798      	blx	r3
 800633c:	6923      	ldr	r3, [r4, #16]
 800633e:	3b01      	subs	r3, #1
 8006340:	6123      	str	r3, [r4, #16]
 8006342:	e7f1      	b.n	8006328 <_scanf_float+0x2fc>
 8006344:	46aa      	mov	sl, r5
 8006346:	9602      	str	r6, [sp, #8]
 8006348:	e7df      	b.n	800630a <_scanf_float+0x2de>
 800634a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800634e:	6923      	ldr	r3, [r4, #16]
 8006350:	2965      	cmp	r1, #101	; 0x65
 8006352:	f103 33ff 	add.w	r3, r3, #4294967295
 8006356:	f106 35ff 	add.w	r5, r6, #4294967295
 800635a:	6123      	str	r3, [r4, #16]
 800635c:	d00c      	beq.n	8006378 <_scanf_float+0x34c>
 800635e:	2945      	cmp	r1, #69	; 0x45
 8006360:	d00a      	beq.n	8006378 <_scanf_float+0x34c>
 8006362:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006366:	463a      	mov	r2, r7
 8006368:	4640      	mov	r0, r8
 800636a:	4798      	blx	r3
 800636c:	6923      	ldr	r3, [r4, #16]
 800636e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006372:	3b01      	subs	r3, #1
 8006374:	1eb5      	subs	r5, r6, #2
 8006376:	6123      	str	r3, [r4, #16]
 8006378:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800637c:	463a      	mov	r2, r7
 800637e:	4640      	mov	r0, r8
 8006380:	4798      	blx	r3
 8006382:	462e      	mov	r6, r5
 8006384:	6825      	ldr	r5, [r4, #0]
 8006386:	f015 0510 	ands.w	r5, r5, #16
 800638a:	d158      	bne.n	800643e <_scanf_float+0x412>
 800638c:	7035      	strb	r5, [r6, #0]
 800638e:	6823      	ldr	r3, [r4, #0]
 8006390:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006398:	d11c      	bne.n	80063d4 <_scanf_float+0x3a8>
 800639a:	9b01      	ldr	r3, [sp, #4]
 800639c:	454b      	cmp	r3, r9
 800639e:	eba3 0209 	sub.w	r2, r3, r9
 80063a2:	d124      	bne.n	80063ee <_scanf_float+0x3c2>
 80063a4:	2200      	movs	r2, #0
 80063a6:	4659      	mov	r1, fp
 80063a8:	4640      	mov	r0, r8
 80063aa:	f000 feb3 	bl	8007114 <_strtod_r>
 80063ae:	9b03      	ldr	r3, [sp, #12]
 80063b0:	6821      	ldr	r1, [r4, #0]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f011 0f02 	tst.w	r1, #2
 80063b8:	ec57 6b10 	vmov	r6, r7, d0
 80063bc:	f103 0204 	add.w	r2, r3, #4
 80063c0:	d020      	beq.n	8006404 <_scanf_float+0x3d8>
 80063c2:	9903      	ldr	r1, [sp, #12]
 80063c4:	600a      	str	r2, [r1, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	e9c3 6700 	strd	r6, r7, [r3]
 80063cc:	68e3      	ldr	r3, [r4, #12]
 80063ce:	3301      	adds	r3, #1
 80063d0:	60e3      	str	r3, [r4, #12]
 80063d2:	e66c      	b.n	80060ae <_scanf_float+0x82>
 80063d4:	9b04      	ldr	r3, [sp, #16]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d0e4      	beq.n	80063a4 <_scanf_float+0x378>
 80063da:	9905      	ldr	r1, [sp, #20]
 80063dc:	230a      	movs	r3, #10
 80063de:	462a      	mov	r2, r5
 80063e0:	3101      	adds	r1, #1
 80063e2:	4640      	mov	r0, r8
 80063e4:	f000 ff20 	bl	8007228 <_strtol_r>
 80063e8:	9b04      	ldr	r3, [sp, #16]
 80063ea:	9e05      	ldr	r6, [sp, #20]
 80063ec:	1ac2      	subs	r2, r0, r3
 80063ee:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80063f2:	429e      	cmp	r6, r3
 80063f4:	bf28      	it	cs
 80063f6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80063fa:	4912      	ldr	r1, [pc, #72]	; (8006444 <_scanf_float+0x418>)
 80063fc:	4630      	mov	r0, r6
 80063fe:	f000 f843 	bl	8006488 <siprintf>
 8006402:	e7cf      	b.n	80063a4 <_scanf_float+0x378>
 8006404:	f011 0f04 	tst.w	r1, #4
 8006408:	9903      	ldr	r1, [sp, #12]
 800640a:	600a      	str	r2, [r1, #0]
 800640c:	d1db      	bne.n	80063c6 <_scanf_float+0x39a>
 800640e:	f8d3 8000 	ldr.w	r8, [r3]
 8006412:	ee10 2a10 	vmov	r2, s0
 8006416:	ee10 0a10 	vmov	r0, s0
 800641a:	463b      	mov	r3, r7
 800641c:	4639      	mov	r1, r7
 800641e:	f7fa fbad 	bl	8000b7c <__aeabi_dcmpun>
 8006422:	b128      	cbz	r0, 8006430 <_scanf_float+0x404>
 8006424:	4808      	ldr	r0, [pc, #32]	; (8006448 <_scanf_float+0x41c>)
 8006426:	f000 f829 	bl	800647c <nanf>
 800642a:	ed88 0a00 	vstr	s0, [r8]
 800642e:	e7cd      	b.n	80063cc <_scanf_float+0x3a0>
 8006430:	4630      	mov	r0, r6
 8006432:	4639      	mov	r1, r7
 8006434:	f7fa fc00 	bl	8000c38 <__aeabi_d2f>
 8006438:	f8c8 0000 	str.w	r0, [r8]
 800643c:	e7c6      	b.n	80063cc <_scanf_float+0x3a0>
 800643e:	2500      	movs	r5, #0
 8006440:	e635      	b.n	80060ae <_scanf_float+0x82>
 8006442:	bf00      	nop
 8006444:	0800a070 	.word	0x0800a070
 8006448:	0800a4e8 	.word	0x0800a4e8

0800644c <iprintf>:
 800644c:	b40f      	push	{r0, r1, r2, r3}
 800644e:	4b0a      	ldr	r3, [pc, #40]	; (8006478 <iprintf+0x2c>)
 8006450:	b513      	push	{r0, r1, r4, lr}
 8006452:	681c      	ldr	r4, [r3, #0]
 8006454:	b124      	cbz	r4, 8006460 <iprintf+0x14>
 8006456:	69a3      	ldr	r3, [r4, #24]
 8006458:	b913      	cbnz	r3, 8006460 <iprintf+0x14>
 800645a:	4620      	mov	r0, r4
 800645c:	f001 fdb8 	bl	8007fd0 <__sinit>
 8006460:	ab05      	add	r3, sp, #20
 8006462:	9a04      	ldr	r2, [sp, #16]
 8006464:	68a1      	ldr	r1, [r4, #8]
 8006466:	9301      	str	r3, [sp, #4]
 8006468:	4620      	mov	r0, r4
 800646a:	f003 f8e7 	bl	800963c <_vfiprintf_r>
 800646e:	b002      	add	sp, #8
 8006470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006474:	b004      	add	sp, #16
 8006476:	4770      	bx	lr
 8006478:	2000000c 	.word	0x2000000c

0800647c <nanf>:
 800647c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006484 <nanf+0x8>
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	7fc00000 	.word	0x7fc00000

08006488 <siprintf>:
 8006488:	b40e      	push	{r1, r2, r3}
 800648a:	b500      	push	{lr}
 800648c:	b09c      	sub	sp, #112	; 0x70
 800648e:	ab1d      	add	r3, sp, #116	; 0x74
 8006490:	9002      	str	r0, [sp, #8]
 8006492:	9006      	str	r0, [sp, #24]
 8006494:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006498:	4809      	ldr	r0, [pc, #36]	; (80064c0 <siprintf+0x38>)
 800649a:	9107      	str	r1, [sp, #28]
 800649c:	9104      	str	r1, [sp, #16]
 800649e:	4909      	ldr	r1, [pc, #36]	; (80064c4 <siprintf+0x3c>)
 80064a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80064a4:	9105      	str	r1, [sp, #20]
 80064a6:	6800      	ldr	r0, [r0, #0]
 80064a8:	9301      	str	r3, [sp, #4]
 80064aa:	a902      	add	r1, sp, #8
 80064ac:	f002 ff9c 	bl	80093e8 <_svfiprintf_r>
 80064b0:	9b02      	ldr	r3, [sp, #8]
 80064b2:	2200      	movs	r2, #0
 80064b4:	701a      	strb	r2, [r3, #0]
 80064b6:	b01c      	add	sp, #112	; 0x70
 80064b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80064bc:	b003      	add	sp, #12
 80064be:	4770      	bx	lr
 80064c0:	2000000c 	.word	0x2000000c
 80064c4:	ffff0208 	.word	0xffff0208

080064c8 <sulp>:
 80064c8:	b570      	push	{r4, r5, r6, lr}
 80064ca:	4604      	mov	r4, r0
 80064cc:	460d      	mov	r5, r1
 80064ce:	ec45 4b10 	vmov	d0, r4, r5
 80064d2:	4616      	mov	r6, r2
 80064d4:	f002 fd24 	bl	8008f20 <__ulp>
 80064d8:	ec51 0b10 	vmov	r0, r1, d0
 80064dc:	b17e      	cbz	r6, 80064fe <sulp+0x36>
 80064de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80064e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	dd09      	ble.n	80064fe <sulp+0x36>
 80064ea:	051b      	lsls	r3, r3, #20
 80064ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80064f0:	2400      	movs	r4, #0
 80064f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80064f6:	4622      	mov	r2, r4
 80064f8:	462b      	mov	r3, r5
 80064fa:	f7fa f8a5 	bl	8000648 <__aeabi_dmul>
 80064fe:	bd70      	pop	{r4, r5, r6, pc}

08006500 <_strtod_l>:
 8006500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006504:	b0a3      	sub	sp, #140	; 0x8c
 8006506:	461f      	mov	r7, r3
 8006508:	2300      	movs	r3, #0
 800650a:	931e      	str	r3, [sp, #120]	; 0x78
 800650c:	4ba4      	ldr	r3, [pc, #656]	; (80067a0 <_strtod_l+0x2a0>)
 800650e:	9219      	str	r2, [sp, #100]	; 0x64
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	9307      	str	r3, [sp, #28]
 8006514:	4604      	mov	r4, r0
 8006516:	4618      	mov	r0, r3
 8006518:	4688      	mov	r8, r1
 800651a:	f7f9 fe81 	bl	8000220 <strlen>
 800651e:	f04f 0a00 	mov.w	sl, #0
 8006522:	4605      	mov	r5, r0
 8006524:	f04f 0b00 	mov.w	fp, #0
 8006528:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800652c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800652e:	781a      	ldrb	r2, [r3, #0]
 8006530:	2a2b      	cmp	r2, #43	; 0x2b
 8006532:	d04c      	beq.n	80065ce <_strtod_l+0xce>
 8006534:	d839      	bhi.n	80065aa <_strtod_l+0xaa>
 8006536:	2a0d      	cmp	r2, #13
 8006538:	d832      	bhi.n	80065a0 <_strtod_l+0xa0>
 800653a:	2a08      	cmp	r2, #8
 800653c:	d832      	bhi.n	80065a4 <_strtod_l+0xa4>
 800653e:	2a00      	cmp	r2, #0
 8006540:	d03c      	beq.n	80065bc <_strtod_l+0xbc>
 8006542:	2300      	movs	r3, #0
 8006544:	930e      	str	r3, [sp, #56]	; 0x38
 8006546:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006548:	7833      	ldrb	r3, [r6, #0]
 800654a:	2b30      	cmp	r3, #48	; 0x30
 800654c:	f040 80b4 	bne.w	80066b8 <_strtod_l+0x1b8>
 8006550:	7873      	ldrb	r3, [r6, #1]
 8006552:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006556:	2b58      	cmp	r3, #88	; 0x58
 8006558:	d16c      	bne.n	8006634 <_strtod_l+0x134>
 800655a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800655c:	9301      	str	r3, [sp, #4]
 800655e:	ab1e      	add	r3, sp, #120	; 0x78
 8006560:	9702      	str	r7, [sp, #8]
 8006562:	9300      	str	r3, [sp, #0]
 8006564:	4a8f      	ldr	r2, [pc, #572]	; (80067a4 <_strtod_l+0x2a4>)
 8006566:	ab1f      	add	r3, sp, #124	; 0x7c
 8006568:	a91d      	add	r1, sp, #116	; 0x74
 800656a:	4620      	mov	r0, r4
 800656c:	f001 fe34 	bl	80081d8 <__gethex>
 8006570:	f010 0707 	ands.w	r7, r0, #7
 8006574:	4605      	mov	r5, r0
 8006576:	d005      	beq.n	8006584 <_strtod_l+0x84>
 8006578:	2f06      	cmp	r7, #6
 800657a:	d12a      	bne.n	80065d2 <_strtod_l+0xd2>
 800657c:	3601      	adds	r6, #1
 800657e:	2300      	movs	r3, #0
 8006580:	961d      	str	r6, [sp, #116]	; 0x74
 8006582:	930e      	str	r3, [sp, #56]	; 0x38
 8006584:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006586:	2b00      	cmp	r3, #0
 8006588:	f040 8596 	bne.w	80070b8 <_strtod_l+0xbb8>
 800658c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800658e:	b1db      	cbz	r3, 80065c8 <_strtod_l+0xc8>
 8006590:	4652      	mov	r2, sl
 8006592:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006596:	ec43 2b10 	vmov	d0, r2, r3
 800659a:	b023      	add	sp, #140	; 0x8c
 800659c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065a0:	2a20      	cmp	r2, #32
 80065a2:	d1ce      	bne.n	8006542 <_strtod_l+0x42>
 80065a4:	3301      	adds	r3, #1
 80065a6:	931d      	str	r3, [sp, #116]	; 0x74
 80065a8:	e7c0      	b.n	800652c <_strtod_l+0x2c>
 80065aa:	2a2d      	cmp	r2, #45	; 0x2d
 80065ac:	d1c9      	bne.n	8006542 <_strtod_l+0x42>
 80065ae:	2201      	movs	r2, #1
 80065b0:	920e      	str	r2, [sp, #56]	; 0x38
 80065b2:	1c5a      	adds	r2, r3, #1
 80065b4:	921d      	str	r2, [sp, #116]	; 0x74
 80065b6:	785b      	ldrb	r3, [r3, #1]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1c4      	bne.n	8006546 <_strtod_l+0x46>
 80065bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80065be:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f040 8576 	bne.w	80070b4 <_strtod_l+0xbb4>
 80065c8:	4652      	mov	r2, sl
 80065ca:	465b      	mov	r3, fp
 80065cc:	e7e3      	b.n	8006596 <_strtod_l+0x96>
 80065ce:	2200      	movs	r2, #0
 80065d0:	e7ee      	b.n	80065b0 <_strtod_l+0xb0>
 80065d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80065d4:	b13a      	cbz	r2, 80065e6 <_strtod_l+0xe6>
 80065d6:	2135      	movs	r1, #53	; 0x35
 80065d8:	a820      	add	r0, sp, #128	; 0x80
 80065da:	f002 fdac 	bl	8009136 <__copybits>
 80065de:	991e      	ldr	r1, [sp, #120]	; 0x78
 80065e0:	4620      	mov	r0, r4
 80065e2:	f002 f971 	bl	80088c8 <_Bfree>
 80065e6:	3f01      	subs	r7, #1
 80065e8:	2f05      	cmp	r7, #5
 80065ea:	d807      	bhi.n	80065fc <_strtod_l+0xfc>
 80065ec:	e8df f007 	tbb	[pc, r7]
 80065f0:	1d180b0e 	.word	0x1d180b0e
 80065f4:	030e      	.short	0x030e
 80065f6:	f04f 0b00 	mov.w	fp, #0
 80065fa:	46da      	mov	sl, fp
 80065fc:	0728      	lsls	r0, r5, #28
 80065fe:	d5c1      	bpl.n	8006584 <_strtod_l+0x84>
 8006600:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006604:	e7be      	b.n	8006584 <_strtod_l+0x84>
 8006606:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800660a:	e7f7      	b.n	80065fc <_strtod_l+0xfc>
 800660c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006610:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006612:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006616:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800661a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800661e:	e7ed      	b.n	80065fc <_strtod_l+0xfc>
 8006620:	f8df b184 	ldr.w	fp, [pc, #388]	; 80067a8 <_strtod_l+0x2a8>
 8006624:	f04f 0a00 	mov.w	sl, #0
 8006628:	e7e8      	b.n	80065fc <_strtod_l+0xfc>
 800662a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800662e:	f04f 3aff 	mov.w	sl, #4294967295
 8006632:	e7e3      	b.n	80065fc <_strtod_l+0xfc>
 8006634:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006636:	1c5a      	adds	r2, r3, #1
 8006638:	921d      	str	r2, [sp, #116]	; 0x74
 800663a:	785b      	ldrb	r3, [r3, #1]
 800663c:	2b30      	cmp	r3, #48	; 0x30
 800663e:	d0f9      	beq.n	8006634 <_strtod_l+0x134>
 8006640:	2b00      	cmp	r3, #0
 8006642:	d09f      	beq.n	8006584 <_strtod_l+0x84>
 8006644:	2301      	movs	r3, #1
 8006646:	f04f 0900 	mov.w	r9, #0
 800664a:	9304      	str	r3, [sp, #16]
 800664c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800664e:	930a      	str	r3, [sp, #40]	; 0x28
 8006650:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006654:	464f      	mov	r7, r9
 8006656:	220a      	movs	r2, #10
 8006658:	981d      	ldr	r0, [sp, #116]	; 0x74
 800665a:	7806      	ldrb	r6, [r0, #0]
 800665c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006660:	b2d9      	uxtb	r1, r3
 8006662:	2909      	cmp	r1, #9
 8006664:	d92a      	bls.n	80066bc <_strtod_l+0x1bc>
 8006666:	9907      	ldr	r1, [sp, #28]
 8006668:	462a      	mov	r2, r5
 800666a:	f003 f974 	bl	8009956 <strncmp>
 800666e:	b398      	cbz	r0, 80066d8 <_strtod_l+0x1d8>
 8006670:	2000      	movs	r0, #0
 8006672:	4633      	mov	r3, r6
 8006674:	463d      	mov	r5, r7
 8006676:	9007      	str	r0, [sp, #28]
 8006678:	4602      	mov	r2, r0
 800667a:	2b65      	cmp	r3, #101	; 0x65
 800667c:	d001      	beq.n	8006682 <_strtod_l+0x182>
 800667e:	2b45      	cmp	r3, #69	; 0x45
 8006680:	d118      	bne.n	80066b4 <_strtod_l+0x1b4>
 8006682:	b91d      	cbnz	r5, 800668c <_strtod_l+0x18c>
 8006684:	9b04      	ldr	r3, [sp, #16]
 8006686:	4303      	orrs	r3, r0
 8006688:	d098      	beq.n	80065bc <_strtod_l+0xbc>
 800668a:	2500      	movs	r5, #0
 800668c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006690:	f108 0301 	add.w	r3, r8, #1
 8006694:	931d      	str	r3, [sp, #116]	; 0x74
 8006696:	f898 3001 	ldrb.w	r3, [r8, #1]
 800669a:	2b2b      	cmp	r3, #43	; 0x2b
 800669c:	d075      	beq.n	800678a <_strtod_l+0x28a>
 800669e:	2b2d      	cmp	r3, #45	; 0x2d
 80066a0:	d07b      	beq.n	800679a <_strtod_l+0x29a>
 80066a2:	f04f 0c00 	mov.w	ip, #0
 80066a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80066aa:	2909      	cmp	r1, #9
 80066ac:	f240 8082 	bls.w	80067b4 <_strtod_l+0x2b4>
 80066b0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80066b4:	2600      	movs	r6, #0
 80066b6:	e09d      	b.n	80067f4 <_strtod_l+0x2f4>
 80066b8:	2300      	movs	r3, #0
 80066ba:	e7c4      	b.n	8006646 <_strtod_l+0x146>
 80066bc:	2f08      	cmp	r7, #8
 80066be:	bfd8      	it	le
 80066c0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80066c2:	f100 0001 	add.w	r0, r0, #1
 80066c6:	bfda      	itte	le
 80066c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80066cc:	9309      	strle	r3, [sp, #36]	; 0x24
 80066ce:	fb02 3909 	mlagt	r9, r2, r9, r3
 80066d2:	3701      	adds	r7, #1
 80066d4:	901d      	str	r0, [sp, #116]	; 0x74
 80066d6:	e7bf      	b.n	8006658 <_strtod_l+0x158>
 80066d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80066da:	195a      	adds	r2, r3, r5
 80066dc:	921d      	str	r2, [sp, #116]	; 0x74
 80066de:	5d5b      	ldrb	r3, [r3, r5]
 80066e0:	2f00      	cmp	r7, #0
 80066e2:	d037      	beq.n	8006754 <_strtod_l+0x254>
 80066e4:	9007      	str	r0, [sp, #28]
 80066e6:	463d      	mov	r5, r7
 80066e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80066ec:	2a09      	cmp	r2, #9
 80066ee:	d912      	bls.n	8006716 <_strtod_l+0x216>
 80066f0:	2201      	movs	r2, #1
 80066f2:	e7c2      	b.n	800667a <_strtod_l+0x17a>
 80066f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80066f6:	1c5a      	adds	r2, r3, #1
 80066f8:	921d      	str	r2, [sp, #116]	; 0x74
 80066fa:	785b      	ldrb	r3, [r3, #1]
 80066fc:	3001      	adds	r0, #1
 80066fe:	2b30      	cmp	r3, #48	; 0x30
 8006700:	d0f8      	beq.n	80066f4 <_strtod_l+0x1f4>
 8006702:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006706:	2a08      	cmp	r2, #8
 8006708:	f200 84db 	bhi.w	80070c2 <_strtod_l+0xbc2>
 800670c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800670e:	9007      	str	r0, [sp, #28]
 8006710:	2000      	movs	r0, #0
 8006712:	920a      	str	r2, [sp, #40]	; 0x28
 8006714:	4605      	mov	r5, r0
 8006716:	3b30      	subs	r3, #48	; 0x30
 8006718:	f100 0201 	add.w	r2, r0, #1
 800671c:	d014      	beq.n	8006748 <_strtod_l+0x248>
 800671e:	9907      	ldr	r1, [sp, #28]
 8006720:	4411      	add	r1, r2
 8006722:	9107      	str	r1, [sp, #28]
 8006724:	462a      	mov	r2, r5
 8006726:	eb00 0e05 	add.w	lr, r0, r5
 800672a:	210a      	movs	r1, #10
 800672c:	4572      	cmp	r2, lr
 800672e:	d113      	bne.n	8006758 <_strtod_l+0x258>
 8006730:	182a      	adds	r2, r5, r0
 8006732:	2a08      	cmp	r2, #8
 8006734:	f105 0501 	add.w	r5, r5, #1
 8006738:	4405      	add	r5, r0
 800673a:	dc1c      	bgt.n	8006776 <_strtod_l+0x276>
 800673c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800673e:	220a      	movs	r2, #10
 8006740:	fb02 3301 	mla	r3, r2, r1, r3
 8006744:	9309      	str	r3, [sp, #36]	; 0x24
 8006746:	2200      	movs	r2, #0
 8006748:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800674a:	1c59      	adds	r1, r3, #1
 800674c:	911d      	str	r1, [sp, #116]	; 0x74
 800674e:	785b      	ldrb	r3, [r3, #1]
 8006750:	4610      	mov	r0, r2
 8006752:	e7c9      	b.n	80066e8 <_strtod_l+0x1e8>
 8006754:	4638      	mov	r0, r7
 8006756:	e7d2      	b.n	80066fe <_strtod_l+0x1fe>
 8006758:	2a08      	cmp	r2, #8
 800675a:	dc04      	bgt.n	8006766 <_strtod_l+0x266>
 800675c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800675e:	434e      	muls	r6, r1
 8006760:	9609      	str	r6, [sp, #36]	; 0x24
 8006762:	3201      	adds	r2, #1
 8006764:	e7e2      	b.n	800672c <_strtod_l+0x22c>
 8006766:	f102 0c01 	add.w	ip, r2, #1
 800676a:	f1bc 0f10 	cmp.w	ip, #16
 800676e:	bfd8      	it	le
 8006770:	fb01 f909 	mulle.w	r9, r1, r9
 8006774:	e7f5      	b.n	8006762 <_strtod_l+0x262>
 8006776:	2d10      	cmp	r5, #16
 8006778:	bfdc      	itt	le
 800677a:	220a      	movle	r2, #10
 800677c:	fb02 3909 	mlale	r9, r2, r9, r3
 8006780:	e7e1      	b.n	8006746 <_strtod_l+0x246>
 8006782:	2300      	movs	r3, #0
 8006784:	9307      	str	r3, [sp, #28]
 8006786:	2201      	movs	r2, #1
 8006788:	e77c      	b.n	8006684 <_strtod_l+0x184>
 800678a:	f04f 0c00 	mov.w	ip, #0
 800678e:	f108 0302 	add.w	r3, r8, #2
 8006792:	931d      	str	r3, [sp, #116]	; 0x74
 8006794:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006798:	e785      	b.n	80066a6 <_strtod_l+0x1a6>
 800679a:	f04f 0c01 	mov.w	ip, #1
 800679e:	e7f6      	b.n	800678e <_strtod_l+0x28e>
 80067a0:	0800a32c 	.word	0x0800a32c
 80067a4:	0800a078 	.word	0x0800a078
 80067a8:	7ff00000 	.word	0x7ff00000
 80067ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067ae:	1c59      	adds	r1, r3, #1
 80067b0:	911d      	str	r1, [sp, #116]	; 0x74
 80067b2:	785b      	ldrb	r3, [r3, #1]
 80067b4:	2b30      	cmp	r3, #48	; 0x30
 80067b6:	d0f9      	beq.n	80067ac <_strtod_l+0x2ac>
 80067b8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80067bc:	2908      	cmp	r1, #8
 80067be:	f63f af79 	bhi.w	80066b4 <_strtod_l+0x1b4>
 80067c2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80067c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067c8:	9308      	str	r3, [sp, #32]
 80067ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80067cc:	1c59      	adds	r1, r3, #1
 80067ce:	911d      	str	r1, [sp, #116]	; 0x74
 80067d0:	785b      	ldrb	r3, [r3, #1]
 80067d2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80067d6:	2e09      	cmp	r6, #9
 80067d8:	d937      	bls.n	800684a <_strtod_l+0x34a>
 80067da:	9e08      	ldr	r6, [sp, #32]
 80067dc:	1b89      	subs	r1, r1, r6
 80067de:	2908      	cmp	r1, #8
 80067e0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80067e4:	dc02      	bgt.n	80067ec <_strtod_l+0x2ec>
 80067e6:	4576      	cmp	r6, lr
 80067e8:	bfa8      	it	ge
 80067ea:	4676      	movge	r6, lr
 80067ec:	f1bc 0f00 	cmp.w	ip, #0
 80067f0:	d000      	beq.n	80067f4 <_strtod_l+0x2f4>
 80067f2:	4276      	negs	r6, r6
 80067f4:	2d00      	cmp	r5, #0
 80067f6:	d14f      	bne.n	8006898 <_strtod_l+0x398>
 80067f8:	9904      	ldr	r1, [sp, #16]
 80067fa:	4301      	orrs	r1, r0
 80067fc:	f47f aec2 	bne.w	8006584 <_strtod_l+0x84>
 8006800:	2a00      	cmp	r2, #0
 8006802:	f47f aedb 	bne.w	80065bc <_strtod_l+0xbc>
 8006806:	2b69      	cmp	r3, #105	; 0x69
 8006808:	d027      	beq.n	800685a <_strtod_l+0x35a>
 800680a:	dc24      	bgt.n	8006856 <_strtod_l+0x356>
 800680c:	2b49      	cmp	r3, #73	; 0x49
 800680e:	d024      	beq.n	800685a <_strtod_l+0x35a>
 8006810:	2b4e      	cmp	r3, #78	; 0x4e
 8006812:	f47f aed3 	bne.w	80065bc <_strtod_l+0xbc>
 8006816:	499e      	ldr	r1, [pc, #632]	; (8006a90 <_strtod_l+0x590>)
 8006818:	a81d      	add	r0, sp, #116	; 0x74
 800681a:	f001 ff35 	bl	8008688 <__match>
 800681e:	2800      	cmp	r0, #0
 8006820:	f43f aecc 	beq.w	80065bc <_strtod_l+0xbc>
 8006824:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	2b28      	cmp	r3, #40	; 0x28
 800682a:	d12d      	bne.n	8006888 <_strtod_l+0x388>
 800682c:	4999      	ldr	r1, [pc, #612]	; (8006a94 <_strtod_l+0x594>)
 800682e:	aa20      	add	r2, sp, #128	; 0x80
 8006830:	a81d      	add	r0, sp, #116	; 0x74
 8006832:	f001 ff3d 	bl	80086b0 <__hexnan>
 8006836:	2805      	cmp	r0, #5
 8006838:	d126      	bne.n	8006888 <_strtod_l+0x388>
 800683a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800683c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006840:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006844:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006848:	e69c      	b.n	8006584 <_strtod_l+0x84>
 800684a:	210a      	movs	r1, #10
 800684c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006850:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006854:	e7b9      	b.n	80067ca <_strtod_l+0x2ca>
 8006856:	2b6e      	cmp	r3, #110	; 0x6e
 8006858:	e7db      	b.n	8006812 <_strtod_l+0x312>
 800685a:	498f      	ldr	r1, [pc, #572]	; (8006a98 <_strtod_l+0x598>)
 800685c:	a81d      	add	r0, sp, #116	; 0x74
 800685e:	f001 ff13 	bl	8008688 <__match>
 8006862:	2800      	cmp	r0, #0
 8006864:	f43f aeaa 	beq.w	80065bc <_strtod_l+0xbc>
 8006868:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800686a:	498c      	ldr	r1, [pc, #560]	; (8006a9c <_strtod_l+0x59c>)
 800686c:	3b01      	subs	r3, #1
 800686e:	a81d      	add	r0, sp, #116	; 0x74
 8006870:	931d      	str	r3, [sp, #116]	; 0x74
 8006872:	f001 ff09 	bl	8008688 <__match>
 8006876:	b910      	cbnz	r0, 800687e <_strtod_l+0x37e>
 8006878:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800687a:	3301      	adds	r3, #1
 800687c:	931d      	str	r3, [sp, #116]	; 0x74
 800687e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8006aac <_strtod_l+0x5ac>
 8006882:	f04f 0a00 	mov.w	sl, #0
 8006886:	e67d      	b.n	8006584 <_strtod_l+0x84>
 8006888:	4885      	ldr	r0, [pc, #532]	; (8006aa0 <_strtod_l+0x5a0>)
 800688a:	f003 f809 	bl	80098a0 <nan>
 800688e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006892:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006896:	e675      	b.n	8006584 <_strtod_l+0x84>
 8006898:	9b07      	ldr	r3, [sp, #28]
 800689a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800689c:	1af3      	subs	r3, r6, r3
 800689e:	2f00      	cmp	r7, #0
 80068a0:	bf08      	it	eq
 80068a2:	462f      	moveq	r7, r5
 80068a4:	2d10      	cmp	r5, #16
 80068a6:	9308      	str	r3, [sp, #32]
 80068a8:	46a8      	mov	r8, r5
 80068aa:	bfa8      	it	ge
 80068ac:	f04f 0810 	movge.w	r8, #16
 80068b0:	f7f9 fe50 	bl	8000554 <__aeabi_ui2d>
 80068b4:	2d09      	cmp	r5, #9
 80068b6:	4682      	mov	sl, r0
 80068b8:	468b      	mov	fp, r1
 80068ba:	dd13      	ble.n	80068e4 <_strtod_l+0x3e4>
 80068bc:	4b79      	ldr	r3, [pc, #484]	; (8006aa4 <_strtod_l+0x5a4>)
 80068be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80068c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80068c6:	f7f9 febf 	bl	8000648 <__aeabi_dmul>
 80068ca:	4682      	mov	sl, r0
 80068cc:	4648      	mov	r0, r9
 80068ce:	468b      	mov	fp, r1
 80068d0:	f7f9 fe40 	bl	8000554 <__aeabi_ui2d>
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	4650      	mov	r0, sl
 80068da:	4659      	mov	r1, fp
 80068dc:	f7f9 fcfe 	bl	80002dc <__adddf3>
 80068e0:	4682      	mov	sl, r0
 80068e2:	468b      	mov	fp, r1
 80068e4:	2d0f      	cmp	r5, #15
 80068e6:	dc38      	bgt.n	800695a <_strtod_l+0x45a>
 80068e8:	9b08      	ldr	r3, [sp, #32]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	f43f ae4a 	beq.w	8006584 <_strtod_l+0x84>
 80068f0:	dd24      	ble.n	800693c <_strtod_l+0x43c>
 80068f2:	2b16      	cmp	r3, #22
 80068f4:	dc0b      	bgt.n	800690e <_strtod_l+0x40e>
 80068f6:	4d6b      	ldr	r5, [pc, #428]	; (8006aa4 <_strtod_l+0x5a4>)
 80068f8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80068fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006900:	4652      	mov	r2, sl
 8006902:	465b      	mov	r3, fp
 8006904:	f7f9 fea0 	bl	8000648 <__aeabi_dmul>
 8006908:	4682      	mov	sl, r0
 800690a:	468b      	mov	fp, r1
 800690c:	e63a      	b.n	8006584 <_strtod_l+0x84>
 800690e:	9a08      	ldr	r2, [sp, #32]
 8006910:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006914:	4293      	cmp	r3, r2
 8006916:	db20      	blt.n	800695a <_strtod_l+0x45a>
 8006918:	4c62      	ldr	r4, [pc, #392]	; (8006aa4 <_strtod_l+0x5a4>)
 800691a:	f1c5 050f 	rsb	r5, r5, #15
 800691e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006922:	4652      	mov	r2, sl
 8006924:	465b      	mov	r3, fp
 8006926:	e9d1 0100 	ldrd	r0, r1, [r1]
 800692a:	f7f9 fe8d 	bl	8000648 <__aeabi_dmul>
 800692e:	9b08      	ldr	r3, [sp, #32]
 8006930:	1b5d      	subs	r5, r3, r5
 8006932:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006936:	e9d4 2300 	ldrd	r2, r3, [r4]
 800693a:	e7e3      	b.n	8006904 <_strtod_l+0x404>
 800693c:	9b08      	ldr	r3, [sp, #32]
 800693e:	3316      	adds	r3, #22
 8006940:	db0b      	blt.n	800695a <_strtod_l+0x45a>
 8006942:	9b07      	ldr	r3, [sp, #28]
 8006944:	4a57      	ldr	r2, [pc, #348]	; (8006aa4 <_strtod_l+0x5a4>)
 8006946:	1b9e      	subs	r6, r3, r6
 8006948:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800694c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006950:	4650      	mov	r0, sl
 8006952:	4659      	mov	r1, fp
 8006954:	f7f9 ffa2 	bl	800089c <__aeabi_ddiv>
 8006958:	e7d6      	b.n	8006908 <_strtod_l+0x408>
 800695a:	9b08      	ldr	r3, [sp, #32]
 800695c:	eba5 0808 	sub.w	r8, r5, r8
 8006960:	4498      	add	r8, r3
 8006962:	f1b8 0f00 	cmp.w	r8, #0
 8006966:	dd71      	ble.n	8006a4c <_strtod_l+0x54c>
 8006968:	f018 030f 	ands.w	r3, r8, #15
 800696c:	d00a      	beq.n	8006984 <_strtod_l+0x484>
 800696e:	494d      	ldr	r1, [pc, #308]	; (8006aa4 <_strtod_l+0x5a4>)
 8006970:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006974:	4652      	mov	r2, sl
 8006976:	465b      	mov	r3, fp
 8006978:	e9d1 0100 	ldrd	r0, r1, [r1]
 800697c:	f7f9 fe64 	bl	8000648 <__aeabi_dmul>
 8006980:	4682      	mov	sl, r0
 8006982:	468b      	mov	fp, r1
 8006984:	f038 080f 	bics.w	r8, r8, #15
 8006988:	d04d      	beq.n	8006a26 <_strtod_l+0x526>
 800698a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800698e:	dd22      	ble.n	80069d6 <_strtod_l+0x4d6>
 8006990:	2500      	movs	r5, #0
 8006992:	462e      	mov	r6, r5
 8006994:	9509      	str	r5, [sp, #36]	; 0x24
 8006996:	9507      	str	r5, [sp, #28]
 8006998:	2322      	movs	r3, #34	; 0x22
 800699a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8006aac <_strtod_l+0x5ac>
 800699e:	6023      	str	r3, [r4, #0]
 80069a0:	f04f 0a00 	mov.w	sl, #0
 80069a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	f43f adec 	beq.w	8006584 <_strtod_l+0x84>
 80069ac:	991e      	ldr	r1, [sp, #120]	; 0x78
 80069ae:	4620      	mov	r0, r4
 80069b0:	f001 ff8a 	bl	80088c8 <_Bfree>
 80069b4:	9907      	ldr	r1, [sp, #28]
 80069b6:	4620      	mov	r0, r4
 80069b8:	f001 ff86 	bl	80088c8 <_Bfree>
 80069bc:	4631      	mov	r1, r6
 80069be:	4620      	mov	r0, r4
 80069c0:	f001 ff82 	bl	80088c8 <_Bfree>
 80069c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069c6:	4620      	mov	r0, r4
 80069c8:	f001 ff7e 	bl	80088c8 <_Bfree>
 80069cc:	4629      	mov	r1, r5
 80069ce:	4620      	mov	r0, r4
 80069d0:	f001 ff7a 	bl	80088c8 <_Bfree>
 80069d4:	e5d6      	b.n	8006584 <_strtod_l+0x84>
 80069d6:	2300      	movs	r3, #0
 80069d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80069dc:	4650      	mov	r0, sl
 80069de:	4659      	mov	r1, fp
 80069e0:	4699      	mov	r9, r3
 80069e2:	f1b8 0f01 	cmp.w	r8, #1
 80069e6:	dc21      	bgt.n	8006a2c <_strtod_l+0x52c>
 80069e8:	b10b      	cbz	r3, 80069ee <_strtod_l+0x4ee>
 80069ea:	4682      	mov	sl, r0
 80069ec:	468b      	mov	fp, r1
 80069ee:	4b2e      	ldr	r3, [pc, #184]	; (8006aa8 <_strtod_l+0x5a8>)
 80069f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80069f4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80069f8:	4652      	mov	r2, sl
 80069fa:	465b      	mov	r3, fp
 80069fc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006a00:	f7f9 fe22 	bl	8000648 <__aeabi_dmul>
 8006a04:	4b29      	ldr	r3, [pc, #164]	; (8006aac <_strtod_l+0x5ac>)
 8006a06:	460a      	mov	r2, r1
 8006a08:	400b      	ands	r3, r1
 8006a0a:	4929      	ldr	r1, [pc, #164]	; (8006ab0 <_strtod_l+0x5b0>)
 8006a0c:	428b      	cmp	r3, r1
 8006a0e:	4682      	mov	sl, r0
 8006a10:	d8be      	bhi.n	8006990 <_strtod_l+0x490>
 8006a12:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006a16:	428b      	cmp	r3, r1
 8006a18:	bf86      	itte	hi
 8006a1a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006ab4 <_strtod_l+0x5b4>
 8006a1e:	f04f 3aff 	movhi.w	sl, #4294967295
 8006a22:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006a26:	2300      	movs	r3, #0
 8006a28:	9304      	str	r3, [sp, #16]
 8006a2a:	e081      	b.n	8006b30 <_strtod_l+0x630>
 8006a2c:	f018 0f01 	tst.w	r8, #1
 8006a30:	d007      	beq.n	8006a42 <_strtod_l+0x542>
 8006a32:	4b1d      	ldr	r3, [pc, #116]	; (8006aa8 <_strtod_l+0x5a8>)
 8006a34:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a3c:	f7f9 fe04 	bl	8000648 <__aeabi_dmul>
 8006a40:	2301      	movs	r3, #1
 8006a42:	f109 0901 	add.w	r9, r9, #1
 8006a46:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006a4a:	e7ca      	b.n	80069e2 <_strtod_l+0x4e2>
 8006a4c:	d0eb      	beq.n	8006a26 <_strtod_l+0x526>
 8006a4e:	f1c8 0800 	rsb	r8, r8, #0
 8006a52:	f018 020f 	ands.w	r2, r8, #15
 8006a56:	d00a      	beq.n	8006a6e <_strtod_l+0x56e>
 8006a58:	4b12      	ldr	r3, [pc, #72]	; (8006aa4 <_strtod_l+0x5a4>)
 8006a5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a5e:	4650      	mov	r0, sl
 8006a60:	4659      	mov	r1, fp
 8006a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a66:	f7f9 ff19 	bl	800089c <__aeabi_ddiv>
 8006a6a:	4682      	mov	sl, r0
 8006a6c:	468b      	mov	fp, r1
 8006a6e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006a72:	d0d8      	beq.n	8006a26 <_strtod_l+0x526>
 8006a74:	f1b8 0f1f 	cmp.w	r8, #31
 8006a78:	dd1e      	ble.n	8006ab8 <_strtod_l+0x5b8>
 8006a7a:	2500      	movs	r5, #0
 8006a7c:	462e      	mov	r6, r5
 8006a7e:	9509      	str	r5, [sp, #36]	; 0x24
 8006a80:	9507      	str	r5, [sp, #28]
 8006a82:	2322      	movs	r3, #34	; 0x22
 8006a84:	f04f 0a00 	mov.w	sl, #0
 8006a88:	f04f 0b00 	mov.w	fp, #0
 8006a8c:	6023      	str	r3, [r4, #0]
 8006a8e:	e789      	b.n	80069a4 <_strtod_l+0x4a4>
 8006a90:	0800a049 	.word	0x0800a049
 8006a94:	0800a08c 	.word	0x0800a08c
 8006a98:	0800a041 	.word	0x0800a041
 8006a9c:	0800a1cc 	.word	0x0800a1cc
 8006aa0:	0800a4e8 	.word	0x0800a4e8
 8006aa4:	0800a3c8 	.word	0x0800a3c8
 8006aa8:	0800a3a0 	.word	0x0800a3a0
 8006aac:	7ff00000 	.word	0x7ff00000
 8006ab0:	7ca00000 	.word	0x7ca00000
 8006ab4:	7fefffff 	.word	0x7fefffff
 8006ab8:	f018 0310 	ands.w	r3, r8, #16
 8006abc:	bf18      	it	ne
 8006abe:	236a      	movne	r3, #106	; 0x6a
 8006ac0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8006e78 <_strtod_l+0x978>
 8006ac4:	9304      	str	r3, [sp, #16]
 8006ac6:	4650      	mov	r0, sl
 8006ac8:	4659      	mov	r1, fp
 8006aca:	2300      	movs	r3, #0
 8006acc:	f018 0f01 	tst.w	r8, #1
 8006ad0:	d004      	beq.n	8006adc <_strtod_l+0x5dc>
 8006ad2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006ad6:	f7f9 fdb7 	bl	8000648 <__aeabi_dmul>
 8006ada:	2301      	movs	r3, #1
 8006adc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006ae0:	f109 0908 	add.w	r9, r9, #8
 8006ae4:	d1f2      	bne.n	8006acc <_strtod_l+0x5cc>
 8006ae6:	b10b      	cbz	r3, 8006aec <_strtod_l+0x5ec>
 8006ae8:	4682      	mov	sl, r0
 8006aea:	468b      	mov	fp, r1
 8006aec:	9b04      	ldr	r3, [sp, #16]
 8006aee:	b1bb      	cbz	r3, 8006b20 <_strtod_l+0x620>
 8006af0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006af4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	4659      	mov	r1, fp
 8006afc:	dd10      	ble.n	8006b20 <_strtod_l+0x620>
 8006afe:	2b1f      	cmp	r3, #31
 8006b00:	f340 8128 	ble.w	8006d54 <_strtod_l+0x854>
 8006b04:	2b34      	cmp	r3, #52	; 0x34
 8006b06:	bfde      	ittt	le
 8006b08:	3b20      	suble	r3, #32
 8006b0a:	f04f 32ff 	movle.w	r2, #4294967295
 8006b0e:	fa02 f303 	lslle.w	r3, r2, r3
 8006b12:	f04f 0a00 	mov.w	sl, #0
 8006b16:	bfcc      	ite	gt
 8006b18:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006b1c:	ea03 0b01 	andle.w	fp, r3, r1
 8006b20:	2200      	movs	r2, #0
 8006b22:	2300      	movs	r3, #0
 8006b24:	4650      	mov	r0, sl
 8006b26:	4659      	mov	r1, fp
 8006b28:	f7f9 fff6 	bl	8000b18 <__aeabi_dcmpeq>
 8006b2c:	2800      	cmp	r0, #0
 8006b2e:	d1a4      	bne.n	8006a7a <_strtod_l+0x57a>
 8006b30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006b36:	462b      	mov	r3, r5
 8006b38:	463a      	mov	r2, r7
 8006b3a:	4620      	mov	r0, r4
 8006b3c:	f001 ff30 	bl	80089a0 <__s2b>
 8006b40:	9009      	str	r0, [sp, #36]	; 0x24
 8006b42:	2800      	cmp	r0, #0
 8006b44:	f43f af24 	beq.w	8006990 <_strtod_l+0x490>
 8006b48:	9b07      	ldr	r3, [sp, #28]
 8006b4a:	1b9e      	subs	r6, r3, r6
 8006b4c:	9b08      	ldr	r3, [sp, #32]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	bfb4      	ite	lt
 8006b52:	4633      	movlt	r3, r6
 8006b54:	2300      	movge	r3, #0
 8006b56:	9310      	str	r3, [sp, #64]	; 0x40
 8006b58:	9b08      	ldr	r3, [sp, #32]
 8006b5a:	2500      	movs	r5, #0
 8006b5c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006b60:	9318      	str	r3, [sp, #96]	; 0x60
 8006b62:	462e      	mov	r6, r5
 8006b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b66:	4620      	mov	r0, r4
 8006b68:	6859      	ldr	r1, [r3, #4]
 8006b6a:	f001 fe6d 	bl	8008848 <_Balloc>
 8006b6e:	9007      	str	r0, [sp, #28]
 8006b70:	2800      	cmp	r0, #0
 8006b72:	f43f af11 	beq.w	8006998 <_strtod_l+0x498>
 8006b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b78:	691a      	ldr	r2, [r3, #16]
 8006b7a:	3202      	adds	r2, #2
 8006b7c:	f103 010c 	add.w	r1, r3, #12
 8006b80:	0092      	lsls	r2, r2, #2
 8006b82:	300c      	adds	r0, #12
 8006b84:	f001 fe52 	bl	800882c <memcpy>
 8006b88:	ec4b ab10 	vmov	d0, sl, fp
 8006b8c:	aa20      	add	r2, sp, #128	; 0x80
 8006b8e:	a91f      	add	r1, sp, #124	; 0x7c
 8006b90:	4620      	mov	r0, r4
 8006b92:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8006b96:	f002 fa3f 	bl	8009018 <__d2b>
 8006b9a:	901e      	str	r0, [sp, #120]	; 0x78
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	f43f aefb 	beq.w	8006998 <_strtod_l+0x498>
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	f001 ff95 	bl	8008ad4 <__i2b>
 8006baa:	4606      	mov	r6, r0
 8006bac:	2800      	cmp	r0, #0
 8006bae:	f43f aef3 	beq.w	8006998 <_strtod_l+0x498>
 8006bb2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006bb4:	9904      	ldr	r1, [sp, #16]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	bfab      	itete	ge
 8006bba:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8006bbc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8006bbe:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8006bc0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8006bc4:	bfac      	ite	ge
 8006bc6:	eb03 0902 	addge.w	r9, r3, r2
 8006bca:	1ad7      	sublt	r7, r2, r3
 8006bcc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006bce:	eba3 0801 	sub.w	r8, r3, r1
 8006bd2:	4490      	add	r8, r2
 8006bd4:	4ba3      	ldr	r3, [pc, #652]	; (8006e64 <_strtod_l+0x964>)
 8006bd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8006bda:	4598      	cmp	r8, r3
 8006bdc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006be0:	f280 80cc 	bge.w	8006d7c <_strtod_l+0x87c>
 8006be4:	eba3 0308 	sub.w	r3, r3, r8
 8006be8:	2b1f      	cmp	r3, #31
 8006bea:	eba2 0203 	sub.w	r2, r2, r3
 8006bee:	f04f 0101 	mov.w	r1, #1
 8006bf2:	f300 80b6 	bgt.w	8006d62 <_strtod_l+0x862>
 8006bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8006bfa:	9311      	str	r3, [sp, #68]	; 0x44
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	930c      	str	r3, [sp, #48]	; 0x30
 8006c00:	eb09 0802 	add.w	r8, r9, r2
 8006c04:	9b04      	ldr	r3, [sp, #16]
 8006c06:	45c1      	cmp	r9, r8
 8006c08:	4417      	add	r7, r2
 8006c0a:	441f      	add	r7, r3
 8006c0c:	464b      	mov	r3, r9
 8006c0e:	bfa8      	it	ge
 8006c10:	4643      	movge	r3, r8
 8006c12:	42bb      	cmp	r3, r7
 8006c14:	bfa8      	it	ge
 8006c16:	463b      	movge	r3, r7
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	bfc2      	ittt	gt
 8006c1c:	eba8 0803 	subgt.w	r8, r8, r3
 8006c20:	1aff      	subgt	r7, r7, r3
 8006c22:	eba9 0903 	subgt.w	r9, r9, r3
 8006c26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	dd17      	ble.n	8006c5c <_strtod_l+0x75c>
 8006c2c:	4631      	mov	r1, r6
 8006c2e:	461a      	mov	r2, r3
 8006c30:	4620      	mov	r0, r4
 8006c32:	f002 f80b 	bl	8008c4c <__pow5mult>
 8006c36:	4606      	mov	r6, r0
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	f43f aead 	beq.w	8006998 <_strtod_l+0x498>
 8006c3e:	4601      	mov	r1, r0
 8006c40:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006c42:	4620      	mov	r0, r4
 8006c44:	f001 ff5c 	bl	8008b00 <__multiply>
 8006c48:	900f      	str	r0, [sp, #60]	; 0x3c
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	f43f aea4 	beq.w	8006998 <_strtod_l+0x498>
 8006c50:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006c52:	4620      	mov	r0, r4
 8006c54:	f001 fe38 	bl	80088c8 <_Bfree>
 8006c58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c5a:	931e      	str	r3, [sp, #120]	; 0x78
 8006c5c:	f1b8 0f00 	cmp.w	r8, #0
 8006c60:	f300 8091 	bgt.w	8006d86 <_strtod_l+0x886>
 8006c64:	9b08      	ldr	r3, [sp, #32]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	dd08      	ble.n	8006c7c <_strtod_l+0x77c>
 8006c6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006c6c:	9907      	ldr	r1, [sp, #28]
 8006c6e:	4620      	mov	r0, r4
 8006c70:	f001 ffec 	bl	8008c4c <__pow5mult>
 8006c74:	9007      	str	r0, [sp, #28]
 8006c76:	2800      	cmp	r0, #0
 8006c78:	f43f ae8e 	beq.w	8006998 <_strtod_l+0x498>
 8006c7c:	2f00      	cmp	r7, #0
 8006c7e:	dd08      	ble.n	8006c92 <_strtod_l+0x792>
 8006c80:	9907      	ldr	r1, [sp, #28]
 8006c82:	463a      	mov	r2, r7
 8006c84:	4620      	mov	r0, r4
 8006c86:	f002 f83b 	bl	8008d00 <__lshift>
 8006c8a:	9007      	str	r0, [sp, #28]
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	f43f ae83 	beq.w	8006998 <_strtod_l+0x498>
 8006c92:	f1b9 0f00 	cmp.w	r9, #0
 8006c96:	dd08      	ble.n	8006caa <_strtod_l+0x7aa>
 8006c98:	4631      	mov	r1, r6
 8006c9a:	464a      	mov	r2, r9
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	f002 f82f 	bl	8008d00 <__lshift>
 8006ca2:	4606      	mov	r6, r0
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	f43f ae77 	beq.w	8006998 <_strtod_l+0x498>
 8006caa:	9a07      	ldr	r2, [sp, #28]
 8006cac:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f002 f8ae 	bl	8008e10 <__mdiff>
 8006cb4:	4605      	mov	r5, r0
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	f43f ae6e 	beq.w	8006998 <_strtod_l+0x498>
 8006cbc:	68c3      	ldr	r3, [r0, #12]
 8006cbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	60c3      	str	r3, [r0, #12]
 8006cc4:	4631      	mov	r1, r6
 8006cc6:	f002 f887 	bl	8008dd8 <__mcmp>
 8006cca:	2800      	cmp	r0, #0
 8006ccc:	da65      	bge.n	8006d9a <_strtod_l+0x89a>
 8006cce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cd0:	ea53 030a 	orrs.w	r3, r3, sl
 8006cd4:	f040 8087 	bne.w	8006de6 <_strtod_l+0x8e6>
 8006cd8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f040 8082 	bne.w	8006de6 <_strtod_l+0x8e6>
 8006ce2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006ce6:	0d1b      	lsrs	r3, r3, #20
 8006ce8:	051b      	lsls	r3, r3, #20
 8006cea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006cee:	d97a      	bls.n	8006de6 <_strtod_l+0x8e6>
 8006cf0:	696b      	ldr	r3, [r5, #20]
 8006cf2:	b913      	cbnz	r3, 8006cfa <_strtod_l+0x7fa>
 8006cf4:	692b      	ldr	r3, [r5, #16]
 8006cf6:	2b01      	cmp	r3, #1
 8006cf8:	dd75      	ble.n	8006de6 <_strtod_l+0x8e6>
 8006cfa:	4629      	mov	r1, r5
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	4620      	mov	r0, r4
 8006d00:	f001 fffe 	bl	8008d00 <__lshift>
 8006d04:	4631      	mov	r1, r6
 8006d06:	4605      	mov	r5, r0
 8006d08:	f002 f866 	bl	8008dd8 <__mcmp>
 8006d0c:	2800      	cmp	r0, #0
 8006d0e:	dd6a      	ble.n	8006de6 <_strtod_l+0x8e6>
 8006d10:	9904      	ldr	r1, [sp, #16]
 8006d12:	4a55      	ldr	r2, [pc, #340]	; (8006e68 <_strtod_l+0x968>)
 8006d14:	465b      	mov	r3, fp
 8006d16:	2900      	cmp	r1, #0
 8006d18:	f000 8085 	beq.w	8006e26 <_strtod_l+0x926>
 8006d1c:	ea02 010b 	and.w	r1, r2, fp
 8006d20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006d24:	dc7f      	bgt.n	8006e26 <_strtod_l+0x926>
 8006d26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006d2a:	f77f aeaa 	ble.w	8006a82 <_strtod_l+0x582>
 8006d2e:	4a4f      	ldr	r2, [pc, #316]	; (8006e6c <_strtod_l+0x96c>)
 8006d30:	2300      	movs	r3, #0
 8006d32:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8006d36:	4650      	mov	r0, sl
 8006d38:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8006d3c:	4659      	mov	r1, fp
 8006d3e:	f7f9 fc83 	bl	8000648 <__aeabi_dmul>
 8006d42:	460b      	mov	r3, r1
 8006d44:	4303      	orrs	r3, r0
 8006d46:	bf08      	it	eq
 8006d48:	2322      	moveq	r3, #34	; 0x22
 8006d4a:	4682      	mov	sl, r0
 8006d4c:	468b      	mov	fp, r1
 8006d4e:	bf08      	it	eq
 8006d50:	6023      	streq	r3, [r4, #0]
 8006d52:	e62b      	b.n	80069ac <_strtod_l+0x4ac>
 8006d54:	f04f 32ff 	mov.w	r2, #4294967295
 8006d58:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5c:	ea03 0a0a 	and.w	sl, r3, sl
 8006d60:	e6de      	b.n	8006b20 <_strtod_l+0x620>
 8006d62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006d66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006d6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006d6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006d72:	fa01 f308 	lsl.w	r3, r1, r8
 8006d76:	930c      	str	r3, [sp, #48]	; 0x30
 8006d78:	9111      	str	r1, [sp, #68]	; 0x44
 8006d7a:	e741      	b.n	8006c00 <_strtod_l+0x700>
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	930c      	str	r3, [sp, #48]	; 0x30
 8006d80:	2301      	movs	r3, #1
 8006d82:	9311      	str	r3, [sp, #68]	; 0x44
 8006d84:	e73c      	b.n	8006c00 <_strtod_l+0x700>
 8006d86:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006d88:	4642      	mov	r2, r8
 8006d8a:	4620      	mov	r0, r4
 8006d8c:	f001 ffb8 	bl	8008d00 <__lshift>
 8006d90:	901e      	str	r0, [sp, #120]	; 0x78
 8006d92:	2800      	cmp	r0, #0
 8006d94:	f47f af66 	bne.w	8006c64 <_strtod_l+0x764>
 8006d98:	e5fe      	b.n	8006998 <_strtod_l+0x498>
 8006d9a:	465f      	mov	r7, fp
 8006d9c:	d16e      	bne.n	8006e7c <_strtod_l+0x97c>
 8006d9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006da0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006da4:	b342      	cbz	r2, 8006df8 <_strtod_l+0x8f8>
 8006da6:	4a32      	ldr	r2, [pc, #200]	; (8006e70 <_strtod_l+0x970>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d128      	bne.n	8006dfe <_strtod_l+0x8fe>
 8006dac:	9b04      	ldr	r3, [sp, #16]
 8006dae:	4650      	mov	r0, sl
 8006db0:	b1eb      	cbz	r3, 8006dee <_strtod_l+0x8ee>
 8006db2:	4a2d      	ldr	r2, [pc, #180]	; (8006e68 <_strtod_l+0x968>)
 8006db4:	403a      	ands	r2, r7
 8006db6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006dba:	f04f 31ff 	mov.w	r1, #4294967295
 8006dbe:	d819      	bhi.n	8006df4 <_strtod_l+0x8f4>
 8006dc0:	0d12      	lsrs	r2, r2, #20
 8006dc2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8006dca:	4298      	cmp	r0, r3
 8006dcc:	d117      	bne.n	8006dfe <_strtod_l+0x8fe>
 8006dce:	4b29      	ldr	r3, [pc, #164]	; (8006e74 <_strtod_l+0x974>)
 8006dd0:	429f      	cmp	r7, r3
 8006dd2:	d102      	bne.n	8006dda <_strtod_l+0x8da>
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	f43f addf 	beq.w	8006998 <_strtod_l+0x498>
 8006dda:	4b23      	ldr	r3, [pc, #140]	; (8006e68 <_strtod_l+0x968>)
 8006ddc:	403b      	ands	r3, r7
 8006dde:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006de2:	f04f 0a00 	mov.w	sl, #0
 8006de6:	9b04      	ldr	r3, [sp, #16]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d1a0      	bne.n	8006d2e <_strtod_l+0x82e>
 8006dec:	e5de      	b.n	80069ac <_strtod_l+0x4ac>
 8006dee:	f04f 33ff 	mov.w	r3, #4294967295
 8006df2:	e7ea      	b.n	8006dca <_strtod_l+0x8ca>
 8006df4:	460b      	mov	r3, r1
 8006df6:	e7e8      	b.n	8006dca <_strtod_l+0x8ca>
 8006df8:	ea53 030a 	orrs.w	r3, r3, sl
 8006dfc:	d088      	beq.n	8006d10 <_strtod_l+0x810>
 8006dfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e00:	b1db      	cbz	r3, 8006e3a <_strtod_l+0x93a>
 8006e02:	423b      	tst	r3, r7
 8006e04:	d0ef      	beq.n	8006de6 <_strtod_l+0x8e6>
 8006e06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e08:	9a04      	ldr	r2, [sp, #16]
 8006e0a:	4650      	mov	r0, sl
 8006e0c:	4659      	mov	r1, fp
 8006e0e:	b1c3      	cbz	r3, 8006e42 <_strtod_l+0x942>
 8006e10:	f7ff fb5a 	bl	80064c8 <sulp>
 8006e14:	4602      	mov	r2, r0
 8006e16:	460b      	mov	r3, r1
 8006e18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006e1c:	f7f9 fa5e 	bl	80002dc <__adddf3>
 8006e20:	4682      	mov	sl, r0
 8006e22:	468b      	mov	fp, r1
 8006e24:	e7df      	b.n	8006de6 <_strtod_l+0x8e6>
 8006e26:	4013      	ands	r3, r2
 8006e28:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006e2c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006e30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006e34:	f04f 3aff 	mov.w	sl, #4294967295
 8006e38:	e7d5      	b.n	8006de6 <_strtod_l+0x8e6>
 8006e3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e3c:	ea13 0f0a 	tst.w	r3, sl
 8006e40:	e7e0      	b.n	8006e04 <_strtod_l+0x904>
 8006e42:	f7ff fb41 	bl	80064c8 <sulp>
 8006e46:	4602      	mov	r2, r0
 8006e48:	460b      	mov	r3, r1
 8006e4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006e4e:	f7f9 fa43 	bl	80002d8 <__aeabi_dsub>
 8006e52:	2200      	movs	r2, #0
 8006e54:	2300      	movs	r3, #0
 8006e56:	4682      	mov	sl, r0
 8006e58:	468b      	mov	fp, r1
 8006e5a:	f7f9 fe5d 	bl	8000b18 <__aeabi_dcmpeq>
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	d0c1      	beq.n	8006de6 <_strtod_l+0x8e6>
 8006e62:	e60e      	b.n	8006a82 <_strtod_l+0x582>
 8006e64:	fffffc02 	.word	0xfffffc02
 8006e68:	7ff00000 	.word	0x7ff00000
 8006e6c:	39500000 	.word	0x39500000
 8006e70:	000fffff 	.word	0x000fffff
 8006e74:	7fefffff 	.word	0x7fefffff
 8006e78:	0800a0a0 	.word	0x0800a0a0
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	4628      	mov	r0, r5
 8006e80:	f002 f926 	bl	80090d0 <__ratio>
 8006e84:	ec59 8b10 	vmov	r8, r9, d0
 8006e88:	ee10 0a10 	vmov	r0, s0
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e92:	4649      	mov	r1, r9
 8006e94:	f7f9 fe54 	bl	8000b40 <__aeabi_dcmple>
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	d07c      	beq.n	8006f96 <_strtod_l+0xa96>
 8006e9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d04c      	beq.n	8006f3c <_strtod_l+0xa3c>
 8006ea2:	4b95      	ldr	r3, [pc, #596]	; (80070f8 <_strtod_l+0xbf8>)
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006eaa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80070f8 <_strtod_l+0xbf8>
 8006eae:	f04f 0800 	mov.w	r8, #0
 8006eb2:	4b92      	ldr	r3, [pc, #584]	; (80070fc <_strtod_l+0xbfc>)
 8006eb4:	403b      	ands	r3, r7
 8006eb6:	9311      	str	r3, [sp, #68]	; 0x44
 8006eb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006eba:	4b91      	ldr	r3, [pc, #580]	; (8007100 <_strtod_l+0xc00>)
 8006ebc:	429a      	cmp	r2, r3
 8006ebe:	f040 80b2 	bne.w	8007026 <_strtod_l+0xb26>
 8006ec2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ec6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006eca:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006ece:	ec4b ab10 	vmov	d0, sl, fp
 8006ed2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8006ed6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006eda:	f002 f821 	bl	8008f20 <__ulp>
 8006ede:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ee2:	ec53 2b10 	vmov	r2, r3, d0
 8006ee6:	f7f9 fbaf 	bl	8000648 <__aeabi_dmul>
 8006eea:	4652      	mov	r2, sl
 8006eec:	465b      	mov	r3, fp
 8006eee:	f7f9 f9f5 	bl	80002dc <__adddf3>
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	4981      	ldr	r1, [pc, #516]	; (80070fc <_strtod_l+0xbfc>)
 8006ef6:	4a83      	ldr	r2, [pc, #524]	; (8007104 <_strtod_l+0xc04>)
 8006ef8:	4019      	ands	r1, r3
 8006efa:	4291      	cmp	r1, r2
 8006efc:	4682      	mov	sl, r0
 8006efe:	d95e      	bls.n	8006fbe <_strtod_l+0xabe>
 8006f00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f02:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d103      	bne.n	8006f12 <_strtod_l+0xa12>
 8006f0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	f43f ad43 	beq.w	8006998 <_strtod_l+0x498>
 8006f12:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007110 <_strtod_l+0xc10>
 8006f16:	f04f 3aff 	mov.w	sl, #4294967295
 8006f1a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	f001 fcd3 	bl	80088c8 <_Bfree>
 8006f22:	9907      	ldr	r1, [sp, #28]
 8006f24:	4620      	mov	r0, r4
 8006f26:	f001 fccf 	bl	80088c8 <_Bfree>
 8006f2a:	4631      	mov	r1, r6
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	f001 fccb 	bl	80088c8 <_Bfree>
 8006f32:	4629      	mov	r1, r5
 8006f34:	4620      	mov	r0, r4
 8006f36:	f001 fcc7 	bl	80088c8 <_Bfree>
 8006f3a:	e613      	b.n	8006b64 <_strtod_l+0x664>
 8006f3c:	f1ba 0f00 	cmp.w	sl, #0
 8006f40:	d11b      	bne.n	8006f7a <_strtod_l+0xa7a>
 8006f42:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006f46:	b9f3      	cbnz	r3, 8006f86 <_strtod_l+0xa86>
 8006f48:	4b6b      	ldr	r3, [pc, #428]	; (80070f8 <_strtod_l+0xbf8>)
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	4640      	mov	r0, r8
 8006f4e:	4649      	mov	r1, r9
 8006f50:	f7f9 fdec 	bl	8000b2c <__aeabi_dcmplt>
 8006f54:	b9d0      	cbnz	r0, 8006f8c <_strtod_l+0xa8c>
 8006f56:	4640      	mov	r0, r8
 8006f58:	4649      	mov	r1, r9
 8006f5a:	4b6b      	ldr	r3, [pc, #428]	; (8007108 <_strtod_l+0xc08>)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f7f9 fb73 	bl	8000648 <__aeabi_dmul>
 8006f62:	4680      	mov	r8, r0
 8006f64:	4689      	mov	r9, r1
 8006f66:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006f6a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8006f6e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006f70:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8006f74:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006f78:	e79b      	b.n	8006eb2 <_strtod_l+0x9b2>
 8006f7a:	f1ba 0f01 	cmp.w	sl, #1
 8006f7e:	d102      	bne.n	8006f86 <_strtod_l+0xa86>
 8006f80:	2f00      	cmp	r7, #0
 8006f82:	f43f ad7e 	beq.w	8006a82 <_strtod_l+0x582>
 8006f86:	4b61      	ldr	r3, [pc, #388]	; (800710c <_strtod_l+0xc0c>)
 8006f88:	2200      	movs	r2, #0
 8006f8a:	e78c      	b.n	8006ea6 <_strtod_l+0x9a6>
 8006f8c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007108 <_strtod_l+0xc08>
 8006f90:	f04f 0800 	mov.w	r8, #0
 8006f94:	e7e7      	b.n	8006f66 <_strtod_l+0xa66>
 8006f96:	4b5c      	ldr	r3, [pc, #368]	; (8007108 <_strtod_l+0xc08>)
 8006f98:	4640      	mov	r0, r8
 8006f9a:	4649      	mov	r1, r9
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f7f9 fb53 	bl	8000648 <__aeabi_dmul>
 8006fa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fa4:	4680      	mov	r8, r0
 8006fa6:	4689      	mov	r9, r1
 8006fa8:	b933      	cbnz	r3, 8006fb8 <_strtod_l+0xab8>
 8006faa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fae:	9012      	str	r0, [sp, #72]	; 0x48
 8006fb0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006fb2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006fb6:	e7dd      	b.n	8006f74 <_strtod_l+0xa74>
 8006fb8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8006fbc:	e7f9      	b.n	8006fb2 <_strtod_l+0xab2>
 8006fbe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006fc2:	9b04      	ldr	r3, [sp, #16]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1a8      	bne.n	8006f1a <_strtod_l+0xa1a>
 8006fc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006fcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006fce:	0d1b      	lsrs	r3, r3, #20
 8006fd0:	051b      	lsls	r3, r3, #20
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d1a1      	bne.n	8006f1a <_strtod_l+0xa1a>
 8006fd6:	4640      	mov	r0, r8
 8006fd8:	4649      	mov	r1, r9
 8006fda:	f7f9 fe95 	bl	8000d08 <__aeabi_d2lz>
 8006fde:	f7f9 fb05 	bl	80005ec <__aeabi_l2d>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	4640      	mov	r0, r8
 8006fe8:	4649      	mov	r1, r9
 8006fea:	f7f9 f975 	bl	80002d8 <__aeabi_dsub>
 8006fee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ff0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006ff4:	ea43 030a 	orr.w	r3, r3, sl
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	4680      	mov	r8, r0
 8006ffc:	4689      	mov	r9, r1
 8006ffe:	d053      	beq.n	80070a8 <_strtod_l+0xba8>
 8007000:	a335      	add	r3, pc, #212	; (adr r3, 80070d8 <_strtod_l+0xbd8>)
 8007002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007006:	f7f9 fd91 	bl	8000b2c <__aeabi_dcmplt>
 800700a:	2800      	cmp	r0, #0
 800700c:	f47f acce 	bne.w	80069ac <_strtod_l+0x4ac>
 8007010:	a333      	add	r3, pc, #204	; (adr r3, 80070e0 <_strtod_l+0xbe0>)
 8007012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007016:	4640      	mov	r0, r8
 8007018:	4649      	mov	r1, r9
 800701a:	f7f9 fda5 	bl	8000b68 <__aeabi_dcmpgt>
 800701e:	2800      	cmp	r0, #0
 8007020:	f43f af7b 	beq.w	8006f1a <_strtod_l+0xa1a>
 8007024:	e4c2      	b.n	80069ac <_strtod_l+0x4ac>
 8007026:	9b04      	ldr	r3, [sp, #16]
 8007028:	b333      	cbz	r3, 8007078 <_strtod_l+0xb78>
 800702a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800702c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007030:	d822      	bhi.n	8007078 <_strtod_l+0xb78>
 8007032:	a32d      	add	r3, pc, #180	; (adr r3, 80070e8 <_strtod_l+0xbe8>)
 8007034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007038:	4640      	mov	r0, r8
 800703a:	4649      	mov	r1, r9
 800703c:	f7f9 fd80 	bl	8000b40 <__aeabi_dcmple>
 8007040:	b1a0      	cbz	r0, 800706c <_strtod_l+0xb6c>
 8007042:	4649      	mov	r1, r9
 8007044:	4640      	mov	r0, r8
 8007046:	f7f9 fdd7 	bl	8000bf8 <__aeabi_d2uiz>
 800704a:	2801      	cmp	r0, #1
 800704c:	bf38      	it	cc
 800704e:	2001      	movcc	r0, #1
 8007050:	f7f9 fa80 	bl	8000554 <__aeabi_ui2d>
 8007054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007056:	4680      	mov	r8, r0
 8007058:	4689      	mov	r9, r1
 800705a:	bb13      	cbnz	r3, 80070a2 <_strtod_l+0xba2>
 800705c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007060:	9014      	str	r0, [sp, #80]	; 0x50
 8007062:	9315      	str	r3, [sp, #84]	; 0x54
 8007064:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007068:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800706c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800706e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007070:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007074:	1a9b      	subs	r3, r3, r2
 8007076:	930d      	str	r3, [sp, #52]	; 0x34
 8007078:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800707c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007080:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007084:	f001 ff4c 	bl	8008f20 <__ulp>
 8007088:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800708c:	ec53 2b10 	vmov	r2, r3, d0
 8007090:	f7f9 fada 	bl	8000648 <__aeabi_dmul>
 8007094:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007098:	f7f9 f920 	bl	80002dc <__adddf3>
 800709c:	4682      	mov	sl, r0
 800709e:	468b      	mov	fp, r1
 80070a0:	e78f      	b.n	8006fc2 <_strtod_l+0xac2>
 80070a2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80070a6:	e7dd      	b.n	8007064 <_strtod_l+0xb64>
 80070a8:	a311      	add	r3, pc, #68	; (adr r3, 80070f0 <_strtod_l+0xbf0>)
 80070aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ae:	f7f9 fd3d 	bl	8000b2c <__aeabi_dcmplt>
 80070b2:	e7b4      	b.n	800701e <_strtod_l+0xb1e>
 80070b4:	2300      	movs	r3, #0
 80070b6:	930e      	str	r3, [sp, #56]	; 0x38
 80070b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80070ba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070bc:	6013      	str	r3, [r2, #0]
 80070be:	f7ff ba65 	b.w	800658c <_strtod_l+0x8c>
 80070c2:	2b65      	cmp	r3, #101	; 0x65
 80070c4:	f43f ab5d 	beq.w	8006782 <_strtod_l+0x282>
 80070c8:	2b45      	cmp	r3, #69	; 0x45
 80070ca:	f43f ab5a 	beq.w	8006782 <_strtod_l+0x282>
 80070ce:	2201      	movs	r2, #1
 80070d0:	f7ff bb92 	b.w	80067f8 <_strtod_l+0x2f8>
 80070d4:	f3af 8000 	nop.w
 80070d8:	94a03595 	.word	0x94a03595
 80070dc:	3fdfffff 	.word	0x3fdfffff
 80070e0:	35afe535 	.word	0x35afe535
 80070e4:	3fe00000 	.word	0x3fe00000
 80070e8:	ffc00000 	.word	0xffc00000
 80070ec:	41dfffff 	.word	0x41dfffff
 80070f0:	94a03595 	.word	0x94a03595
 80070f4:	3fcfffff 	.word	0x3fcfffff
 80070f8:	3ff00000 	.word	0x3ff00000
 80070fc:	7ff00000 	.word	0x7ff00000
 8007100:	7fe00000 	.word	0x7fe00000
 8007104:	7c9fffff 	.word	0x7c9fffff
 8007108:	3fe00000 	.word	0x3fe00000
 800710c:	bff00000 	.word	0xbff00000
 8007110:	7fefffff 	.word	0x7fefffff

08007114 <_strtod_r>:
 8007114:	4b01      	ldr	r3, [pc, #4]	; (800711c <_strtod_r+0x8>)
 8007116:	f7ff b9f3 	b.w	8006500 <_strtod_l>
 800711a:	bf00      	nop
 800711c:	20000074 	.word	0x20000074

08007120 <_strtol_l.isra.0>:
 8007120:	2b01      	cmp	r3, #1
 8007122:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007126:	d001      	beq.n	800712c <_strtol_l.isra.0+0xc>
 8007128:	2b24      	cmp	r3, #36	; 0x24
 800712a:	d906      	bls.n	800713a <_strtol_l.isra.0+0x1a>
 800712c:	f7fe fae2 	bl	80056f4 <__errno>
 8007130:	2316      	movs	r3, #22
 8007132:	6003      	str	r3, [r0, #0]
 8007134:	2000      	movs	r0, #0
 8007136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800713a:	4f3a      	ldr	r7, [pc, #232]	; (8007224 <_strtol_l.isra.0+0x104>)
 800713c:	468e      	mov	lr, r1
 800713e:	4676      	mov	r6, lr
 8007140:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007144:	5de5      	ldrb	r5, [r4, r7]
 8007146:	f015 0508 	ands.w	r5, r5, #8
 800714a:	d1f8      	bne.n	800713e <_strtol_l.isra.0+0x1e>
 800714c:	2c2d      	cmp	r4, #45	; 0x2d
 800714e:	d134      	bne.n	80071ba <_strtol_l.isra.0+0x9a>
 8007150:	f89e 4000 	ldrb.w	r4, [lr]
 8007154:	f04f 0801 	mov.w	r8, #1
 8007158:	f106 0e02 	add.w	lr, r6, #2
 800715c:	2b00      	cmp	r3, #0
 800715e:	d05c      	beq.n	800721a <_strtol_l.isra.0+0xfa>
 8007160:	2b10      	cmp	r3, #16
 8007162:	d10c      	bne.n	800717e <_strtol_l.isra.0+0x5e>
 8007164:	2c30      	cmp	r4, #48	; 0x30
 8007166:	d10a      	bne.n	800717e <_strtol_l.isra.0+0x5e>
 8007168:	f89e 4000 	ldrb.w	r4, [lr]
 800716c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007170:	2c58      	cmp	r4, #88	; 0x58
 8007172:	d14d      	bne.n	8007210 <_strtol_l.isra.0+0xf0>
 8007174:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8007178:	2310      	movs	r3, #16
 800717a:	f10e 0e02 	add.w	lr, lr, #2
 800717e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8007182:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007186:	2600      	movs	r6, #0
 8007188:	fbbc f9f3 	udiv	r9, ip, r3
 800718c:	4635      	mov	r5, r6
 800718e:	fb03 ca19 	mls	sl, r3, r9, ip
 8007192:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007196:	2f09      	cmp	r7, #9
 8007198:	d818      	bhi.n	80071cc <_strtol_l.isra.0+0xac>
 800719a:	463c      	mov	r4, r7
 800719c:	42a3      	cmp	r3, r4
 800719e:	dd24      	ble.n	80071ea <_strtol_l.isra.0+0xca>
 80071a0:	2e00      	cmp	r6, #0
 80071a2:	db1f      	blt.n	80071e4 <_strtol_l.isra.0+0xc4>
 80071a4:	45a9      	cmp	r9, r5
 80071a6:	d31d      	bcc.n	80071e4 <_strtol_l.isra.0+0xc4>
 80071a8:	d101      	bne.n	80071ae <_strtol_l.isra.0+0x8e>
 80071aa:	45a2      	cmp	sl, r4
 80071ac:	db1a      	blt.n	80071e4 <_strtol_l.isra.0+0xc4>
 80071ae:	fb05 4503 	mla	r5, r5, r3, r4
 80071b2:	2601      	movs	r6, #1
 80071b4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80071b8:	e7eb      	b.n	8007192 <_strtol_l.isra.0+0x72>
 80071ba:	2c2b      	cmp	r4, #43	; 0x2b
 80071bc:	bf08      	it	eq
 80071be:	f89e 4000 	ldrbeq.w	r4, [lr]
 80071c2:	46a8      	mov	r8, r5
 80071c4:	bf08      	it	eq
 80071c6:	f106 0e02 	addeq.w	lr, r6, #2
 80071ca:	e7c7      	b.n	800715c <_strtol_l.isra.0+0x3c>
 80071cc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80071d0:	2f19      	cmp	r7, #25
 80071d2:	d801      	bhi.n	80071d8 <_strtol_l.isra.0+0xb8>
 80071d4:	3c37      	subs	r4, #55	; 0x37
 80071d6:	e7e1      	b.n	800719c <_strtol_l.isra.0+0x7c>
 80071d8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80071dc:	2f19      	cmp	r7, #25
 80071de:	d804      	bhi.n	80071ea <_strtol_l.isra.0+0xca>
 80071e0:	3c57      	subs	r4, #87	; 0x57
 80071e2:	e7db      	b.n	800719c <_strtol_l.isra.0+0x7c>
 80071e4:	f04f 36ff 	mov.w	r6, #4294967295
 80071e8:	e7e4      	b.n	80071b4 <_strtol_l.isra.0+0x94>
 80071ea:	2e00      	cmp	r6, #0
 80071ec:	da05      	bge.n	80071fa <_strtol_l.isra.0+0xda>
 80071ee:	2322      	movs	r3, #34	; 0x22
 80071f0:	6003      	str	r3, [r0, #0]
 80071f2:	4665      	mov	r5, ip
 80071f4:	b942      	cbnz	r2, 8007208 <_strtol_l.isra.0+0xe8>
 80071f6:	4628      	mov	r0, r5
 80071f8:	e79d      	b.n	8007136 <_strtol_l.isra.0+0x16>
 80071fa:	f1b8 0f00 	cmp.w	r8, #0
 80071fe:	d000      	beq.n	8007202 <_strtol_l.isra.0+0xe2>
 8007200:	426d      	negs	r5, r5
 8007202:	2a00      	cmp	r2, #0
 8007204:	d0f7      	beq.n	80071f6 <_strtol_l.isra.0+0xd6>
 8007206:	b10e      	cbz	r6, 800720c <_strtol_l.isra.0+0xec>
 8007208:	f10e 31ff 	add.w	r1, lr, #4294967295
 800720c:	6011      	str	r1, [r2, #0]
 800720e:	e7f2      	b.n	80071f6 <_strtol_l.isra.0+0xd6>
 8007210:	2430      	movs	r4, #48	; 0x30
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1b3      	bne.n	800717e <_strtol_l.isra.0+0x5e>
 8007216:	2308      	movs	r3, #8
 8007218:	e7b1      	b.n	800717e <_strtol_l.isra.0+0x5e>
 800721a:	2c30      	cmp	r4, #48	; 0x30
 800721c:	d0a4      	beq.n	8007168 <_strtol_l.isra.0+0x48>
 800721e:	230a      	movs	r3, #10
 8007220:	e7ad      	b.n	800717e <_strtol_l.isra.0+0x5e>
 8007222:	bf00      	nop
 8007224:	0800a0c9 	.word	0x0800a0c9

08007228 <_strtol_r>:
 8007228:	f7ff bf7a 	b.w	8007120 <_strtol_l.isra.0>

0800722c <quorem>:
 800722c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007230:	6903      	ldr	r3, [r0, #16]
 8007232:	690c      	ldr	r4, [r1, #16]
 8007234:	42a3      	cmp	r3, r4
 8007236:	4607      	mov	r7, r0
 8007238:	f2c0 8081 	blt.w	800733e <quorem+0x112>
 800723c:	3c01      	subs	r4, #1
 800723e:	f101 0814 	add.w	r8, r1, #20
 8007242:	f100 0514 	add.w	r5, r0, #20
 8007246:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800724a:	9301      	str	r3, [sp, #4]
 800724c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007250:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007254:	3301      	adds	r3, #1
 8007256:	429a      	cmp	r2, r3
 8007258:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800725c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007260:	fbb2 f6f3 	udiv	r6, r2, r3
 8007264:	d331      	bcc.n	80072ca <quorem+0x9e>
 8007266:	f04f 0e00 	mov.w	lr, #0
 800726a:	4640      	mov	r0, r8
 800726c:	46ac      	mov	ip, r5
 800726e:	46f2      	mov	sl, lr
 8007270:	f850 2b04 	ldr.w	r2, [r0], #4
 8007274:	b293      	uxth	r3, r2
 8007276:	fb06 e303 	mla	r3, r6, r3, lr
 800727a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800727e:	b29b      	uxth	r3, r3
 8007280:	ebaa 0303 	sub.w	r3, sl, r3
 8007284:	0c12      	lsrs	r2, r2, #16
 8007286:	f8dc a000 	ldr.w	sl, [ip]
 800728a:	fb06 e202 	mla	r2, r6, r2, lr
 800728e:	fa13 f38a 	uxtah	r3, r3, sl
 8007292:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007296:	fa1f fa82 	uxth.w	sl, r2
 800729a:	f8dc 2000 	ldr.w	r2, [ip]
 800729e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80072a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072a6:	b29b      	uxth	r3, r3
 80072a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072ac:	4581      	cmp	r9, r0
 80072ae:	f84c 3b04 	str.w	r3, [ip], #4
 80072b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80072b6:	d2db      	bcs.n	8007270 <quorem+0x44>
 80072b8:	f855 300b 	ldr.w	r3, [r5, fp]
 80072bc:	b92b      	cbnz	r3, 80072ca <quorem+0x9e>
 80072be:	9b01      	ldr	r3, [sp, #4]
 80072c0:	3b04      	subs	r3, #4
 80072c2:	429d      	cmp	r5, r3
 80072c4:	461a      	mov	r2, r3
 80072c6:	d32e      	bcc.n	8007326 <quorem+0xfa>
 80072c8:	613c      	str	r4, [r7, #16]
 80072ca:	4638      	mov	r0, r7
 80072cc:	f001 fd84 	bl	8008dd8 <__mcmp>
 80072d0:	2800      	cmp	r0, #0
 80072d2:	db24      	blt.n	800731e <quorem+0xf2>
 80072d4:	3601      	adds	r6, #1
 80072d6:	4628      	mov	r0, r5
 80072d8:	f04f 0c00 	mov.w	ip, #0
 80072dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80072e0:	f8d0 e000 	ldr.w	lr, [r0]
 80072e4:	b293      	uxth	r3, r2
 80072e6:	ebac 0303 	sub.w	r3, ip, r3
 80072ea:	0c12      	lsrs	r2, r2, #16
 80072ec:	fa13 f38e 	uxtah	r3, r3, lr
 80072f0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80072f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072fe:	45c1      	cmp	r9, r8
 8007300:	f840 3b04 	str.w	r3, [r0], #4
 8007304:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007308:	d2e8      	bcs.n	80072dc <quorem+0xb0>
 800730a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800730e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007312:	b922      	cbnz	r2, 800731e <quorem+0xf2>
 8007314:	3b04      	subs	r3, #4
 8007316:	429d      	cmp	r5, r3
 8007318:	461a      	mov	r2, r3
 800731a:	d30a      	bcc.n	8007332 <quorem+0x106>
 800731c:	613c      	str	r4, [r7, #16]
 800731e:	4630      	mov	r0, r6
 8007320:	b003      	add	sp, #12
 8007322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007326:	6812      	ldr	r2, [r2, #0]
 8007328:	3b04      	subs	r3, #4
 800732a:	2a00      	cmp	r2, #0
 800732c:	d1cc      	bne.n	80072c8 <quorem+0x9c>
 800732e:	3c01      	subs	r4, #1
 8007330:	e7c7      	b.n	80072c2 <quorem+0x96>
 8007332:	6812      	ldr	r2, [r2, #0]
 8007334:	3b04      	subs	r3, #4
 8007336:	2a00      	cmp	r2, #0
 8007338:	d1f0      	bne.n	800731c <quorem+0xf0>
 800733a:	3c01      	subs	r4, #1
 800733c:	e7eb      	b.n	8007316 <quorem+0xea>
 800733e:	2000      	movs	r0, #0
 8007340:	e7ee      	b.n	8007320 <quorem+0xf4>
 8007342:	0000      	movs	r0, r0
 8007344:	0000      	movs	r0, r0
	...

08007348 <_dtoa_r>:
 8007348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800734c:	ed2d 8b02 	vpush	{d8}
 8007350:	ec57 6b10 	vmov	r6, r7, d0
 8007354:	b095      	sub	sp, #84	; 0x54
 8007356:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007358:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800735c:	9105      	str	r1, [sp, #20]
 800735e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007362:	4604      	mov	r4, r0
 8007364:	9209      	str	r2, [sp, #36]	; 0x24
 8007366:	930f      	str	r3, [sp, #60]	; 0x3c
 8007368:	b975      	cbnz	r5, 8007388 <_dtoa_r+0x40>
 800736a:	2010      	movs	r0, #16
 800736c:	f001 fa44 	bl	80087f8 <malloc>
 8007370:	4602      	mov	r2, r0
 8007372:	6260      	str	r0, [r4, #36]	; 0x24
 8007374:	b920      	cbnz	r0, 8007380 <_dtoa_r+0x38>
 8007376:	4bb2      	ldr	r3, [pc, #712]	; (8007640 <_dtoa_r+0x2f8>)
 8007378:	21ea      	movs	r1, #234	; 0xea
 800737a:	48b2      	ldr	r0, [pc, #712]	; (8007644 <_dtoa_r+0x2fc>)
 800737c:	f002 fbde 	bl	8009b3c <__assert_func>
 8007380:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007384:	6005      	str	r5, [r0, #0]
 8007386:	60c5      	str	r5, [r0, #12]
 8007388:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800738a:	6819      	ldr	r1, [r3, #0]
 800738c:	b151      	cbz	r1, 80073a4 <_dtoa_r+0x5c>
 800738e:	685a      	ldr	r2, [r3, #4]
 8007390:	604a      	str	r2, [r1, #4]
 8007392:	2301      	movs	r3, #1
 8007394:	4093      	lsls	r3, r2
 8007396:	608b      	str	r3, [r1, #8]
 8007398:	4620      	mov	r0, r4
 800739a:	f001 fa95 	bl	80088c8 <_Bfree>
 800739e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073a0:	2200      	movs	r2, #0
 80073a2:	601a      	str	r2, [r3, #0]
 80073a4:	1e3b      	subs	r3, r7, #0
 80073a6:	bfb9      	ittee	lt
 80073a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80073ac:	9303      	strlt	r3, [sp, #12]
 80073ae:	2300      	movge	r3, #0
 80073b0:	f8c8 3000 	strge.w	r3, [r8]
 80073b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80073b8:	4ba3      	ldr	r3, [pc, #652]	; (8007648 <_dtoa_r+0x300>)
 80073ba:	bfbc      	itt	lt
 80073bc:	2201      	movlt	r2, #1
 80073be:	f8c8 2000 	strlt.w	r2, [r8]
 80073c2:	ea33 0309 	bics.w	r3, r3, r9
 80073c6:	d11b      	bne.n	8007400 <_dtoa_r+0xb8>
 80073c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80073ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80073ce:	6013      	str	r3, [r2, #0]
 80073d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073d4:	4333      	orrs	r3, r6
 80073d6:	f000 857a 	beq.w	8007ece <_dtoa_r+0xb86>
 80073da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80073dc:	b963      	cbnz	r3, 80073f8 <_dtoa_r+0xb0>
 80073de:	4b9b      	ldr	r3, [pc, #620]	; (800764c <_dtoa_r+0x304>)
 80073e0:	e024      	b.n	800742c <_dtoa_r+0xe4>
 80073e2:	4b9b      	ldr	r3, [pc, #620]	; (8007650 <_dtoa_r+0x308>)
 80073e4:	9300      	str	r3, [sp, #0]
 80073e6:	3308      	adds	r3, #8
 80073e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80073ea:	6013      	str	r3, [r2, #0]
 80073ec:	9800      	ldr	r0, [sp, #0]
 80073ee:	b015      	add	sp, #84	; 0x54
 80073f0:	ecbd 8b02 	vpop	{d8}
 80073f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073f8:	4b94      	ldr	r3, [pc, #592]	; (800764c <_dtoa_r+0x304>)
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	3303      	adds	r3, #3
 80073fe:	e7f3      	b.n	80073e8 <_dtoa_r+0xa0>
 8007400:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007404:	2200      	movs	r2, #0
 8007406:	ec51 0b17 	vmov	r0, r1, d7
 800740a:	2300      	movs	r3, #0
 800740c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007410:	f7f9 fb82 	bl	8000b18 <__aeabi_dcmpeq>
 8007414:	4680      	mov	r8, r0
 8007416:	b158      	cbz	r0, 8007430 <_dtoa_r+0xe8>
 8007418:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800741a:	2301      	movs	r3, #1
 800741c:	6013      	str	r3, [r2, #0]
 800741e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007420:	2b00      	cmp	r3, #0
 8007422:	f000 8551 	beq.w	8007ec8 <_dtoa_r+0xb80>
 8007426:	488b      	ldr	r0, [pc, #556]	; (8007654 <_dtoa_r+0x30c>)
 8007428:	6018      	str	r0, [r3, #0]
 800742a:	1e43      	subs	r3, r0, #1
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	e7dd      	b.n	80073ec <_dtoa_r+0xa4>
 8007430:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007434:	aa12      	add	r2, sp, #72	; 0x48
 8007436:	a913      	add	r1, sp, #76	; 0x4c
 8007438:	4620      	mov	r0, r4
 800743a:	f001 fded 	bl	8009018 <__d2b>
 800743e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007442:	4683      	mov	fp, r0
 8007444:	2d00      	cmp	r5, #0
 8007446:	d07c      	beq.n	8007542 <_dtoa_r+0x1fa>
 8007448:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800744a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800744e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007452:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007456:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800745a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800745e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007462:	4b7d      	ldr	r3, [pc, #500]	; (8007658 <_dtoa_r+0x310>)
 8007464:	2200      	movs	r2, #0
 8007466:	4630      	mov	r0, r6
 8007468:	4639      	mov	r1, r7
 800746a:	f7f8 ff35 	bl	80002d8 <__aeabi_dsub>
 800746e:	a36e      	add	r3, pc, #440	; (adr r3, 8007628 <_dtoa_r+0x2e0>)
 8007470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007474:	f7f9 f8e8 	bl	8000648 <__aeabi_dmul>
 8007478:	a36d      	add	r3, pc, #436	; (adr r3, 8007630 <_dtoa_r+0x2e8>)
 800747a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747e:	f7f8 ff2d 	bl	80002dc <__adddf3>
 8007482:	4606      	mov	r6, r0
 8007484:	4628      	mov	r0, r5
 8007486:	460f      	mov	r7, r1
 8007488:	f7f9 f874 	bl	8000574 <__aeabi_i2d>
 800748c:	a36a      	add	r3, pc, #424	; (adr r3, 8007638 <_dtoa_r+0x2f0>)
 800748e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007492:	f7f9 f8d9 	bl	8000648 <__aeabi_dmul>
 8007496:	4602      	mov	r2, r0
 8007498:	460b      	mov	r3, r1
 800749a:	4630      	mov	r0, r6
 800749c:	4639      	mov	r1, r7
 800749e:	f7f8 ff1d 	bl	80002dc <__adddf3>
 80074a2:	4606      	mov	r6, r0
 80074a4:	460f      	mov	r7, r1
 80074a6:	f7f9 fb7f 	bl	8000ba8 <__aeabi_d2iz>
 80074aa:	2200      	movs	r2, #0
 80074ac:	4682      	mov	sl, r0
 80074ae:	2300      	movs	r3, #0
 80074b0:	4630      	mov	r0, r6
 80074b2:	4639      	mov	r1, r7
 80074b4:	f7f9 fb3a 	bl	8000b2c <__aeabi_dcmplt>
 80074b8:	b148      	cbz	r0, 80074ce <_dtoa_r+0x186>
 80074ba:	4650      	mov	r0, sl
 80074bc:	f7f9 f85a 	bl	8000574 <__aeabi_i2d>
 80074c0:	4632      	mov	r2, r6
 80074c2:	463b      	mov	r3, r7
 80074c4:	f7f9 fb28 	bl	8000b18 <__aeabi_dcmpeq>
 80074c8:	b908      	cbnz	r0, 80074ce <_dtoa_r+0x186>
 80074ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074ce:	f1ba 0f16 	cmp.w	sl, #22
 80074d2:	d854      	bhi.n	800757e <_dtoa_r+0x236>
 80074d4:	4b61      	ldr	r3, [pc, #388]	; (800765c <_dtoa_r+0x314>)
 80074d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80074da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80074e2:	f7f9 fb23 	bl	8000b2c <__aeabi_dcmplt>
 80074e6:	2800      	cmp	r0, #0
 80074e8:	d04b      	beq.n	8007582 <_dtoa_r+0x23a>
 80074ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074ee:	2300      	movs	r3, #0
 80074f0:	930e      	str	r3, [sp, #56]	; 0x38
 80074f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80074f4:	1b5d      	subs	r5, r3, r5
 80074f6:	1e6b      	subs	r3, r5, #1
 80074f8:	9304      	str	r3, [sp, #16]
 80074fa:	bf43      	ittte	mi
 80074fc:	2300      	movmi	r3, #0
 80074fe:	f1c5 0801 	rsbmi	r8, r5, #1
 8007502:	9304      	strmi	r3, [sp, #16]
 8007504:	f04f 0800 	movpl.w	r8, #0
 8007508:	f1ba 0f00 	cmp.w	sl, #0
 800750c:	db3b      	blt.n	8007586 <_dtoa_r+0x23e>
 800750e:	9b04      	ldr	r3, [sp, #16]
 8007510:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007514:	4453      	add	r3, sl
 8007516:	9304      	str	r3, [sp, #16]
 8007518:	2300      	movs	r3, #0
 800751a:	9306      	str	r3, [sp, #24]
 800751c:	9b05      	ldr	r3, [sp, #20]
 800751e:	2b09      	cmp	r3, #9
 8007520:	d869      	bhi.n	80075f6 <_dtoa_r+0x2ae>
 8007522:	2b05      	cmp	r3, #5
 8007524:	bfc4      	itt	gt
 8007526:	3b04      	subgt	r3, #4
 8007528:	9305      	strgt	r3, [sp, #20]
 800752a:	9b05      	ldr	r3, [sp, #20]
 800752c:	f1a3 0302 	sub.w	r3, r3, #2
 8007530:	bfcc      	ite	gt
 8007532:	2500      	movgt	r5, #0
 8007534:	2501      	movle	r5, #1
 8007536:	2b03      	cmp	r3, #3
 8007538:	d869      	bhi.n	800760e <_dtoa_r+0x2c6>
 800753a:	e8df f003 	tbb	[pc, r3]
 800753e:	4e2c      	.short	0x4e2c
 8007540:	5a4c      	.short	0x5a4c
 8007542:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007546:	441d      	add	r5, r3
 8007548:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800754c:	2b20      	cmp	r3, #32
 800754e:	bfc1      	itttt	gt
 8007550:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007554:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007558:	fa09 f303 	lslgt.w	r3, r9, r3
 800755c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007560:	bfda      	itte	le
 8007562:	f1c3 0320 	rsble	r3, r3, #32
 8007566:	fa06 f003 	lslle.w	r0, r6, r3
 800756a:	4318      	orrgt	r0, r3
 800756c:	f7f8 fff2 	bl	8000554 <__aeabi_ui2d>
 8007570:	2301      	movs	r3, #1
 8007572:	4606      	mov	r6, r0
 8007574:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007578:	3d01      	subs	r5, #1
 800757a:	9310      	str	r3, [sp, #64]	; 0x40
 800757c:	e771      	b.n	8007462 <_dtoa_r+0x11a>
 800757e:	2301      	movs	r3, #1
 8007580:	e7b6      	b.n	80074f0 <_dtoa_r+0x1a8>
 8007582:	900e      	str	r0, [sp, #56]	; 0x38
 8007584:	e7b5      	b.n	80074f2 <_dtoa_r+0x1aa>
 8007586:	f1ca 0300 	rsb	r3, sl, #0
 800758a:	9306      	str	r3, [sp, #24]
 800758c:	2300      	movs	r3, #0
 800758e:	eba8 080a 	sub.w	r8, r8, sl
 8007592:	930d      	str	r3, [sp, #52]	; 0x34
 8007594:	e7c2      	b.n	800751c <_dtoa_r+0x1d4>
 8007596:	2300      	movs	r3, #0
 8007598:	9308      	str	r3, [sp, #32]
 800759a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800759c:	2b00      	cmp	r3, #0
 800759e:	dc39      	bgt.n	8007614 <_dtoa_r+0x2cc>
 80075a0:	f04f 0901 	mov.w	r9, #1
 80075a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80075a8:	464b      	mov	r3, r9
 80075aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80075ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80075b0:	2200      	movs	r2, #0
 80075b2:	6042      	str	r2, [r0, #4]
 80075b4:	2204      	movs	r2, #4
 80075b6:	f102 0614 	add.w	r6, r2, #20
 80075ba:	429e      	cmp	r6, r3
 80075bc:	6841      	ldr	r1, [r0, #4]
 80075be:	d92f      	bls.n	8007620 <_dtoa_r+0x2d8>
 80075c0:	4620      	mov	r0, r4
 80075c2:	f001 f941 	bl	8008848 <_Balloc>
 80075c6:	9000      	str	r0, [sp, #0]
 80075c8:	2800      	cmp	r0, #0
 80075ca:	d14b      	bne.n	8007664 <_dtoa_r+0x31c>
 80075cc:	4b24      	ldr	r3, [pc, #144]	; (8007660 <_dtoa_r+0x318>)
 80075ce:	4602      	mov	r2, r0
 80075d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80075d4:	e6d1      	b.n	800737a <_dtoa_r+0x32>
 80075d6:	2301      	movs	r3, #1
 80075d8:	e7de      	b.n	8007598 <_dtoa_r+0x250>
 80075da:	2300      	movs	r3, #0
 80075dc:	9308      	str	r3, [sp, #32]
 80075de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075e0:	eb0a 0903 	add.w	r9, sl, r3
 80075e4:	f109 0301 	add.w	r3, r9, #1
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	9301      	str	r3, [sp, #4]
 80075ec:	bfb8      	it	lt
 80075ee:	2301      	movlt	r3, #1
 80075f0:	e7dd      	b.n	80075ae <_dtoa_r+0x266>
 80075f2:	2301      	movs	r3, #1
 80075f4:	e7f2      	b.n	80075dc <_dtoa_r+0x294>
 80075f6:	2501      	movs	r5, #1
 80075f8:	2300      	movs	r3, #0
 80075fa:	9305      	str	r3, [sp, #20]
 80075fc:	9508      	str	r5, [sp, #32]
 80075fe:	f04f 39ff 	mov.w	r9, #4294967295
 8007602:	2200      	movs	r2, #0
 8007604:	f8cd 9004 	str.w	r9, [sp, #4]
 8007608:	2312      	movs	r3, #18
 800760a:	9209      	str	r2, [sp, #36]	; 0x24
 800760c:	e7cf      	b.n	80075ae <_dtoa_r+0x266>
 800760e:	2301      	movs	r3, #1
 8007610:	9308      	str	r3, [sp, #32]
 8007612:	e7f4      	b.n	80075fe <_dtoa_r+0x2b6>
 8007614:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007618:	f8cd 9004 	str.w	r9, [sp, #4]
 800761c:	464b      	mov	r3, r9
 800761e:	e7c6      	b.n	80075ae <_dtoa_r+0x266>
 8007620:	3101      	adds	r1, #1
 8007622:	6041      	str	r1, [r0, #4]
 8007624:	0052      	lsls	r2, r2, #1
 8007626:	e7c6      	b.n	80075b6 <_dtoa_r+0x26e>
 8007628:	636f4361 	.word	0x636f4361
 800762c:	3fd287a7 	.word	0x3fd287a7
 8007630:	8b60c8b3 	.word	0x8b60c8b3
 8007634:	3fc68a28 	.word	0x3fc68a28
 8007638:	509f79fb 	.word	0x509f79fb
 800763c:	3fd34413 	.word	0x3fd34413
 8007640:	0800a1d6 	.word	0x0800a1d6
 8007644:	0800a1ed 	.word	0x0800a1ed
 8007648:	7ff00000 	.word	0x7ff00000
 800764c:	0800a1d2 	.word	0x0800a1d2
 8007650:	0800a1c9 	.word	0x0800a1c9
 8007654:	0800a04d 	.word	0x0800a04d
 8007658:	3ff80000 	.word	0x3ff80000
 800765c:	0800a3c8 	.word	0x0800a3c8
 8007660:	0800a24c 	.word	0x0800a24c
 8007664:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007666:	9a00      	ldr	r2, [sp, #0]
 8007668:	601a      	str	r2, [r3, #0]
 800766a:	9b01      	ldr	r3, [sp, #4]
 800766c:	2b0e      	cmp	r3, #14
 800766e:	f200 80ad 	bhi.w	80077cc <_dtoa_r+0x484>
 8007672:	2d00      	cmp	r5, #0
 8007674:	f000 80aa 	beq.w	80077cc <_dtoa_r+0x484>
 8007678:	f1ba 0f00 	cmp.w	sl, #0
 800767c:	dd36      	ble.n	80076ec <_dtoa_r+0x3a4>
 800767e:	4ac3      	ldr	r2, [pc, #780]	; (800798c <_dtoa_r+0x644>)
 8007680:	f00a 030f 	and.w	r3, sl, #15
 8007684:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007688:	ed93 7b00 	vldr	d7, [r3]
 800768c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007690:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007694:	eeb0 8a47 	vmov.f32	s16, s14
 8007698:	eef0 8a67 	vmov.f32	s17, s15
 800769c:	d016      	beq.n	80076cc <_dtoa_r+0x384>
 800769e:	4bbc      	ldr	r3, [pc, #752]	; (8007990 <_dtoa_r+0x648>)
 80076a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80076a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076a8:	f7f9 f8f8 	bl	800089c <__aeabi_ddiv>
 80076ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076b0:	f007 070f 	and.w	r7, r7, #15
 80076b4:	2503      	movs	r5, #3
 80076b6:	4eb6      	ldr	r6, [pc, #728]	; (8007990 <_dtoa_r+0x648>)
 80076b8:	b957      	cbnz	r7, 80076d0 <_dtoa_r+0x388>
 80076ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076be:	ec53 2b18 	vmov	r2, r3, d8
 80076c2:	f7f9 f8eb 	bl	800089c <__aeabi_ddiv>
 80076c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076ca:	e029      	b.n	8007720 <_dtoa_r+0x3d8>
 80076cc:	2502      	movs	r5, #2
 80076ce:	e7f2      	b.n	80076b6 <_dtoa_r+0x36e>
 80076d0:	07f9      	lsls	r1, r7, #31
 80076d2:	d508      	bpl.n	80076e6 <_dtoa_r+0x39e>
 80076d4:	ec51 0b18 	vmov	r0, r1, d8
 80076d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80076dc:	f7f8 ffb4 	bl	8000648 <__aeabi_dmul>
 80076e0:	ec41 0b18 	vmov	d8, r0, r1
 80076e4:	3501      	adds	r5, #1
 80076e6:	107f      	asrs	r7, r7, #1
 80076e8:	3608      	adds	r6, #8
 80076ea:	e7e5      	b.n	80076b8 <_dtoa_r+0x370>
 80076ec:	f000 80a6 	beq.w	800783c <_dtoa_r+0x4f4>
 80076f0:	f1ca 0600 	rsb	r6, sl, #0
 80076f4:	4ba5      	ldr	r3, [pc, #660]	; (800798c <_dtoa_r+0x644>)
 80076f6:	4fa6      	ldr	r7, [pc, #664]	; (8007990 <_dtoa_r+0x648>)
 80076f8:	f006 020f 	and.w	r2, r6, #15
 80076fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007704:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007708:	f7f8 ff9e 	bl	8000648 <__aeabi_dmul>
 800770c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007710:	1136      	asrs	r6, r6, #4
 8007712:	2300      	movs	r3, #0
 8007714:	2502      	movs	r5, #2
 8007716:	2e00      	cmp	r6, #0
 8007718:	f040 8085 	bne.w	8007826 <_dtoa_r+0x4de>
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1d2      	bne.n	80076c6 <_dtoa_r+0x37e>
 8007720:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007722:	2b00      	cmp	r3, #0
 8007724:	f000 808c 	beq.w	8007840 <_dtoa_r+0x4f8>
 8007728:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800772c:	4b99      	ldr	r3, [pc, #612]	; (8007994 <_dtoa_r+0x64c>)
 800772e:	2200      	movs	r2, #0
 8007730:	4630      	mov	r0, r6
 8007732:	4639      	mov	r1, r7
 8007734:	f7f9 f9fa 	bl	8000b2c <__aeabi_dcmplt>
 8007738:	2800      	cmp	r0, #0
 800773a:	f000 8081 	beq.w	8007840 <_dtoa_r+0x4f8>
 800773e:	9b01      	ldr	r3, [sp, #4]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d07d      	beq.n	8007840 <_dtoa_r+0x4f8>
 8007744:	f1b9 0f00 	cmp.w	r9, #0
 8007748:	dd3c      	ble.n	80077c4 <_dtoa_r+0x47c>
 800774a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800774e:	9307      	str	r3, [sp, #28]
 8007750:	2200      	movs	r2, #0
 8007752:	4b91      	ldr	r3, [pc, #580]	; (8007998 <_dtoa_r+0x650>)
 8007754:	4630      	mov	r0, r6
 8007756:	4639      	mov	r1, r7
 8007758:	f7f8 ff76 	bl	8000648 <__aeabi_dmul>
 800775c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007760:	3501      	adds	r5, #1
 8007762:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007766:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800776a:	4628      	mov	r0, r5
 800776c:	f7f8 ff02 	bl	8000574 <__aeabi_i2d>
 8007770:	4632      	mov	r2, r6
 8007772:	463b      	mov	r3, r7
 8007774:	f7f8 ff68 	bl	8000648 <__aeabi_dmul>
 8007778:	4b88      	ldr	r3, [pc, #544]	; (800799c <_dtoa_r+0x654>)
 800777a:	2200      	movs	r2, #0
 800777c:	f7f8 fdae 	bl	80002dc <__adddf3>
 8007780:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007784:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007788:	9303      	str	r3, [sp, #12]
 800778a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800778c:	2b00      	cmp	r3, #0
 800778e:	d15c      	bne.n	800784a <_dtoa_r+0x502>
 8007790:	4b83      	ldr	r3, [pc, #524]	; (80079a0 <_dtoa_r+0x658>)
 8007792:	2200      	movs	r2, #0
 8007794:	4630      	mov	r0, r6
 8007796:	4639      	mov	r1, r7
 8007798:	f7f8 fd9e 	bl	80002d8 <__aeabi_dsub>
 800779c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077a0:	4606      	mov	r6, r0
 80077a2:	460f      	mov	r7, r1
 80077a4:	f7f9 f9e0 	bl	8000b68 <__aeabi_dcmpgt>
 80077a8:	2800      	cmp	r0, #0
 80077aa:	f040 8296 	bne.w	8007cda <_dtoa_r+0x992>
 80077ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80077b2:	4630      	mov	r0, r6
 80077b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077b8:	4639      	mov	r1, r7
 80077ba:	f7f9 f9b7 	bl	8000b2c <__aeabi_dcmplt>
 80077be:	2800      	cmp	r0, #0
 80077c0:	f040 8288 	bne.w	8007cd4 <_dtoa_r+0x98c>
 80077c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80077c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80077cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f2c0 8158 	blt.w	8007a84 <_dtoa_r+0x73c>
 80077d4:	f1ba 0f0e 	cmp.w	sl, #14
 80077d8:	f300 8154 	bgt.w	8007a84 <_dtoa_r+0x73c>
 80077dc:	4b6b      	ldr	r3, [pc, #428]	; (800798c <_dtoa_r+0x644>)
 80077de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80077e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f280 80e3 	bge.w	80079b4 <_dtoa_r+0x66c>
 80077ee:	9b01      	ldr	r3, [sp, #4]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f300 80df 	bgt.w	80079b4 <_dtoa_r+0x66c>
 80077f6:	f040 826d 	bne.w	8007cd4 <_dtoa_r+0x98c>
 80077fa:	4b69      	ldr	r3, [pc, #420]	; (80079a0 <_dtoa_r+0x658>)
 80077fc:	2200      	movs	r2, #0
 80077fe:	4640      	mov	r0, r8
 8007800:	4649      	mov	r1, r9
 8007802:	f7f8 ff21 	bl	8000648 <__aeabi_dmul>
 8007806:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800780a:	f7f9 f9a3 	bl	8000b54 <__aeabi_dcmpge>
 800780e:	9e01      	ldr	r6, [sp, #4]
 8007810:	4637      	mov	r7, r6
 8007812:	2800      	cmp	r0, #0
 8007814:	f040 8243 	bne.w	8007c9e <_dtoa_r+0x956>
 8007818:	9d00      	ldr	r5, [sp, #0]
 800781a:	2331      	movs	r3, #49	; 0x31
 800781c:	f805 3b01 	strb.w	r3, [r5], #1
 8007820:	f10a 0a01 	add.w	sl, sl, #1
 8007824:	e23f      	b.n	8007ca6 <_dtoa_r+0x95e>
 8007826:	07f2      	lsls	r2, r6, #31
 8007828:	d505      	bpl.n	8007836 <_dtoa_r+0x4ee>
 800782a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800782e:	f7f8 ff0b 	bl	8000648 <__aeabi_dmul>
 8007832:	3501      	adds	r5, #1
 8007834:	2301      	movs	r3, #1
 8007836:	1076      	asrs	r6, r6, #1
 8007838:	3708      	adds	r7, #8
 800783a:	e76c      	b.n	8007716 <_dtoa_r+0x3ce>
 800783c:	2502      	movs	r5, #2
 800783e:	e76f      	b.n	8007720 <_dtoa_r+0x3d8>
 8007840:	9b01      	ldr	r3, [sp, #4]
 8007842:	f8cd a01c 	str.w	sl, [sp, #28]
 8007846:	930c      	str	r3, [sp, #48]	; 0x30
 8007848:	e78d      	b.n	8007766 <_dtoa_r+0x41e>
 800784a:	9900      	ldr	r1, [sp, #0]
 800784c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800784e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007850:	4b4e      	ldr	r3, [pc, #312]	; (800798c <_dtoa_r+0x644>)
 8007852:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007856:	4401      	add	r1, r0
 8007858:	9102      	str	r1, [sp, #8]
 800785a:	9908      	ldr	r1, [sp, #32]
 800785c:	eeb0 8a47 	vmov.f32	s16, s14
 8007860:	eef0 8a67 	vmov.f32	s17, s15
 8007864:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007868:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800786c:	2900      	cmp	r1, #0
 800786e:	d045      	beq.n	80078fc <_dtoa_r+0x5b4>
 8007870:	494c      	ldr	r1, [pc, #304]	; (80079a4 <_dtoa_r+0x65c>)
 8007872:	2000      	movs	r0, #0
 8007874:	f7f9 f812 	bl	800089c <__aeabi_ddiv>
 8007878:	ec53 2b18 	vmov	r2, r3, d8
 800787c:	f7f8 fd2c 	bl	80002d8 <__aeabi_dsub>
 8007880:	9d00      	ldr	r5, [sp, #0]
 8007882:	ec41 0b18 	vmov	d8, r0, r1
 8007886:	4639      	mov	r1, r7
 8007888:	4630      	mov	r0, r6
 800788a:	f7f9 f98d 	bl	8000ba8 <__aeabi_d2iz>
 800788e:	900c      	str	r0, [sp, #48]	; 0x30
 8007890:	f7f8 fe70 	bl	8000574 <__aeabi_i2d>
 8007894:	4602      	mov	r2, r0
 8007896:	460b      	mov	r3, r1
 8007898:	4630      	mov	r0, r6
 800789a:	4639      	mov	r1, r7
 800789c:	f7f8 fd1c 	bl	80002d8 <__aeabi_dsub>
 80078a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078a2:	3330      	adds	r3, #48	; 0x30
 80078a4:	f805 3b01 	strb.w	r3, [r5], #1
 80078a8:	ec53 2b18 	vmov	r2, r3, d8
 80078ac:	4606      	mov	r6, r0
 80078ae:	460f      	mov	r7, r1
 80078b0:	f7f9 f93c 	bl	8000b2c <__aeabi_dcmplt>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	d165      	bne.n	8007984 <_dtoa_r+0x63c>
 80078b8:	4632      	mov	r2, r6
 80078ba:	463b      	mov	r3, r7
 80078bc:	4935      	ldr	r1, [pc, #212]	; (8007994 <_dtoa_r+0x64c>)
 80078be:	2000      	movs	r0, #0
 80078c0:	f7f8 fd0a 	bl	80002d8 <__aeabi_dsub>
 80078c4:	ec53 2b18 	vmov	r2, r3, d8
 80078c8:	f7f9 f930 	bl	8000b2c <__aeabi_dcmplt>
 80078cc:	2800      	cmp	r0, #0
 80078ce:	f040 80b9 	bne.w	8007a44 <_dtoa_r+0x6fc>
 80078d2:	9b02      	ldr	r3, [sp, #8]
 80078d4:	429d      	cmp	r5, r3
 80078d6:	f43f af75 	beq.w	80077c4 <_dtoa_r+0x47c>
 80078da:	4b2f      	ldr	r3, [pc, #188]	; (8007998 <_dtoa_r+0x650>)
 80078dc:	ec51 0b18 	vmov	r0, r1, d8
 80078e0:	2200      	movs	r2, #0
 80078e2:	f7f8 feb1 	bl	8000648 <__aeabi_dmul>
 80078e6:	4b2c      	ldr	r3, [pc, #176]	; (8007998 <_dtoa_r+0x650>)
 80078e8:	ec41 0b18 	vmov	d8, r0, r1
 80078ec:	2200      	movs	r2, #0
 80078ee:	4630      	mov	r0, r6
 80078f0:	4639      	mov	r1, r7
 80078f2:	f7f8 fea9 	bl	8000648 <__aeabi_dmul>
 80078f6:	4606      	mov	r6, r0
 80078f8:	460f      	mov	r7, r1
 80078fa:	e7c4      	b.n	8007886 <_dtoa_r+0x53e>
 80078fc:	ec51 0b17 	vmov	r0, r1, d7
 8007900:	f7f8 fea2 	bl	8000648 <__aeabi_dmul>
 8007904:	9b02      	ldr	r3, [sp, #8]
 8007906:	9d00      	ldr	r5, [sp, #0]
 8007908:	930c      	str	r3, [sp, #48]	; 0x30
 800790a:	ec41 0b18 	vmov	d8, r0, r1
 800790e:	4639      	mov	r1, r7
 8007910:	4630      	mov	r0, r6
 8007912:	f7f9 f949 	bl	8000ba8 <__aeabi_d2iz>
 8007916:	9011      	str	r0, [sp, #68]	; 0x44
 8007918:	f7f8 fe2c 	bl	8000574 <__aeabi_i2d>
 800791c:	4602      	mov	r2, r0
 800791e:	460b      	mov	r3, r1
 8007920:	4630      	mov	r0, r6
 8007922:	4639      	mov	r1, r7
 8007924:	f7f8 fcd8 	bl	80002d8 <__aeabi_dsub>
 8007928:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800792a:	3330      	adds	r3, #48	; 0x30
 800792c:	f805 3b01 	strb.w	r3, [r5], #1
 8007930:	9b02      	ldr	r3, [sp, #8]
 8007932:	429d      	cmp	r5, r3
 8007934:	4606      	mov	r6, r0
 8007936:	460f      	mov	r7, r1
 8007938:	f04f 0200 	mov.w	r2, #0
 800793c:	d134      	bne.n	80079a8 <_dtoa_r+0x660>
 800793e:	4b19      	ldr	r3, [pc, #100]	; (80079a4 <_dtoa_r+0x65c>)
 8007940:	ec51 0b18 	vmov	r0, r1, d8
 8007944:	f7f8 fcca 	bl	80002dc <__adddf3>
 8007948:	4602      	mov	r2, r0
 800794a:	460b      	mov	r3, r1
 800794c:	4630      	mov	r0, r6
 800794e:	4639      	mov	r1, r7
 8007950:	f7f9 f90a 	bl	8000b68 <__aeabi_dcmpgt>
 8007954:	2800      	cmp	r0, #0
 8007956:	d175      	bne.n	8007a44 <_dtoa_r+0x6fc>
 8007958:	ec53 2b18 	vmov	r2, r3, d8
 800795c:	4911      	ldr	r1, [pc, #68]	; (80079a4 <_dtoa_r+0x65c>)
 800795e:	2000      	movs	r0, #0
 8007960:	f7f8 fcba 	bl	80002d8 <__aeabi_dsub>
 8007964:	4602      	mov	r2, r0
 8007966:	460b      	mov	r3, r1
 8007968:	4630      	mov	r0, r6
 800796a:	4639      	mov	r1, r7
 800796c:	f7f9 f8de 	bl	8000b2c <__aeabi_dcmplt>
 8007970:	2800      	cmp	r0, #0
 8007972:	f43f af27 	beq.w	80077c4 <_dtoa_r+0x47c>
 8007976:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007978:	1e6b      	subs	r3, r5, #1
 800797a:	930c      	str	r3, [sp, #48]	; 0x30
 800797c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007980:	2b30      	cmp	r3, #48	; 0x30
 8007982:	d0f8      	beq.n	8007976 <_dtoa_r+0x62e>
 8007984:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007988:	e04a      	b.n	8007a20 <_dtoa_r+0x6d8>
 800798a:	bf00      	nop
 800798c:	0800a3c8 	.word	0x0800a3c8
 8007990:	0800a3a0 	.word	0x0800a3a0
 8007994:	3ff00000 	.word	0x3ff00000
 8007998:	40240000 	.word	0x40240000
 800799c:	401c0000 	.word	0x401c0000
 80079a0:	40140000 	.word	0x40140000
 80079a4:	3fe00000 	.word	0x3fe00000
 80079a8:	4baf      	ldr	r3, [pc, #700]	; (8007c68 <_dtoa_r+0x920>)
 80079aa:	f7f8 fe4d 	bl	8000648 <__aeabi_dmul>
 80079ae:	4606      	mov	r6, r0
 80079b0:	460f      	mov	r7, r1
 80079b2:	e7ac      	b.n	800790e <_dtoa_r+0x5c6>
 80079b4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80079b8:	9d00      	ldr	r5, [sp, #0]
 80079ba:	4642      	mov	r2, r8
 80079bc:	464b      	mov	r3, r9
 80079be:	4630      	mov	r0, r6
 80079c0:	4639      	mov	r1, r7
 80079c2:	f7f8 ff6b 	bl	800089c <__aeabi_ddiv>
 80079c6:	f7f9 f8ef 	bl	8000ba8 <__aeabi_d2iz>
 80079ca:	9002      	str	r0, [sp, #8]
 80079cc:	f7f8 fdd2 	bl	8000574 <__aeabi_i2d>
 80079d0:	4642      	mov	r2, r8
 80079d2:	464b      	mov	r3, r9
 80079d4:	f7f8 fe38 	bl	8000648 <__aeabi_dmul>
 80079d8:	4602      	mov	r2, r0
 80079da:	460b      	mov	r3, r1
 80079dc:	4630      	mov	r0, r6
 80079de:	4639      	mov	r1, r7
 80079e0:	f7f8 fc7a 	bl	80002d8 <__aeabi_dsub>
 80079e4:	9e02      	ldr	r6, [sp, #8]
 80079e6:	9f01      	ldr	r7, [sp, #4]
 80079e8:	3630      	adds	r6, #48	; 0x30
 80079ea:	f805 6b01 	strb.w	r6, [r5], #1
 80079ee:	9e00      	ldr	r6, [sp, #0]
 80079f0:	1bae      	subs	r6, r5, r6
 80079f2:	42b7      	cmp	r7, r6
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	d137      	bne.n	8007a6a <_dtoa_r+0x722>
 80079fa:	f7f8 fc6f 	bl	80002dc <__adddf3>
 80079fe:	4642      	mov	r2, r8
 8007a00:	464b      	mov	r3, r9
 8007a02:	4606      	mov	r6, r0
 8007a04:	460f      	mov	r7, r1
 8007a06:	f7f9 f8af 	bl	8000b68 <__aeabi_dcmpgt>
 8007a0a:	b9c8      	cbnz	r0, 8007a40 <_dtoa_r+0x6f8>
 8007a0c:	4642      	mov	r2, r8
 8007a0e:	464b      	mov	r3, r9
 8007a10:	4630      	mov	r0, r6
 8007a12:	4639      	mov	r1, r7
 8007a14:	f7f9 f880 	bl	8000b18 <__aeabi_dcmpeq>
 8007a18:	b110      	cbz	r0, 8007a20 <_dtoa_r+0x6d8>
 8007a1a:	9b02      	ldr	r3, [sp, #8]
 8007a1c:	07d9      	lsls	r1, r3, #31
 8007a1e:	d40f      	bmi.n	8007a40 <_dtoa_r+0x6f8>
 8007a20:	4620      	mov	r0, r4
 8007a22:	4659      	mov	r1, fp
 8007a24:	f000 ff50 	bl	80088c8 <_Bfree>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	702b      	strb	r3, [r5, #0]
 8007a2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a2e:	f10a 0001 	add.w	r0, sl, #1
 8007a32:	6018      	str	r0, [r3, #0]
 8007a34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	f43f acd8 	beq.w	80073ec <_dtoa_r+0xa4>
 8007a3c:	601d      	str	r5, [r3, #0]
 8007a3e:	e4d5      	b.n	80073ec <_dtoa_r+0xa4>
 8007a40:	f8cd a01c 	str.w	sl, [sp, #28]
 8007a44:	462b      	mov	r3, r5
 8007a46:	461d      	mov	r5, r3
 8007a48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a4c:	2a39      	cmp	r2, #57	; 0x39
 8007a4e:	d108      	bne.n	8007a62 <_dtoa_r+0x71a>
 8007a50:	9a00      	ldr	r2, [sp, #0]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d1f7      	bne.n	8007a46 <_dtoa_r+0x6fe>
 8007a56:	9a07      	ldr	r2, [sp, #28]
 8007a58:	9900      	ldr	r1, [sp, #0]
 8007a5a:	3201      	adds	r2, #1
 8007a5c:	9207      	str	r2, [sp, #28]
 8007a5e:	2230      	movs	r2, #48	; 0x30
 8007a60:	700a      	strb	r2, [r1, #0]
 8007a62:	781a      	ldrb	r2, [r3, #0]
 8007a64:	3201      	adds	r2, #1
 8007a66:	701a      	strb	r2, [r3, #0]
 8007a68:	e78c      	b.n	8007984 <_dtoa_r+0x63c>
 8007a6a:	4b7f      	ldr	r3, [pc, #508]	; (8007c68 <_dtoa_r+0x920>)
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f7f8 fdeb 	bl	8000648 <__aeabi_dmul>
 8007a72:	2200      	movs	r2, #0
 8007a74:	2300      	movs	r3, #0
 8007a76:	4606      	mov	r6, r0
 8007a78:	460f      	mov	r7, r1
 8007a7a:	f7f9 f84d 	bl	8000b18 <__aeabi_dcmpeq>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	d09b      	beq.n	80079ba <_dtoa_r+0x672>
 8007a82:	e7cd      	b.n	8007a20 <_dtoa_r+0x6d8>
 8007a84:	9a08      	ldr	r2, [sp, #32]
 8007a86:	2a00      	cmp	r2, #0
 8007a88:	f000 80c4 	beq.w	8007c14 <_dtoa_r+0x8cc>
 8007a8c:	9a05      	ldr	r2, [sp, #20]
 8007a8e:	2a01      	cmp	r2, #1
 8007a90:	f300 80a8 	bgt.w	8007be4 <_dtoa_r+0x89c>
 8007a94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007a96:	2a00      	cmp	r2, #0
 8007a98:	f000 80a0 	beq.w	8007bdc <_dtoa_r+0x894>
 8007a9c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007aa0:	9e06      	ldr	r6, [sp, #24]
 8007aa2:	4645      	mov	r5, r8
 8007aa4:	9a04      	ldr	r2, [sp, #16]
 8007aa6:	2101      	movs	r1, #1
 8007aa8:	441a      	add	r2, r3
 8007aaa:	4620      	mov	r0, r4
 8007aac:	4498      	add	r8, r3
 8007aae:	9204      	str	r2, [sp, #16]
 8007ab0:	f001 f810 	bl	8008ad4 <__i2b>
 8007ab4:	4607      	mov	r7, r0
 8007ab6:	2d00      	cmp	r5, #0
 8007ab8:	dd0b      	ble.n	8007ad2 <_dtoa_r+0x78a>
 8007aba:	9b04      	ldr	r3, [sp, #16]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	dd08      	ble.n	8007ad2 <_dtoa_r+0x78a>
 8007ac0:	42ab      	cmp	r3, r5
 8007ac2:	9a04      	ldr	r2, [sp, #16]
 8007ac4:	bfa8      	it	ge
 8007ac6:	462b      	movge	r3, r5
 8007ac8:	eba8 0803 	sub.w	r8, r8, r3
 8007acc:	1aed      	subs	r5, r5, r3
 8007ace:	1ad3      	subs	r3, r2, r3
 8007ad0:	9304      	str	r3, [sp, #16]
 8007ad2:	9b06      	ldr	r3, [sp, #24]
 8007ad4:	b1fb      	cbz	r3, 8007b16 <_dtoa_r+0x7ce>
 8007ad6:	9b08      	ldr	r3, [sp, #32]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	f000 809f 	beq.w	8007c1c <_dtoa_r+0x8d4>
 8007ade:	2e00      	cmp	r6, #0
 8007ae0:	dd11      	ble.n	8007b06 <_dtoa_r+0x7be>
 8007ae2:	4639      	mov	r1, r7
 8007ae4:	4632      	mov	r2, r6
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	f001 f8b0 	bl	8008c4c <__pow5mult>
 8007aec:	465a      	mov	r2, fp
 8007aee:	4601      	mov	r1, r0
 8007af0:	4607      	mov	r7, r0
 8007af2:	4620      	mov	r0, r4
 8007af4:	f001 f804 	bl	8008b00 <__multiply>
 8007af8:	4659      	mov	r1, fp
 8007afa:	9007      	str	r0, [sp, #28]
 8007afc:	4620      	mov	r0, r4
 8007afe:	f000 fee3 	bl	80088c8 <_Bfree>
 8007b02:	9b07      	ldr	r3, [sp, #28]
 8007b04:	469b      	mov	fp, r3
 8007b06:	9b06      	ldr	r3, [sp, #24]
 8007b08:	1b9a      	subs	r2, r3, r6
 8007b0a:	d004      	beq.n	8007b16 <_dtoa_r+0x7ce>
 8007b0c:	4659      	mov	r1, fp
 8007b0e:	4620      	mov	r0, r4
 8007b10:	f001 f89c 	bl	8008c4c <__pow5mult>
 8007b14:	4683      	mov	fp, r0
 8007b16:	2101      	movs	r1, #1
 8007b18:	4620      	mov	r0, r4
 8007b1a:	f000 ffdb 	bl	8008ad4 <__i2b>
 8007b1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	4606      	mov	r6, r0
 8007b24:	dd7c      	ble.n	8007c20 <_dtoa_r+0x8d8>
 8007b26:	461a      	mov	r2, r3
 8007b28:	4601      	mov	r1, r0
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	f001 f88e 	bl	8008c4c <__pow5mult>
 8007b30:	9b05      	ldr	r3, [sp, #20]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	4606      	mov	r6, r0
 8007b36:	dd76      	ble.n	8007c26 <_dtoa_r+0x8de>
 8007b38:	2300      	movs	r3, #0
 8007b3a:	9306      	str	r3, [sp, #24]
 8007b3c:	6933      	ldr	r3, [r6, #16]
 8007b3e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007b42:	6918      	ldr	r0, [r3, #16]
 8007b44:	f000 ff76 	bl	8008a34 <__hi0bits>
 8007b48:	f1c0 0020 	rsb	r0, r0, #32
 8007b4c:	9b04      	ldr	r3, [sp, #16]
 8007b4e:	4418      	add	r0, r3
 8007b50:	f010 001f 	ands.w	r0, r0, #31
 8007b54:	f000 8086 	beq.w	8007c64 <_dtoa_r+0x91c>
 8007b58:	f1c0 0320 	rsb	r3, r0, #32
 8007b5c:	2b04      	cmp	r3, #4
 8007b5e:	dd7f      	ble.n	8007c60 <_dtoa_r+0x918>
 8007b60:	f1c0 001c 	rsb	r0, r0, #28
 8007b64:	9b04      	ldr	r3, [sp, #16]
 8007b66:	4403      	add	r3, r0
 8007b68:	4480      	add	r8, r0
 8007b6a:	4405      	add	r5, r0
 8007b6c:	9304      	str	r3, [sp, #16]
 8007b6e:	f1b8 0f00 	cmp.w	r8, #0
 8007b72:	dd05      	ble.n	8007b80 <_dtoa_r+0x838>
 8007b74:	4659      	mov	r1, fp
 8007b76:	4642      	mov	r2, r8
 8007b78:	4620      	mov	r0, r4
 8007b7a:	f001 f8c1 	bl	8008d00 <__lshift>
 8007b7e:	4683      	mov	fp, r0
 8007b80:	9b04      	ldr	r3, [sp, #16]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	dd05      	ble.n	8007b92 <_dtoa_r+0x84a>
 8007b86:	4631      	mov	r1, r6
 8007b88:	461a      	mov	r2, r3
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f001 f8b8 	bl	8008d00 <__lshift>
 8007b90:	4606      	mov	r6, r0
 8007b92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d069      	beq.n	8007c6c <_dtoa_r+0x924>
 8007b98:	4631      	mov	r1, r6
 8007b9a:	4658      	mov	r0, fp
 8007b9c:	f001 f91c 	bl	8008dd8 <__mcmp>
 8007ba0:	2800      	cmp	r0, #0
 8007ba2:	da63      	bge.n	8007c6c <_dtoa_r+0x924>
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	4659      	mov	r1, fp
 8007ba8:	220a      	movs	r2, #10
 8007baa:	4620      	mov	r0, r4
 8007bac:	f000 feae 	bl	800890c <__multadd>
 8007bb0:	9b08      	ldr	r3, [sp, #32]
 8007bb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007bb6:	4683      	mov	fp, r0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f000 818f 	beq.w	8007edc <_dtoa_r+0xb94>
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	220a      	movs	r2, #10
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	f000 fea1 	bl	800890c <__multadd>
 8007bca:	f1b9 0f00 	cmp.w	r9, #0
 8007bce:	4607      	mov	r7, r0
 8007bd0:	f300 808e 	bgt.w	8007cf0 <_dtoa_r+0x9a8>
 8007bd4:	9b05      	ldr	r3, [sp, #20]
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	dc50      	bgt.n	8007c7c <_dtoa_r+0x934>
 8007bda:	e089      	b.n	8007cf0 <_dtoa_r+0x9a8>
 8007bdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007bde:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007be2:	e75d      	b.n	8007aa0 <_dtoa_r+0x758>
 8007be4:	9b01      	ldr	r3, [sp, #4]
 8007be6:	1e5e      	subs	r6, r3, #1
 8007be8:	9b06      	ldr	r3, [sp, #24]
 8007bea:	42b3      	cmp	r3, r6
 8007bec:	bfbf      	itttt	lt
 8007bee:	9b06      	ldrlt	r3, [sp, #24]
 8007bf0:	9606      	strlt	r6, [sp, #24]
 8007bf2:	1af2      	sublt	r2, r6, r3
 8007bf4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007bf6:	bfb6      	itet	lt
 8007bf8:	189b      	addlt	r3, r3, r2
 8007bfa:	1b9e      	subge	r6, r3, r6
 8007bfc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007bfe:	9b01      	ldr	r3, [sp, #4]
 8007c00:	bfb8      	it	lt
 8007c02:	2600      	movlt	r6, #0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	bfb5      	itete	lt
 8007c08:	eba8 0503 	sublt.w	r5, r8, r3
 8007c0c:	9b01      	ldrge	r3, [sp, #4]
 8007c0e:	2300      	movlt	r3, #0
 8007c10:	4645      	movge	r5, r8
 8007c12:	e747      	b.n	8007aa4 <_dtoa_r+0x75c>
 8007c14:	9e06      	ldr	r6, [sp, #24]
 8007c16:	9f08      	ldr	r7, [sp, #32]
 8007c18:	4645      	mov	r5, r8
 8007c1a:	e74c      	b.n	8007ab6 <_dtoa_r+0x76e>
 8007c1c:	9a06      	ldr	r2, [sp, #24]
 8007c1e:	e775      	b.n	8007b0c <_dtoa_r+0x7c4>
 8007c20:	9b05      	ldr	r3, [sp, #20]
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	dc18      	bgt.n	8007c58 <_dtoa_r+0x910>
 8007c26:	9b02      	ldr	r3, [sp, #8]
 8007c28:	b9b3      	cbnz	r3, 8007c58 <_dtoa_r+0x910>
 8007c2a:	9b03      	ldr	r3, [sp, #12]
 8007c2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c30:	b9a3      	cbnz	r3, 8007c5c <_dtoa_r+0x914>
 8007c32:	9b03      	ldr	r3, [sp, #12]
 8007c34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c38:	0d1b      	lsrs	r3, r3, #20
 8007c3a:	051b      	lsls	r3, r3, #20
 8007c3c:	b12b      	cbz	r3, 8007c4a <_dtoa_r+0x902>
 8007c3e:	9b04      	ldr	r3, [sp, #16]
 8007c40:	3301      	adds	r3, #1
 8007c42:	9304      	str	r3, [sp, #16]
 8007c44:	f108 0801 	add.w	r8, r8, #1
 8007c48:	2301      	movs	r3, #1
 8007c4a:	9306      	str	r3, [sp, #24]
 8007c4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	f47f af74 	bne.w	8007b3c <_dtoa_r+0x7f4>
 8007c54:	2001      	movs	r0, #1
 8007c56:	e779      	b.n	8007b4c <_dtoa_r+0x804>
 8007c58:	2300      	movs	r3, #0
 8007c5a:	e7f6      	b.n	8007c4a <_dtoa_r+0x902>
 8007c5c:	9b02      	ldr	r3, [sp, #8]
 8007c5e:	e7f4      	b.n	8007c4a <_dtoa_r+0x902>
 8007c60:	d085      	beq.n	8007b6e <_dtoa_r+0x826>
 8007c62:	4618      	mov	r0, r3
 8007c64:	301c      	adds	r0, #28
 8007c66:	e77d      	b.n	8007b64 <_dtoa_r+0x81c>
 8007c68:	40240000 	.word	0x40240000
 8007c6c:	9b01      	ldr	r3, [sp, #4]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	dc38      	bgt.n	8007ce4 <_dtoa_r+0x99c>
 8007c72:	9b05      	ldr	r3, [sp, #20]
 8007c74:	2b02      	cmp	r3, #2
 8007c76:	dd35      	ble.n	8007ce4 <_dtoa_r+0x99c>
 8007c78:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007c7c:	f1b9 0f00 	cmp.w	r9, #0
 8007c80:	d10d      	bne.n	8007c9e <_dtoa_r+0x956>
 8007c82:	4631      	mov	r1, r6
 8007c84:	464b      	mov	r3, r9
 8007c86:	2205      	movs	r2, #5
 8007c88:	4620      	mov	r0, r4
 8007c8a:	f000 fe3f 	bl	800890c <__multadd>
 8007c8e:	4601      	mov	r1, r0
 8007c90:	4606      	mov	r6, r0
 8007c92:	4658      	mov	r0, fp
 8007c94:	f001 f8a0 	bl	8008dd8 <__mcmp>
 8007c98:	2800      	cmp	r0, #0
 8007c9a:	f73f adbd 	bgt.w	8007818 <_dtoa_r+0x4d0>
 8007c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ca0:	9d00      	ldr	r5, [sp, #0]
 8007ca2:	ea6f 0a03 	mvn.w	sl, r3
 8007ca6:	f04f 0800 	mov.w	r8, #0
 8007caa:	4631      	mov	r1, r6
 8007cac:	4620      	mov	r0, r4
 8007cae:	f000 fe0b 	bl	80088c8 <_Bfree>
 8007cb2:	2f00      	cmp	r7, #0
 8007cb4:	f43f aeb4 	beq.w	8007a20 <_dtoa_r+0x6d8>
 8007cb8:	f1b8 0f00 	cmp.w	r8, #0
 8007cbc:	d005      	beq.n	8007cca <_dtoa_r+0x982>
 8007cbe:	45b8      	cmp	r8, r7
 8007cc0:	d003      	beq.n	8007cca <_dtoa_r+0x982>
 8007cc2:	4641      	mov	r1, r8
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	f000 fdff 	bl	80088c8 <_Bfree>
 8007cca:	4639      	mov	r1, r7
 8007ccc:	4620      	mov	r0, r4
 8007cce:	f000 fdfb 	bl	80088c8 <_Bfree>
 8007cd2:	e6a5      	b.n	8007a20 <_dtoa_r+0x6d8>
 8007cd4:	2600      	movs	r6, #0
 8007cd6:	4637      	mov	r7, r6
 8007cd8:	e7e1      	b.n	8007c9e <_dtoa_r+0x956>
 8007cda:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007cdc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007ce0:	4637      	mov	r7, r6
 8007ce2:	e599      	b.n	8007818 <_dtoa_r+0x4d0>
 8007ce4:	9b08      	ldr	r3, [sp, #32]
 8007ce6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f000 80fd 	beq.w	8007eea <_dtoa_r+0xba2>
 8007cf0:	2d00      	cmp	r5, #0
 8007cf2:	dd05      	ble.n	8007d00 <_dtoa_r+0x9b8>
 8007cf4:	4639      	mov	r1, r7
 8007cf6:	462a      	mov	r2, r5
 8007cf8:	4620      	mov	r0, r4
 8007cfa:	f001 f801 	bl	8008d00 <__lshift>
 8007cfe:	4607      	mov	r7, r0
 8007d00:	9b06      	ldr	r3, [sp, #24]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d05c      	beq.n	8007dc0 <_dtoa_r+0xa78>
 8007d06:	6879      	ldr	r1, [r7, #4]
 8007d08:	4620      	mov	r0, r4
 8007d0a:	f000 fd9d 	bl	8008848 <_Balloc>
 8007d0e:	4605      	mov	r5, r0
 8007d10:	b928      	cbnz	r0, 8007d1e <_dtoa_r+0x9d6>
 8007d12:	4b80      	ldr	r3, [pc, #512]	; (8007f14 <_dtoa_r+0xbcc>)
 8007d14:	4602      	mov	r2, r0
 8007d16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007d1a:	f7ff bb2e 	b.w	800737a <_dtoa_r+0x32>
 8007d1e:	693a      	ldr	r2, [r7, #16]
 8007d20:	3202      	adds	r2, #2
 8007d22:	0092      	lsls	r2, r2, #2
 8007d24:	f107 010c 	add.w	r1, r7, #12
 8007d28:	300c      	adds	r0, #12
 8007d2a:	f000 fd7f 	bl	800882c <memcpy>
 8007d2e:	2201      	movs	r2, #1
 8007d30:	4629      	mov	r1, r5
 8007d32:	4620      	mov	r0, r4
 8007d34:	f000 ffe4 	bl	8008d00 <__lshift>
 8007d38:	9b00      	ldr	r3, [sp, #0]
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	9301      	str	r3, [sp, #4]
 8007d3e:	9b00      	ldr	r3, [sp, #0]
 8007d40:	444b      	add	r3, r9
 8007d42:	9307      	str	r3, [sp, #28]
 8007d44:	9b02      	ldr	r3, [sp, #8]
 8007d46:	f003 0301 	and.w	r3, r3, #1
 8007d4a:	46b8      	mov	r8, r7
 8007d4c:	9306      	str	r3, [sp, #24]
 8007d4e:	4607      	mov	r7, r0
 8007d50:	9b01      	ldr	r3, [sp, #4]
 8007d52:	4631      	mov	r1, r6
 8007d54:	3b01      	subs	r3, #1
 8007d56:	4658      	mov	r0, fp
 8007d58:	9302      	str	r3, [sp, #8]
 8007d5a:	f7ff fa67 	bl	800722c <quorem>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	3330      	adds	r3, #48	; 0x30
 8007d62:	9004      	str	r0, [sp, #16]
 8007d64:	4641      	mov	r1, r8
 8007d66:	4658      	mov	r0, fp
 8007d68:	9308      	str	r3, [sp, #32]
 8007d6a:	f001 f835 	bl	8008dd8 <__mcmp>
 8007d6e:	463a      	mov	r2, r7
 8007d70:	4681      	mov	r9, r0
 8007d72:	4631      	mov	r1, r6
 8007d74:	4620      	mov	r0, r4
 8007d76:	f001 f84b 	bl	8008e10 <__mdiff>
 8007d7a:	68c2      	ldr	r2, [r0, #12]
 8007d7c:	9b08      	ldr	r3, [sp, #32]
 8007d7e:	4605      	mov	r5, r0
 8007d80:	bb02      	cbnz	r2, 8007dc4 <_dtoa_r+0xa7c>
 8007d82:	4601      	mov	r1, r0
 8007d84:	4658      	mov	r0, fp
 8007d86:	f001 f827 	bl	8008dd8 <__mcmp>
 8007d8a:	9b08      	ldr	r3, [sp, #32]
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	4629      	mov	r1, r5
 8007d90:	4620      	mov	r0, r4
 8007d92:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007d96:	f000 fd97 	bl	80088c8 <_Bfree>
 8007d9a:	9b05      	ldr	r3, [sp, #20]
 8007d9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d9e:	9d01      	ldr	r5, [sp, #4]
 8007da0:	ea43 0102 	orr.w	r1, r3, r2
 8007da4:	9b06      	ldr	r3, [sp, #24]
 8007da6:	430b      	orrs	r3, r1
 8007da8:	9b08      	ldr	r3, [sp, #32]
 8007daa:	d10d      	bne.n	8007dc8 <_dtoa_r+0xa80>
 8007dac:	2b39      	cmp	r3, #57	; 0x39
 8007dae:	d029      	beq.n	8007e04 <_dtoa_r+0xabc>
 8007db0:	f1b9 0f00 	cmp.w	r9, #0
 8007db4:	dd01      	ble.n	8007dba <_dtoa_r+0xa72>
 8007db6:	9b04      	ldr	r3, [sp, #16]
 8007db8:	3331      	adds	r3, #49	; 0x31
 8007dba:	9a02      	ldr	r2, [sp, #8]
 8007dbc:	7013      	strb	r3, [r2, #0]
 8007dbe:	e774      	b.n	8007caa <_dtoa_r+0x962>
 8007dc0:	4638      	mov	r0, r7
 8007dc2:	e7b9      	b.n	8007d38 <_dtoa_r+0x9f0>
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	e7e2      	b.n	8007d8e <_dtoa_r+0xa46>
 8007dc8:	f1b9 0f00 	cmp.w	r9, #0
 8007dcc:	db06      	blt.n	8007ddc <_dtoa_r+0xa94>
 8007dce:	9905      	ldr	r1, [sp, #20]
 8007dd0:	ea41 0909 	orr.w	r9, r1, r9
 8007dd4:	9906      	ldr	r1, [sp, #24]
 8007dd6:	ea59 0101 	orrs.w	r1, r9, r1
 8007dda:	d120      	bne.n	8007e1e <_dtoa_r+0xad6>
 8007ddc:	2a00      	cmp	r2, #0
 8007dde:	ddec      	ble.n	8007dba <_dtoa_r+0xa72>
 8007de0:	4659      	mov	r1, fp
 8007de2:	2201      	movs	r2, #1
 8007de4:	4620      	mov	r0, r4
 8007de6:	9301      	str	r3, [sp, #4]
 8007de8:	f000 ff8a 	bl	8008d00 <__lshift>
 8007dec:	4631      	mov	r1, r6
 8007dee:	4683      	mov	fp, r0
 8007df0:	f000 fff2 	bl	8008dd8 <__mcmp>
 8007df4:	2800      	cmp	r0, #0
 8007df6:	9b01      	ldr	r3, [sp, #4]
 8007df8:	dc02      	bgt.n	8007e00 <_dtoa_r+0xab8>
 8007dfa:	d1de      	bne.n	8007dba <_dtoa_r+0xa72>
 8007dfc:	07da      	lsls	r2, r3, #31
 8007dfe:	d5dc      	bpl.n	8007dba <_dtoa_r+0xa72>
 8007e00:	2b39      	cmp	r3, #57	; 0x39
 8007e02:	d1d8      	bne.n	8007db6 <_dtoa_r+0xa6e>
 8007e04:	9a02      	ldr	r2, [sp, #8]
 8007e06:	2339      	movs	r3, #57	; 0x39
 8007e08:	7013      	strb	r3, [r2, #0]
 8007e0a:	462b      	mov	r3, r5
 8007e0c:	461d      	mov	r5, r3
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007e14:	2a39      	cmp	r2, #57	; 0x39
 8007e16:	d050      	beq.n	8007eba <_dtoa_r+0xb72>
 8007e18:	3201      	adds	r2, #1
 8007e1a:	701a      	strb	r2, [r3, #0]
 8007e1c:	e745      	b.n	8007caa <_dtoa_r+0x962>
 8007e1e:	2a00      	cmp	r2, #0
 8007e20:	dd03      	ble.n	8007e2a <_dtoa_r+0xae2>
 8007e22:	2b39      	cmp	r3, #57	; 0x39
 8007e24:	d0ee      	beq.n	8007e04 <_dtoa_r+0xabc>
 8007e26:	3301      	adds	r3, #1
 8007e28:	e7c7      	b.n	8007dba <_dtoa_r+0xa72>
 8007e2a:	9a01      	ldr	r2, [sp, #4]
 8007e2c:	9907      	ldr	r1, [sp, #28]
 8007e2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e32:	428a      	cmp	r2, r1
 8007e34:	d02a      	beq.n	8007e8c <_dtoa_r+0xb44>
 8007e36:	4659      	mov	r1, fp
 8007e38:	2300      	movs	r3, #0
 8007e3a:	220a      	movs	r2, #10
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	f000 fd65 	bl	800890c <__multadd>
 8007e42:	45b8      	cmp	r8, r7
 8007e44:	4683      	mov	fp, r0
 8007e46:	f04f 0300 	mov.w	r3, #0
 8007e4a:	f04f 020a 	mov.w	r2, #10
 8007e4e:	4641      	mov	r1, r8
 8007e50:	4620      	mov	r0, r4
 8007e52:	d107      	bne.n	8007e64 <_dtoa_r+0xb1c>
 8007e54:	f000 fd5a 	bl	800890c <__multadd>
 8007e58:	4680      	mov	r8, r0
 8007e5a:	4607      	mov	r7, r0
 8007e5c:	9b01      	ldr	r3, [sp, #4]
 8007e5e:	3301      	adds	r3, #1
 8007e60:	9301      	str	r3, [sp, #4]
 8007e62:	e775      	b.n	8007d50 <_dtoa_r+0xa08>
 8007e64:	f000 fd52 	bl	800890c <__multadd>
 8007e68:	4639      	mov	r1, r7
 8007e6a:	4680      	mov	r8, r0
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	220a      	movs	r2, #10
 8007e70:	4620      	mov	r0, r4
 8007e72:	f000 fd4b 	bl	800890c <__multadd>
 8007e76:	4607      	mov	r7, r0
 8007e78:	e7f0      	b.n	8007e5c <_dtoa_r+0xb14>
 8007e7a:	f1b9 0f00 	cmp.w	r9, #0
 8007e7e:	9a00      	ldr	r2, [sp, #0]
 8007e80:	bfcc      	ite	gt
 8007e82:	464d      	movgt	r5, r9
 8007e84:	2501      	movle	r5, #1
 8007e86:	4415      	add	r5, r2
 8007e88:	f04f 0800 	mov.w	r8, #0
 8007e8c:	4659      	mov	r1, fp
 8007e8e:	2201      	movs	r2, #1
 8007e90:	4620      	mov	r0, r4
 8007e92:	9301      	str	r3, [sp, #4]
 8007e94:	f000 ff34 	bl	8008d00 <__lshift>
 8007e98:	4631      	mov	r1, r6
 8007e9a:	4683      	mov	fp, r0
 8007e9c:	f000 ff9c 	bl	8008dd8 <__mcmp>
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	dcb2      	bgt.n	8007e0a <_dtoa_r+0xac2>
 8007ea4:	d102      	bne.n	8007eac <_dtoa_r+0xb64>
 8007ea6:	9b01      	ldr	r3, [sp, #4]
 8007ea8:	07db      	lsls	r3, r3, #31
 8007eaa:	d4ae      	bmi.n	8007e0a <_dtoa_r+0xac2>
 8007eac:	462b      	mov	r3, r5
 8007eae:	461d      	mov	r5, r3
 8007eb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007eb4:	2a30      	cmp	r2, #48	; 0x30
 8007eb6:	d0fa      	beq.n	8007eae <_dtoa_r+0xb66>
 8007eb8:	e6f7      	b.n	8007caa <_dtoa_r+0x962>
 8007eba:	9a00      	ldr	r2, [sp, #0]
 8007ebc:	429a      	cmp	r2, r3
 8007ebe:	d1a5      	bne.n	8007e0c <_dtoa_r+0xac4>
 8007ec0:	f10a 0a01 	add.w	sl, sl, #1
 8007ec4:	2331      	movs	r3, #49	; 0x31
 8007ec6:	e779      	b.n	8007dbc <_dtoa_r+0xa74>
 8007ec8:	4b13      	ldr	r3, [pc, #76]	; (8007f18 <_dtoa_r+0xbd0>)
 8007eca:	f7ff baaf 	b.w	800742c <_dtoa_r+0xe4>
 8007ece:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f47f aa86 	bne.w	80073e2 <_dtoa_r+0x9a>
 8007ed6:	4b11      	ldr	r3, [pc, #68]	; (8007f1c <_dtoa_r+0xbd4>)
 8007ed8:	f7ff baa8 	b.w	800742c <_dtoa_r+0xe4>
 8007edc:	f1b9 0f00 	cmp.w	r9, #0
 8007ee0:	dc03      	bgt.n	8007eea <_dtoa_r+0xba2>
 8007ee2:	9b05      	ldr	r3, [sp, #20]
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	f73f aec9 	bgt.w	8007c7c <_dtoa_r+0x934>
 8007eea:	9d00      	ldr	r5, [sp, #0]
 8007eec:	4631      	mov	r1, r6
 8007eee:	4658      	mov	r0, fp
 8007ef0:	f7ff f99c 	bl	800722c <quorem>
 8007ef4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007ef8:	f805 3b01 	strb.w	r3, [r5], #1
 8007efc:	9a00      	ldr	r2, [sp, #0]
 8007efe:	1aaa      	subs	r2, r5, r2
 8007f00:	4591      	cmp	r9, r2
 8007f02:	ddba      	ble.n	8007e7a <_dtoa_r+0xb32>
 8007f04:	4659      	mov	r1, fp
 8007f06:	2300      	movs	r3, #0
 8007f08:	220a      	movs	r2, #10
 8007f0a:	4620      	mov	r0, r4
 8007f0c:	f000 fcfe 	bl	800890c <__multadd>
 8007f10:	4683      	mov	fp, r0
 8007f12:	e7eb      	b.n	8007eec <_dtoa_r+0xba4>
 8007f14:	0800a24c 	.word	0x0800a24c
 8007f18:	0800a04c 	.word	0x0800a04c
 8007f1c:	0800a1c9 	.word	0x0800a1c9

08007f20 <std>:
 8007f20:	2300      	movs	r3, #0
 8007f22:	b510      	push	{r4, lr}
 8007f24:	4604      	mov	r4, r0
 8007f26:	e9c0 3300 	strd	r3, r3, [r0]
 8007f2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f2e:	6083      	str	r3, [r0, #8]
 8007f30:	8181      	strh	r1, [r0, #12]
 8007f32:	6643      	str	r3, [r0, #100]	; 0x64
 8007f34:	81c2      	strh	r2, [r0, #14]
 8007f36:	6183      	str	r3, [r0, #24]
 8007f38:	4619      	mov	r1, r3
 8007f3a:	2208      	movs	r2, #8
 8007f3c:	305c      	adds	r0, #92	; 0x5c
 8007f3e:	f7fd fc03 	bl	8005748 <memset>
 8007f42:	4b05      	ldr	r3, [pc, #20]	; (8007f58 <std+0x38>)
 8007f44:	6263      	str	r3, [r4, #36]	; 0x24
 8007f46:	4b05      	ldr	r3, [pc, #20]	; (8007f5c <std+0x3c>)
 8007f48:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f4a:	4b05      	ldr	r3, [pc, #20]	; (8007f60 <std+0x40>)
 8007f4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f4e:	4b05      	ldr	r3, [pc, #20]	; (8007f64 <std+0x44>)
 8007f50:	6224      	str	r4, [r4, #32]
 8007f52:	6323      	str	r3, [r4, #48]	; 0x30
 8007f54:	bd10      	pop	{r4, pc}
 8007f56:	bf00      	nop
 8007f58:	080098d1 	.word	0x080098d1
 8007f5c:	080098f3 	.word	0x080098f3
 8007f60:	0800992b 	.word	0x0800992b
 8007f64:	0800994f 	.word	0x0800994f

08007f68 <_cleanup_r>:
 8007f68:	4901      	ldr	r1, [pc, #4]	; (8007f70 <_cleanup_r+0x8>)
 8007f6a:	f000 b8af 	b.w	80080cc <_fwalk_reent>
 8007f6e:	bf00      	nop
 8007f70:	08009ca5 	.word	0x08009ca5

08007f74 <__sfmoreglue>:
 8007f74:	b570      	push	{r4, r5, r6, lr}
 8007f76:	1e4a      	subs	r2, r1, #1
 8007f78:	2568      	movs	r5, #104	; 0x68
 8007f7a:	4355      	muls	r5, r2
 8007f7c:	460e      	mov	r6, r1
 8007f7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f82:	f001 f97b 	bl	800927c <_malloc_r>
 8007f86:	4604      	mov	r4, r0
 8007f88:	b140      	cbz	r0, 8007f9c <__sfmoreglue+0x28>
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	e9c0 1600 	strd	r1, r6, [r0]
 8007f90:	300c      	adds	r0, #12
 8007f92:	60a0      	str	r0, [r4, #8]
 8007f94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f98:	f7fd fbd6 	bl	8005748 <memset>
 8007f9c:	4620      	mov	r0, r4
 8007f9e:	bd70      	pop	{r4, r5, r6, pc}

08007fa0 <__sfp_lock_acquire>:
 8007fa0:	4801      	ldr	r0, [pc, #4]	; (8007fa8 <__sfp_lock_acquire+0x8>)
 8007fa2:	f000 bc26 	b.w	80087f2 <__retarget_lock_acquire_recursive>
 8007fa6:	bf00      	nop
 8007fa8:	20000470 	.word	0x20000470

08007fac <__sfp_lock_release>:
 8007fac:	4801      	ldr	r0, [pc, #4]	; (8007fb4 <__sfp_lock_release+0x8>)
 8007fae:	f000 bc21 	b.w	80087f4 <__retarget_lock_release_recursive>
 8007fb2:	bf00      	nop
 8007fb4:	20000470 	.word	0x20000470

08007fb8 <__sinit_lock_acquire>:
 8007fb8:	4801      	ldr	r0, [pc, #4]	; (8007fc0 <__sinit_lock_acquire+0x8>)
 8007fba:	f000 bc1a 	b.w	80087f2 <__retarget_lock_acquire_recursive>
 8007fbe:	bf00      	nop
 8007fc0:	2000046b 	.word	0x2000046b

08007fc4 <__sinit_lock_release>:
 8007fc4:	4801      	ldr	r0, [pc, #4]	; (8007fcc <__sinit_lock_release+0x8>)
 8007fc6:	f000 bc15 	b.w	80087f4 <__retarget_lock_release_recursive>
 8007fca:	bf00      	nop
 8007fcc:	2000046b 	.word	0x2000046b

08007fd0 <__sinit>:
 8007fd0:	b510      	push	{r4, lr}
 8007fd2:	4604      	mov	r4, r0
 8007fd4:	f7ff fff0 	bl	8007fb8 <__sinit_lock_acquire>
 8007fd8:	69a3      	ldr	r3, [r4, #24]
 8007fda:	b11b      	cbz	r3, 8007fe4 <__sinit+0x14>
 8007fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fe0:	f7ff bff0 	b.w	8007fc4 <__sinit_lock_release>
 8007fe4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007fe8:	6523      	str	r3, [r4, #80]	; 0x50
 8007fea:	4b13      	ldr	r3, [pc, #76]	; (8008038 <__sinit+0x68>)
 8007fec:	4a13      	ldr	r2, [pc, #76]	; (800803c <__sinit+0x6c>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	62a2      	str	r2, [r4, #40]	; 0x28
 8007ff2:	42a3      	cmp	r3, r4
 8007ff4:	bf04      	itt	eq
 8007ff6:	2301      	moveq	r3, #1
 8007ff8:	61a3      	streq	r3, [r4, #24]
 8007ffa:	4620      	mov	r0, r4
 8007ffc:	f000 f820 	bl	8008040 <__sfp>
 8008000:	6060      	str	r0, [r4, #4]
 8008002:	4620      	mov	r0, r4
 8008004:	f000 f81c 	bl	8008040 <__sfp>
 8008008:	60a0      	str	r0, [r4, #8]
 800800a:	4620      	mov	r0, r4
 800800c:	f000 f818 	bl	8008040 <__sfp>
 8008010:	2200      	movs	r2, #0
 8008012:	60e0      	str	r0, [r4, #12]
 8008014:	2104      	movs	r1, #4
 8008016:	6860      	ldr	r0, [r4, #4]
 8008018:	f7ff ff82 	bl	8007f20 <std>
 800801c:	68a0      	ldr	r0, [r4, #8]
 800801e:	2201      	movs	r2, #1
 8008020:	2109      	movs	r1, #9
 8008022:	f7ff ff7d 	bl	8007f20 <std>
 8008026:	68e0      	ldr	r0, [r4, #12]
 8008028:	2202      	movs	r2, #2
 800802a:	2112      	movs	r1, #18
 800802c:	f7ff ff78 	bl	8007f20 <std>
 8008030:	2301      	movs	r3, #1
 8008032:	61a3      	str	r3, [r4, #24]
 8008034:	e7d2      	b.n	8007fdc <__sinit+0xc>
 8008036:	bf00      	nop
 8008038:	0800a038 	.word	0x0800a038
 800803c:	08007f69 	.word	0x08007f69

08008040 <__sfp>:
 8008040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008042:	4607      	mov	r7, r0
 8008044:	f7ff ffac 	bl	8007fa0 <__sfp_lock_acquire>
 8008048:	4b1e      	ldr	r3, [pc, #120]	; (80080c4 <__sfp+0x84>)
 800804a:	681e      	ldr	r6, [r3, #0]
 800804c:	69b3      	ldr	r3, [r6, #24]
 800804e:	b913      	cbnz	r3, 8008056 <__sfp+0x16>
 8008050:	4630      	mov	r0, r6
 8008052:	f7ff ffbd 	bl	8007fd0 <__sinit>
 8008056:	3648      	adds	r6, #72	; 0x48
 8008058:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800805c:	3b01      	subs	r3, #1
 800805e:	d503      	bpl.n	8008068 <__sfp+0x28>
 8008060:	6833      	ldr	r3, [r6, #0]
 8008062:	b30b      	cbz	r3, 80080a8 <__sfp+0x68>
 8008064:	6836      	ldr	r6, [r6, #0]
 8008066:	e7f7      	b.n	8008058 <__sfp+0x18>
 8008068:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800806c:	b9d5      	cbnz	r5, 80080a4 <__sfp+0x64>
 800806e:	4b16      	ldr	r3, [pc, #88]	; (80080c8 <__sfp+0x88>)
 8008070:	60e3      	str	r3, [r4, #12]
 8008072:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008076:	6665      	str	r5, [r4, #100]	; 0x64
 8008078:	f000 fbba 	bl	80087f0 <__retarget_lock_init_recursive>
 800807c:	f7ff ff96 	bl	8007fac <__sfp_lock_release>
 8008080:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008084:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008088:	6025      	str	r5, [r4, #0]
 800808a:	61a5      	str	r5, [r4, #24]
 800808c:	2208      	movs	r2, #8
 800808e:	4629      	mov	r1, r5
 8008090:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008094:	f7fd fb58 	bl	8005748 <memset>
 8008098:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800809c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80080a0:	4620      	mov	r0, r4
 80080a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080a4:	3468      	adds	r4, #104	; 0x68
 80080a6:	e7d9      	b.n	800805c <__sfp+0x1c>
 80080a8:	2104      	movs	r1, #4
 80080aa:	4638      	mov	r0, r7
 80080ac:	f7ff ff62 	bl	8007f74 <__sfmoreglue>
 80080b0:	4604      	mov	r4, r0
 80080b2:	6030      	str	r0, [r6, #0]
 80080b4:	2800      	cmp	r0, #0
 80080b6:	d1d5      	bne.n	8008064 <__sfp+0x24>
 80080b8:	f7ff ff78 	bl	8007fac <__sfp_lock_release>
 80080bc:	230c      	movs	r3, #12
 80080be:	603b      	str	r3, [r7, #0]
 80080c0:	e7ee      	b.n	80080a0 <__sfp+0x60>
 80080c2:	bf00      	nop
 80080c4:	0800a038 	.word	0x0800a038
 80080c8:	ffff0001 	.word	0xffff0001

080080cc <_fwalk_reent>:
 80080cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080d0:	4606      	mov	r6, r0
 80080d2:	4688      	mov	r8, r1
 80080d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80080d8:	2700      	movs	r7, #0
 80080da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080de:	f1b9 0901 	subs.w	r9, r9, #1
 80080e2:	d505      	bpl.n	80080f0 <_fwalk_reent+0x24>
 80080e4:	6824      	ldr	r4, [r4, #0]
 80080e6:	2c00      	cmp	r4, #0
 80080e8:	d1f7      	bne.n	80080da <_fwalk_reent+0xe>
 80080ea:	4638      	mov	r0, r7
 80080ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080f0:	89ab      	ldrh	r3, [r5, #12]
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d907      	bls.n	8008106 <_fwalk_reent+0x3a>
 80080f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080fa:	3301      	adds	r3, #1
 80080fc:	d003      	beq.n	8008106 <_fwalk_reent+0x3a>
 80080fe:	4629      	mov	r1, r5
 8008100:	4630      	mov	r0, r6
 8008102:	47c0      	blx	r8
 8008104:	4307      	orrs	r7, r0
 8008106:	3568      	adds	r5, #104	; 0x68
 8008108:	e7e9      	b.n	80080de <_fwalk_reent+0x12>

0800810a <rshift>:
 800810a:	6903      	ldr	r3, [r0, #16]
 800810c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008110:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008114:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008118:	f100 0414 	add.w	r4, r0, #20
 800811c:	dd45      	ble.n	80081aa <rshift+0xa0>
 800811e:	f011 011f 	ands.w	r1, r1, #31
 8008122:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008126:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800812a:	d10c      	bne.n	8008146 <rshift+0x3c>
 800812c:	f100 0710 	add.w	r7, r0, #16
 8008130:	4629      	mov	r1, r5
 8008132:	42b1      	cmp	r1, r6
 8008134:	d334      	bcc.n	80081a0 <rshift+0x96>
 8008136:	1a9b      	subs	r3, r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	1eea      	subs	r2, r5, #3
 800813c:	4296      	cmp	r6, r2
 800813e:	bf38      	it	cc
 8008140:	2300      	movcc	r3, #0
 8008142:	4423      	add	r3, r4
 8008144:	e015      	b.n	8008172 <rshift+0x68>
 8008146:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800814a:	f1c1 0820 	rsb	r8, r1, #32
 800814e:	40cf      	lsrs	r7, r1
 8008150:	f105 0e04 	add.w	lr, r5, #4
 8008154:	46a1      	mov	r9, r4
 8008156:	4576      	cmp	r6, lr
 8008158:	46f4      	mov	ip, lr
 800815a:	d815      	bhi.n	8008188 <rshift+0x7e>
 800815c:	1a9b      	subs	r3, r3, r2
 800815e:	009a      	lsls	r2, r3, #2
 8008160:	3a04      	subs	r2, #4
 8008162:	3501      	adds	r5, #1
 8008164:	42ae      	cmp	r6, r5
 8008166:	bf38      	it	cc
 8008168:	2200      	movcc	r2, #0
 800816a:	18a3      	adds	r3, r4, r2
 800816c:	50a7      	str	r7, [r4, r2]
 800816e:	b107      	cbz	r7, 8008172 <rshift+0x68>
 8008170:	3304      	adds	r3, #4
 8008172:	1b1a      	subs	r2, r3, r4
 8008174:	42a3      	cmp	r3, r4
 8008176:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800817a:	bf08      	it	eq
 800817c:	2300      	moveq	r3, #0
 800817e:	6102      	str	r2, [r0, #16]
 8008180:	bf08      	it	eq
 8008182:	6143      	streq	r3, [r0, #20]
 8008184:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008188:	f8dc c000 	ldr.w	ip, [ip]
 800818c:	fa0c fc08 	lsl.w	ip, ip, r8
 8008190:	ea4c 0707 	orr.w	r7, ip, r7
 8008194:	f849 7b04 	str.w	r7, [r9], #4
 8008198:	f85e 7b04 	ldr.w	r7, [lr], #4
 800819c:	40cf      	lsrs	r7, r1
 800819e:	e7da      	b.n	8008156 <rshift+0x4c>
 80081a0:	f851 cb04 	ldr.w	ip, [r1], #4
 80081a4:	f847 cf04 	str.w	ip, [r7, #4]!
 80081a8:	e7c3      	b.n	8008132 <rshift+0x28>
 80081aa:	4623      	mov	r3, r4
 80081ac:	e7e1      	b.n	8008172 <rshift+0x68>

080081ae <__hexdig_fun>:
 80081ae:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80081b2:	2b09      	cmp	r3, #9
 80081b4:	d802      	bhi.n	80081bc <__hexdig_fun+0xe>
 80081b6:	3820      	subs	r0, #32
 80081b8:	b2c0      	uxtb	r0, r0
 80081ba:	4770      	bx	lr
 80081bc:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80081c0:	2b05      	cmp	r3, #5
 80081c2:	d801      	bhi.n	80081c8 <__hexdig_fun+0x1a>
 80081c4:	3847      	subs	r0, #71	; 0x47
 80081c6:	e7f7      	b.n	80081b8 <__hexdig_fun+0xa>
 80081c8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80081cc:	2b05      	cmp	r3, #5
 80081ce:	d801      	bhi.n	80081d4 <__hexdig_fun+0x26>
 80081d0:	3827      	subs	r0, #39	; 0x27
 80081d2:	e7f1      	b.n	80081b8 <__hexdig_fun+0xa>
 80081d4:	2000      	movs	r0, #0
 80081d6:	4770      	bx	lr

080081d8 <__gethex>:
 80081d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	ed2d 8b02 	vpush	{d8}
 80081e0:	b089      	sub	sp, #36	; 0x24
 80081e2:	ee08 0a10 	vmov	s16, r0
 80081e6:	9304      	str	r3, [sp, #16]
 80081e8:	4bbc      	ldr	r3, [pc, #752]	; (80084dc <__gethex+0x304>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	9301      	str	r3, [sp, #4]
 80081ee:	4618      	mov	r0, r3
 80081f0:	468b      	mov	fp, r1
 80081f2:	4690      	mov	r8, r2
 80081f4:	f7f8 f814 	bl	8000220 <strlen>
 80081f8:	9b01      	ldr	r3, [sp, #4]
 80081fa:	f8db 2000 	ldr.w	r2, [fp]
 80081fe:	4403      	add	r3, r0
 8008200:	4682      	mov	sl, r0
 8008202:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008206:	9305      	str	r3, [sp, #20]
 8008208:	1c93      	adds	r3, r2, #2
 800820a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800820e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008212:	32fe      	adds	r2, #254	; 0xfe
 8008214:	18d1      	adds	r1, r2, r3
 8008216:	461f      	mov	r7, r3
 8008218:	f813 0b01 	ldrb.w	r0, [r3], #1
 800821c:	9100      	str	r1, [sp, #0]
 800821e:	2830      	cmp	r0, #48	; 0x30
 8008220:	d0f8      	beq.n	8008214 <__gethex+0x3c>
 8008222:	f7ff ffc4 	bl	80081ae <__hexdig_fun>
 8008226:	4604      	mov	r4, r0
 8008228:	2800      	cmp	r0, #0
 800822a:	d13a      	bne.n	80082a2 <__gethex+0xca>
 800822c:	9901      	ldr	r1, [sp, #4]
 800822e:	4652      	mov	r2, sl
 8008230:	4638      	mov	r0, r7
 8008232:	f001 fb90 	bl	8009956 <strncmp>
 8008236:	4605      	mov	r5, r0
 8008238:	2800      	cmp	r0, #0
 800823a:	d168      	bne.n	800830e <__gethex+0x136>
 800823c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008240:	eb07 060a 	add.w	r6, r7, sl
 8008244:	f7ff ffb3 	bl	80081ae <__hexdig_fun>
 8008248:	2800      	cmp	r0, #0
 800824a:	d062      	beq.n	8008312 <__gethex+0x13a>
 800824c:	4633      	mov	r3, r6
 800824e:	7818      	ldrb	r0, [r3, #0]
 8008250:	2830      	cmp	r0, #48	; 0x30
 8008252:	461f      	mov	r7, r3
 8008254:	f103 0301 	add.w	r3, r3, #1
 8008258:	d0f9      	beq.n	800824e <__gethex+0x76>
 800825a:	f7ff ffa8 	bl	80081ae <__hexdig_fun>
 800825e:	2301      	movs	r3, #1
 8008260:	fab0 f480 	clz	r4, r0
 8008264:	0964      	lsrs	r4, r4, #5
 8008266:	4635      	mov	r5, r6
 8008268:	9300      	str	r3, [sp, #0]
 800826a:	463a      	mov	r2, r7
 800826c:	4616      	mov	r6, r2
 800826e:	3201      	adds	r2, #1
 8008270:	7830      	ldrb	r0, [r6, #0]
 8008272:	f7ff ff9c 	bl	80081ae <__hexdig_fun>
 8008276:	2800      	cmp	r0, #0
 8008278:	d1f8      	bne.n	800826c <__gethex+0x94>
 800827a:	9901      	ldr	r1, [sp, #4]
 800827c:	4652      	mov	r2, sl
 800827e:	4630      	mov	r0, r6
 8008280:	f001 fb69 	bl	8009956 <strncmp>
 8008284:	b980      	cbnz	r0, 80082a8 <__gethex+0xd0>
 8008286:	b94d      	cbnz	r5, 800829c <__gethex+0xc4>
 8008288:	eb06 050a 	add.w	r5, r6, sl
 800828c:	462a      	mov	r2, r5
 800828e:	4616      	mov	r6, r2
 8008290:	3201      	adds	r2, #1
 8008292:	7830      	ldrb	r0, [r6, #0]
 8008294:	f7ff ff8b 	bl	80081ae <__hexdig_fun>
 8008298:	2800      	cmp	r0, #0
 800829a:	d1f8      	bne.n	800828e <__gethex+0xb6>
 800829c:	1bad      	subs	r5, r5, r6
 800829e:	00ad      	lsls	r5, r5, #2
 80082a0:	e004      	b.n	80082ac <__gethex+0xd4>
 80082a2:	2400      	movs	r4, #0
 80082a4:	4625      	mov	r5, r4
 80082a6:	e7e0      	b.n	800826a <__gethex+0x92>
 80082a8:	2d00      	cmp	r5, #0
 80082aa:	d1f7      	bne.n	800829c <__gethex+0xc4>
 80082ac:	7833      	ldrb	r3, [r6, #0]
 80082ae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80082b2:	2b50      	cmp	r3, #80	; 0x50
 80082b4:	d13b      	bne.n	800832e <__gethex+0x156>
 80082b6:	7873      	ldrb	r3, [r6, #1]
 80082b8:	2b2b      	cmp	r3, #43	; 0x2b
 80082ba:	d02c      	beq.n	8008316 <__gethex+0x13e>
 80082bc:	2b2d      	cmp	r3, #45	; 0x2d
 80082be:	d02e      	beq.n	800831e <__gethex+0x146>
 80082c0:	1c71      	adds	r1, r6, #1
 80082c2:	f04f 0900 	mov.w	r9, #0
 80082c6:	7808      	ldrb	r0, [r1, #0]
 80082c8:	f7ff ff71 	bl	80081ae <__hexdig_fun>
 80082cc:	1e43      	subs	r3, r0, #1
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	2b18      	cmp	r3, #24
 80082d2:	d82c      	bhi.n	800832e <__gethex+0x156>
 80082d4:	f1a0 0210 	sub.w	r2, r0, #16
 80082d8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80082dc:	f7ff ff67 	bl	80081ae <__hexdig_fun>
 80082e0:	1e43      	subs	r3, r0, #1
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	2b18      	cmp	r3, #24
 80082e6:	d91d      	bls.n	8008324 <__gethex+0x14c>
 80082e8:	f1b9 0f00 	cmp.w	r9, #0
 80082ec:	d000      	beq.n	80082f0 <__gethex+0x118>
 80082ee:	4252      	negs	r2, r2
 80082f0:	4415      	add	r5, r2
 80082f2:	f8cb 1000 	str.w	r1, [fp]
 80082f6:	b1e4      	cbz	r4, 8008332 <__gethex+0x15a>
 80082f8:	9b00      	ldr	r3, [sp, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	bf14      	ite	ne
 80082fe:	2700      	movne	r7, #0
 8008300:	2706      	moveq	r7, #6
 8008302:	4638      	mov	r0, r7
 8008304:	b009      	add	sp, #36	; 0x24
 8008306:	ecbd 8b02 	vpop	{d8}
 800830a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830e:	463e      	mov	r6, r7
 8008310:	4625      	mov	r5, r4
 8008312:	2401      	movs	r4, #1
 8008314:	e7ca      	b.n	80082ac <__gethex+0xd4>
 8008316:	f04f 0900 	mov.w	r9, #0
 800831a:	1cb1      	adds	r1, r6, #2
 800831c:	e7d3      	b.n	80082c6 <__gethex+0xee>
 800831e:	f04f 0901 	mov.w	r9, #1
 8008322:	e7fa      	b.n	800831a <__gethex+0x142>
 8008324:	230a      	movs	r3, #10
 8008326:	fb03 0202 	mla	r2, r3, r2, r0
 800832a:	3a10      	subs	r2, #16
 800832c:	e7d4      	b.n	80082d8 <__gethex+0x100>
 800832e:	4631      	mov	r1, r6
 8008330:	e7df      	b.n	80082f2 <__gethex+0x11a>
 8008332:	1bf3      	subs	r3, r6, r7
 8008334:	3b01      	subs	r3, #1
 8008336:	4621      	mov	r1, r4
 8008338:	2b07      	cmp	r3, #7
 800833a:	dc0b      	bgt.n	8008354 <__gethex+0x17c>
 800833c:	ee18 0a10 	vmov	r0, s16
 8008340:	f000 fa82 	bl	8008848 <_Balloc>
 8008344:	4604      	mov	r4, r0
 8008346:	b940      	cbnz	r0, 800835a <__gethex+0x182>
 8008348:	4b65      	ldr	r3, [pc, #404]	; (80084e0 <__gethex+0x308>)
 800834a:	4602      	mov	r2, r0
 800834c:	21de      	movs	r1, #222	; 0xde
 800834e:	4865      	ldr	r0, [pc, #404]	; (80084e4 <__gethex+0x30c>)
 8008350:	f001 fbf4 	bl	8009b3c <__assert_func>
 8008354:	3101      	adds	r1, #1
 8008356:	105b      	asrs	r3, r3, #1
 8008358:	e7ee      	b.n	8008338 <__gethex+0x160>
 800835a:	f100 0914 	add.w	r9, r0, #20
 800835e:	f04f 0b00 	mov.w	fp, #0
 8008362:	f1ca 0301 	rsb	r3, sl, #1
 8008366:	f8cd 9008 	str.w	r9, [sp, #8]
 800836a:	f8cd b000 	str.w	fp, [sp]
 800836e:	9306      	str	r3, [sp, #24]
 8008370:	42b7      	cmp	r7, r6
 8008372:	d340      	bcc.n	80083f6 <__gethex+0x21e>
 8008374:	9802      	ldr	r0, [sp, #8]
 8008376:	9b00      	ldr	r3, [sp, #0]
 8008378:	f840 3b04 	str.w	r3, [r0], #4
 800837c:	eba0 0009 	sub.w	r0, r0, r9
 8008380:	1080      	asrs	r0, r0, #2
 8008382:	0146      	lsls	r6, r0, #5
 8008384:	6120      	str	r0, [r4, #16]
 8008386:	4618      	mov	r0, r3
 8008388:	f000 fb54 	bl	8008a34 <__hi0bits>
 800838c:	1a30      	subs	r0, r6, r0
 800838e:	f8d8 6000 	ldr.w	r6, [r8]
 8008392:	42b0      	cmp	r0, r6
 8008394:	dd63      	ble.n	800845e <__gethex+0x286>
 8008396:	1b87      	subs	r7, r0, r6
 8008398:	4639      	mov	r1, r7
 800839a:	4620      	mov	r0, r4
 800839c:	f000 feee 	bl	800917c <__any_on>
 80083a0:	4682      	mov	sl, r0
 80083a2:	b1a8      	cbz	r0, 80083d0 <__gethex+0x1f8>
 80083a4:	1e7b      	subs	r3, r7, #1
 80083a6:	1159      	asrs	r1, r3, #5
 80083a8:	f003 021f 	and.w	r2, r3, #31
 80083ac:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80083b0:	f04f 0a01 	mov.w	sl, #1
 80083b4:	fa0a f202 	lsl.w	r2, sl, r2
 80083b8:	420a      	tst	r2, r1
 80083ba:	d009      	beq.n	80083d0 <__gethex+0x1f8>
 80083bc:	4553      	cmp	r3, sl
 80083be:	dd05      	ble.n	80083cc <__gethex+0x1f4>
 80083c0:	1eb9      	subs	r1, r7, #2
 80083c2:	4620      	mov	r0, r4
 80083c4:	f000 feda 	bl	800917c <__any_on>
 80083c8:	2800      	cmp	r0, #0
 80083ca:	d145      	bne.n	8008458 <__gethex+0x280>
 80083cc:	f04f 0a02 	mov.w	sl, #2
 80083d0:	4639      	mov	r1, r7
 80083d2:	4620      	mov	r0, r4
 80083d4:	f7ff fe99 	bl	800810a <rshift>
 80083d8:	443d      	add	r5, r7
 80083da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80083de:	42ab      	cmp	r3, r5
 80083e0:	da4c      	bge.n	800847c <__gethex+0x2a4>
 80083e2:	ee18 0a10 	vmov	r0, s16
 80083e6:	4621      	mov	r1, r4
 80083e8:	f000 fa6e 	bl	80088c8 <_Bfree>
 80083ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80083ee:	2300      	movs	r3, #0
 80083f0:	6013      	str	r3, [r2, #0]
 80083f2:	27a3      	movs	r7, #163	; 0xa3
 80083f4:	e785      	b.n	8008302 <__gethex+0x12a>
 80083f6:	1e73      	subs	r3, r6, #1
 80083f8:	9a05      	ldr	r2, [sp, #20]
 80083fa:	9303      	str	r3, [sp, #12]
 80083fc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008400:	4293      	cmp	r3, r2
 8008402:	d019      	beq.n	8008438 <__gethex+0x260>
 8008404:	f1bb 0f20 	cmp.w	fp, #32
 8008408:	d107      	bne.n	800841a <__gethex+0x242>
 800840a:	9b02      	ldr	r3, [sp, #8]
 800840c:	9a00      	ldr	r2, [sp, #0]
 800840e:	f843 2b04 	str.w	r2, [r3], #4
 8008412:	9302      	str	r3, [sp, #8]
 8008414:	2300      	movs	r3, #0
 8008416:	9300      	str	r3, [sp, #0]
 8008418:	469b      	mov	fp, r3
 800841a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800841e:	f7ff fec6 	bl	80081ae <__hexdig_fun>
 8008422:	9b00      	ldr	r3, [sp, #0]
 8008424:	f000 000f 	and.w	r0, r0, #15
 8008428:	fa00 f00b 	lsl.w	r0, r0, fp
 800842c:	4303      	orrs	r3, r0
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	f10b 0b04 	add.w	fp, fp, #4
 8008434:	9b03      	ldr	r3, [sp, #12]
 8008436:	e00d      	b.n	8008454 <__gethex+0x27c>
 8008438:	9b03      	ldr	r3, [sp, #12]
 800843a:	9a06      	ldr	r2, [sp, #24]
 800843c:	4413      	add	r3, r2
 800843e:	42bb      	cmp	r3, r7
 8008440:	d3e0      	bcc.n	8008404 <__gethex+0x22c>
 8008442:	4618      	mov	r0, r3
 8008444:	9901      	ldr	r1, [sp, #4]
 8008446:	9307      	str	r3, [sp, #28]
 8008448:	4652      	mov	r2, sl
 800844a:	f001 fa84 	bl	8009956 <strncmp>
 800844e:	9b07      	ldr	r3, [sp, #28]
 8008450:	2800      	cmp	r0, #0
 8008452:	d1d7      	bne.n	8008404 <__gethex+0x22c>
 8008454:	461e      	mov	r6, r3
 8008456:	e78b      	b.n	8008370 <__gethex+0x198>
 8008458:	f04f 0a03 	mov.w	sl, #3
 800845c:	e7b8      	b.n	80083d0 <__gethex+0x1f8>
 800845e:	da0a      	bge.n	8008476 <__gethex+0x29e>
 8008460:	1a37      	subs	r7, r6, r0
 8008462:	4621      	mov	r1, r4
 8008464:	ee18 0a10 	vmov	r0, s16
 8008468:	463a      	mov	r2, r7
 800846a:	f000 fc49 	bl	8008d00 <__lshift>
 800846e:	1bed      	subs	r5, r5, r7
 8008470:	4604      	mov	r4, r0
 8008472:	f100 0914 	add.w	r9, r0, #20
 8008476:	f04f 0a00 	mov.w	sl, #0
 800847a:	e7ae      	b.n	80083da <__gethex+0x202>
 800847c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008480:	42a8      	cmp	r0, r5
 8008482:	dd72      	ble.n	800856a <__gethex+0x392>
 8008484:	1b45      	subs	r5, r0, r5
 8008486:	42ae      	cmp	r6, r5
 8008488:	dc36      	bgt.n	80084f8 <__gethex+0x320>
 800848a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800848e:	2b02      	cmp	r3, #2
 8008490:	d02a      	beq.n	80084e8 <__gethex+0x310>
 8008492:	2b03      	cmp	r3, #3
 8008494:	d02c      	beq.n	80084f0 <__gethex+0x318>
 8008496:	2b01      	cmp	r3, #1
 8008498:	d115      	bne.n	80084c6 <__gethex+0x2ee>
 800849a:	42ae      	cmp	r6, r5
 800849c:	d113      	bne.n	80084c6 <__gethex+0x2ee>
 800849e:	2e01      	cmp	r6, #1
 80084a0:	d10b      	bne.n	80084ba <__gethex+0x2e2>
 80084a2:	9a04      	ldr	r2, [sp, #16]
 80084a4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80084a8:	6013      	str	r3, [r2, #0]
 80084aa:	2301      	movs	r3, #1
 80084ac:	6123      	str	r3, [r4, #16]
 80084ae:	f8c9 3000 	str.w	r3, [r9]
 80084b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084b4:	2762      	movs	r7, #98	; 0x62
 80084b6:	601c      	str	r4, [r3, #0]
 80084b8:	e723      	b.n	8008302 <__gethex+0x12a>
 80084ba:	1e71      	subs	r1, r6, #1
 80084bc:	4620      	mov	r0, r4
 80084be:	f000 fe5d 	bl	800917c <__any_on>
 80084c2:	2800      	cmp	r0, #0
 80084c4:	d1ed      	bne.n	80084a2 <__gethex+0x2ca>
 80084c6:	ee18 0a10 	vmov	r0, s16
 80084ca:	4621      	mov	r1, r4
 80084cc:	f000 f9fc 	bl	80088c8 <_Bfree>
 80084d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80084d2:	2300      	movs	r3, #0
 80084d4:	6013      	str	r3, [r2, #0]
 80084d6:	2750      	movs	r7, #80	; 0x50
 80084d8:	e713      	b.n	8008302 <__gethex+0x12a>
 80084da:	bf00      	nop
 80084dc:	0800a32c 	.word	0x0800a32c
 80084e0:	0800a24c 	.word	0x0800a24c
 80084e4:	0800a2c0 	.word	0x0800a2c0
 80084e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1eb      	bne.n	80084c6 <__gethex+0x2ee>
 80084ee:	e7d8      	b.n	80084a2 <__gethex+0x2ca>
 80084f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1d5      	bne.n	80084a2 <__gethex+0x2ca>
 80084f6:	e7e6      	b.n	80084c6 <__gethex+0x2ee>
 80084f8:	1e6f      	subs	r7, r5, #1
 80084fa:	f1ba 0f00 	cmp.w	sl, #0
 80084fe:	d131      	bne.n	8008564 <__gethex+0x38c>
 8008500:	b127      	cbz	r7, 800850c <__gethex+0x334>
 8008502:	4639      	mov	r1, r7
 8008504:	4620      	mov	r0, r4
 8008506:	f000 fe39 	bl	800917c <__any_on>
 800850a:	4682      	mov	sl, r0
 800850c:	117b      	asrs	r3, r7, #5
 800850e:	2101      	movs	r1, #1
 8008510:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008514:	f007 071f 	and.w	r7, r7, #31
 8008518:	fa01 f707 	lsl.w	r7, r1, r7
 800851c:	421f      	tst	r7, r3
 800851e:	4629      	mov	r1, r5
 8008520:	4620      	mov	r0, r4
 8008522:	bf18      	it	ne
 8008524:	f04a 0a02 	orrne.w	sl, sl, #2
 8008528:	1b76      	subs	r6, r6, r5
 800852a:	f7ff fdee 	bl	800810a <rshift>
 800852e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008532:	2702      	movs	r7, #2
 8008534:	f1ba 0f00 	cmp.w	sl, #0
 8008538:	d048      	beq.n	80085cc <__gethex+0x3f4>
 800853a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800853e:	2b02      	cmp	r3, #2
 8008540:	d015      	beq.n	800856e <__gethex+0x396>
 8008542:	2b03      	cmp	r3, #3
 8008544:	d017      	beq.n	8008576 <__gethex+0x39e>
 8008546:	2b01      	cmp	r3, #1
 8008548:	d109      	bne.n	800855e <__gethex+0x386>
 800854a:	f01a 0f02 	tst.w	sl, #2
 800854e:	d006      	beq.n	800855e <__gethex+0x386>
 8008550:	f8d9 0000 	ldr.w	r0, [r9]
 8008554:	ea4a 0a00 	orr.w	sl, sl, r0
 8008558:	f01a 0f01 	tst.w	sl, #1
 800855c:	d10e      	bne.n	800857c <__gethex+0x3a4>
 800855e:	f047 0710 	orr.w	r7, r7, #16
 8008562:	e033      	b.n	80085cc <__gethex+0x3f4>
 8008564:	f04f 0a01 	mov.w	sl, #1
 8008568:	e7d0      	b.n	800850c <__gethex+0x334>
 800856a:	2701      	movs	r7, #1
 800856c:	e7e2      	b.n	8008534 <__gethex+0x35c>
 800856e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008570:	f1c3 0301 	rsb	r3, r3, #1
 8008574:	9315      	str	r3, [sp, #84]	; 0x54
 8008576:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008578:	2b00      	cmp	r3, #0
 800857a:	d0f0      	beq.n	800855e <__gethex+0x386>
 800857c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008580:	f104 0314 	add.w	r3, r4, #20
 8008584:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008588:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800858c:	f04f 0c00 	mov.w	ip, #0
 8008590:	4618      	mov	r0, r3
 8008592:	f853 2b04 	ldr.w	r2, [r3], #4
 8008596:	f1b2 3fff 	cmp.w	r2, #4294967295
 800859a:	d01c      	beq.n	80085d6 <__gethex+0x3fe>
 800859c:	3201      	adds	r2, #1
 800859e:	6002      	str	r2, [r0, #0]
 80085a0:	2f02      	cmp	r7, #2
 80085a2:	f104 0314 	add.w	r3, r4, #20
 80085a6:	d13f      	bne.n	8008628 <__gethex+0x450>
 80085a8:	f8d8 2000 	ldr.w	r2, [r8]
 80085ac:	3a01      	subs	r2, #1
 80085ae:	42b2      	cmp	r2, r6
 80085b0:	d10a      	bne.n	80085c8 <__gethex+0x3f0>
 80085b2:	1171      	asrs	r1, r6, #5
 80085b4:	2201      	movs	r2, #1
 80085b6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80085ba:	f006 061f 	and.w	r6, r6, #31
 80085be:	fa02 f606 	lsl.w	r6, r2, r6
 80085c2:	421e      	tst	r6, r3
 80085c4:	bf18      	it	ne
 80085c6:	4617      	movne	r7, r2
 80085c8:	f047 0720 	orr.w	r7, r7, #32
 80085cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80085ce:	601c      	str	r4, [r3, #0]
 80085d0:	9b04      	ldr	r3, [sp, #16]
 80085d2:	601d      	str	r5, [r3, #0]
 80085d4:	e695      	b.n	8008302 <__gethex+0x12a>
 80085d6:	4299      	cmp	r1, r3
 80085d8:	f843 cc04 	str.w	ip, [r3, #-4]
 80085dc:	d8d8      	bhi.n	8008590 <__gethex+0x3b8>
 80085de:	68a3      	ldr	r3, [r4, #8]
 80085e0:	459b      	cmp	fp, r3
 80085e2:	db19      	blt.n	8008618 <__gethex+0x440>
 80085e4:	6861      	ldr	r1, [r4, #4]
 80085e6:	ee18 0a10 	vmov	r0, s16
 80085ea:	3101      	adds	r1, #1
 80085ec:	f000 f92c 	bl	8008848 <_Balloc>
 80085f0:	4681      	mov	r9, r0
 80085f2:	b918      	cbnz	r0, 80085fc <__gethex+0x424>
 80085f4:	4b1a      	ldr	r3, [pc, #104]	; (8008660 <__gethex+0x488>)
 80085f6:	4602      	mov	r2, r0
 80085f8:	2184      	movs	r1, #132	; 0x84
 80085fa:	e6a8      	b.n	800834e <__gethex+0x176>
 80085fc:	6922      	ldr	r2, [r4, #16]
 80085fe:	3202      	adds	r2, #2
 8008600:	f104 010c 	add.w	r1, r4, #12
 8008604:	0092      	lsls	r2, r2, #2
 8008606:	300c      	adds	r0, #12
 8008608:	f000 f910 	bl	800882c <memcpy>
 800860c:	4621      	mov	r1, r4
 800860e:	ee18 0a10 	vmov	r0, s16
 8008612:	f000 f959 	bl	80088c8 <_Bfree>
 8008616:	464c      	mov	r4, r9
 8008618:	6923      	ldr	r3, [r4, #16]
 800861a:	1c5a      	adds	r2, r3, #1
 800861c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008620:	6122      	str	r2, [r4, #16]
 8008622:	2201      	movs	r2, #1
 8008624:	615a      	str	r2, [r3, #20]
 8008626:	e7bb      	b.n	80085a0 <__gethex+0x3c8>
 8008628:	6922      	ldr	r2, [r4, #16]
 800862a:	455a      	cmp	r2, fp
 800862c:	dd0b      	ble.n	8008646 <__gethex+0x46e>
 800862e:	2101      	movs	r1, #1
 8008630:	4620      	mov	r0, r4
 8008632:	f7ff fd6a 	bl	800810a <rshift>
 8008636:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800863a:	3501      	adds	r5, #1
 800863c:	42ab      	cmp	r3, r5
 800863e:	f6ff aed0 	blt.w	80083e2 <__gethex+0x20a>
 8008642:	2701      	movs	r7, #1
 8008644:	e7c0      	b.n	80085c8 <__gethex+0x3f0>
 8008646:	f016 061f 	ands.w	r6, r6, #31
 800864a:	d0fa      	beq.n	8008642 <__gethex+0x46a>
 800864c:	449a      	add	sl, r3
 800864e:	f1c6 0620 	rsb	r6, r6, #32
 8008652:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008656:	f000 f9ed 	bl	8008a34 <__hi0bits>
 800865a:	42b0      	cmp	r0, r6
 800865c:	dbe7      	blt.n	800862e <__gethex+0x456>
 800865e:	e7f0      	b.n	8008642 <__gethex+0x46a>
 8008660:	0800a24c 	.word	0x0800a24c

08008664 <L_shift>:
 8008664:	f1c2 0208 	rsb	r2, r2, #8
 8008668:	0092      	lsls	r2, r2, #2
 800866a:	b570      	push	{r4, r5, r6, lr}
 800866c:	f1c2 0620 	rsb	r6, r2, #32
 8008670:	6843      	ldr	r3, [r0, #4]
 8008672:	6804      	ldr	r4, [r0, #0]
 8008674:	fa03 f506 	lsl.w	r5, r3, r6
 8008678:	432c      	orrs	r4, r5
 800867a:	40d3      	lsrs	r3, r2
 800867c:	6004      	str	r4, [r0, #0]
 800867e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008682:	4288      	cmp	r0, r1
 8008684:	d3f4      	bcc.n	8008670 <L_shift+0xc>
 8008686:	bd70      	pop	{r4, r5, r6, pc}

08008688 <__match>:
 8008688:	b530      	push	{r4, r5, lr}
 800868a:	6803      	ldr	r3, [r0, #0]
 800868c:	3301      	adds	r3, #1
 800868e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008692:	b914      	cbnz	r4, 800869a <__match+0x12>
 8008694:	6003      	str	r3, [r0, #0]
 8008696:	2001      	movs	r0, #1
 8008698:	bd30      	pop	{r4, r5, pc}
 800869a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800869e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80086a2:	2d19      	cmp	r5, #25
 80086a4:	bf98      	it	ls
 80086a6:	3220      	addls	r2, #32
 80086a8:	42a2      	cmp	r2, r4
 80086aa:	d0f0      	beq.n	800868e <__match+0x6>
 80086ac:	2000      	movs	r0, #0
 80086ae:	e7f3      	b.n	8008698 <__match+0x10>

080086b0 <__hexnan>:
 80086b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b4:	680b      	ldr	r3, [r1, #0]
 80086b6:	6801      	ldr	r1, [r0, #0]
 80086b8:	115e      	asrs	r6, r3, #5
 80086ba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80086be:	f013 031f 	ands.w	r3, r3, #31
 80086c2:	b087      	sub	sp, #28
 80086c4:	bf18      	it	ne
 80086c6:	3604      	addne	r6, #4
 80086c8:	2500      	movs	r5, #0
 80086ca:	1f37      	subs	r7, r6, #4
 80086cc:	4682      	mov	sl, r0
 80086ce:	4690      	mov	r8, r2
 80086d0:	9301      	str	r3, [sp, #4]
 80086d2:	f846 5c04 	str.w	r5, [r6, #-4]
 80086d6:	46b9      	mov	r9, r7
 80086d8:	463c      	mov	r4, r7
 80086da:	9502      	str	r5, [sp, #8]
 80086dc:	46ab      	mov	fp, r5
 80086de:	784a      	ldrb	r2, [r1, #1]
 80086e0:	1c4b      	adds	r3, r1, #1
 80086e2:	9303      	str	r3, [sp, #12]
 80086e4:	b342      	cbz	r2, 8008738 <__hexnan+0x88>
 80086e6:	4610      	mov	r0, r2
 80086e8:	9105      	str	r1, [sp, #20]
 80086ea:	9204      	str	r2, [sp, #16]
 80086ec:	f7ff fd5f 	bl	80081ae <__hexdig_fun>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	d14f      	bne.n	8008794 <__hexnan+0xe4>
 80086f4:	9a04      	ldr	r2, [sp, #16]
 80086f6:	9905      	ldr	r1, [sp, #20]
 80086f8:	2a20      	cmp	r2, #32
 80086fa:	d818      	bhi.n	800872e <__hexnan+0x7e>
 80086fc:	9b02      	ldr	r3, [sp, #8]
 80086fe:	459b      	cmp	fp, r3
 8008700:	dd13      	ble.n	800872a <__hexnan+0x7a>
 8008702:	454c      	cmp	r4, r9
 8008704:	d206      	bcs.n	8008714 <__hexnan+0x64>
 8008706:	2d07      	cmp	r5, #7
 8008708:	dc04      	bgt.n	8008714 <__hexnan+0x64>
 800870a:	462a      	mov	r2, r5
 800870c:	4649      	mov	r1, r9
 800870e:	4620      	mov	r0, r4
 8008710:	f7ff ffa8 	bl	8008664 <L_shift>
 8008714:	4544      	cmp	r4, r8
 8008716:	d950      	bls.n	80087ba <__hexnan+0x10a>
 8008718:	2300      	movs	r3, #0
 800871a:	f1a4 0904 	sub.w	r9, r4, #4
 800871e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008722:	f8cd b008 	str.w	fp, [sp, #8]
 8008726:	464c      	mov	r4, r9
 8008728:	461d      	mov	r5, r3
 800872a:	9903      	ldr	r1, [sp, #12]
 800872c:	e7d7      	b.n	80086de <__hexnan+0x2e>
 800872e:	2a29      	cmp	r2, #41	; 0x29
 8008730:	d156      	bne.n	80087e0 <__hexnan+0x130>
 8008732:	3102      	adds	r1, #2
 8008734:	f8ca 1000 	str.w	r1, [sl]
 8008738:	f1bb 0f00 	cmp.w	fp, #0
 800873c:	d050      	beq.n	80087e0 <__hexnan+0x130>
 800873e:	454c      	cmp	r4, r9
 8008740:	d206      	bcs.n	8008750 <__hexnan+0xa0>
 8008742:	2d07      	cmp	r5, #7
 8008744:	dc04      	bgt.n	8008750 <__hexnan+0xa0>
 8008746:	462a      	mov	r2, r5
 8008748:	4649      	mov	r1, r9
 800874a:	4620      	mov	r0, r4
 800874c:	f7ff ff8a 	bl	8008664 <L_shift>
 8008750:	4544      	cmp	r4, r8
 8008752:	d934      	bls.n	80087be <__hexnan+0x10e>
 8008754:	f1a8 0204 	sub.w	r2, r8, #4
 8008758:	4623      	mov	r3, r4
 800875a:	f853 1b04 	ldr.w	r1, [r3], #4
 800875e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008762:	429f      	cmp	r7, r3
 8008764:	d2f9      	bcs.n	800875a <__hexnan+0xaa>
 8008766:	1b3b      	subs	r3, r7, r4
 8008768:	f023 0303 	bic.w	r3, r3, #3
 800876c:	3304      	adds	r3, #4
 800876e:	3401      	adds	r4, #1
 8008770:	3e03      	subs	r6, #3
 8008772:	42b4      	cmp	r4, r6
 8008774:	bf88      	it	hi
 8008776:	2304      	movhi	r3, #4
 8008778:	4443      	add	r3, r8
 800877a:	2200      	movs	r2, #0
 800877c:	f843 2b04 	str.w	r2, [r3], #4
 8008780:	429f      	cmp	r7, r3
 8008782:	d2fb      	bcs.n	800877c <__hexnan+0xcc>
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	b91b      	cbnz	r3, 8008790 <__hexnan+0xe0>
 8008788:	4547      	cmp	r7, r8
 800878a:	d127      	bne.n	80087dc <__hexnan+0x12c>
 800878c:	2301      	movs	r3, #1
 800878e:	603b      	str	r3, [r7, #0]
 8008790:	2005      	movs	r0, #5
 8008792:	e026      	b.n	80087e2 <__hexnan+0x132>
 8008794:	3501      	adds	r5, #1
 8008796:	2d08      	cmp	r5, #8
 8008798:	f10b 0b01 	add.w	fp, fp, #1
 800879c:	dd06      	ble.n	80087ac <__hexnan+0xfc>
 800879e:	4544      	cmp	r4, r8
 80087a0:	d9c3      	bls.n	800872a <__hexnan+0x7a>
 80087a2:	2300      	movs	r3, #0
 80087a4:	f844 3c04 	str.w	r3, [r4, #-4]
 80087a8:	2501      	movs	r5, #1
 80087aa:	3c04      	subs	r4, #4
 80087ac:	6822      	ldr	r2, [r4, #0]
 80087ae:	f000 000f 	and.w	r0, r0, #15
 80087b2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80087b6:	6022      	str	r2, [r4, #0]
 80087b8:	e7b7      	b.n	800872a <__hexnan+0x7a>
 80087ba:	2508      	movs	r5, #8
 80087bc:	e7b5      	b.n	800872a <__hexnan+0x7a>
 80087be:	9b01      	ldr	r3, [sp, #4]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d0df      	beq.n	8008784 <__hexnan+0xd4>
 80087c4:	f04f 32ff 	mov.w	r2, #4294967295
 80087c8:	f1c3 0320 	rsb	r3, r3, #32
 80087cc:	fa22 f303 	lsr.w	r3, r2, r3
 80087d0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80087d4:	401a      	ands	r2, r3
 80087d6:	f846 2c04 	str.w	r2, [r6, #-4]
 80087da:	e7d3      	b.n	8008784 <__hexnan+0xd4>
 80087dc:	3f04      	subs	r7, #4
 80087de:	e7d1      	b.n	8008784 <__hexnan+0xd4>
 80087e0:	2004      	movs	r0, #4
 80087e2:	b007      	add	sp, #28
 80087e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087e8 <_localeconv_r>:
 80087e8:	4800      	ldr	r0, [pc, #0]	; (80087ec <_localeconv_r+0x4>)
 80087ea:	4770      	bx	lr
 80087ec:	20000164 	.word	0x20000164

080087f0 <__retarget_lock_init_recursive>:
 80087f0:	4770      	bx	lr

080087f2 <__retarget_lock_acquire_recursive>:
 80087f2:	4770      	bx	lr

080087f4 <__retarget_lock_release_recursive>:
 80087f4:	4770      	bx	lr
	...

080087f8 <malloc>:
 80087f8:	4b02      	ldr	r3, [pc, #8]	; (8008804 <malloc+0xc>)
 80087fa:	4601      	mov	r1, r0
 80087fc:	6818      	ldr	r0, [r3, #0]
 80087fe:	f000 bd3d 	b.w	800927c <_malloc_r>
 8008802:	bf00      	nop
 8008804:	2000000c 	.word	0x2000000c

08008808 <__ascii_mbtowc>:
 8008808:	b082      	sub	sp, #8
 800880a:	b901      	cbnz	r1, 800880e <__ascii_mbtowc+0x6>
 800880c:	a901      	add	r1, sp, #4
 800880e:	b142      	cbz	r2, 8008822 <__ascii_mbtowc+0x1a>
 8008810:	b14b      	cbz	r3, 8008826 <__ascii_mbtowc+0x1e>
 8008812:	7813      	ldrb	r3, [r2, #0]
 8008814:	600b      	str	r3, [r1, #0]
 8008816:	7812      	ldrb	r2, [r2, #0]
 8008818:	1e10      	subs	r0, r2, #0
 800881a:	bf18      	it	ne
 800881c:	2001      	movne	r0, #1
 800881e:	b002      	add	sp, #8
 8008820:	4770      	bx	lr
 8008822:	4610      	mov	r0, r2
 8008824:	e7fb      	b.n	800881e <__ascii_mbtowc+0x16>
 8008826:	f06f 0001 	mvn.w	r0, #1
 800882a:	e7f8      	b.n	800881e <__ascii_mbtowc+0x16>

0800882c <memcpy>:
 800882c:	440a      	add	r2, r1
 800882e:	4291      	cmp	r1, r2
 8008830:	f100 33ff 	add.w	r3, r0, #4294967295
 8008834:	d100      	bne.n	8008838 <memcpy+0xc>
 8008836:	4770      	bx	lr
 8008838:	b510      	push	{r4, lr}
 800883a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800883e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008842:	4291      	cmp	r1, r2
 8008844:	d1f9      	bne.n	800883a <memcpy+0xe>
 8008846:	bd10      	pop	{r4, pc}

08008848 <_Balloc>:
 8008848:	b570      	push	{r4, r5, r6, lr}
 800884a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800884c:	4604      	mov	r4, r0
 800884e:	460d      	mov	r5, r1
 8008850:	b976      	cbnz	r6, 8008870 <_Balloc+0x28>
 8008852:	2010      	movs	r0, #16
 8008854:	f7ff ffd0 	bl	80087f8 <malloc>
 8008858:	4602      	mov	r2, r0
 800885a:	6260      	str	r0, [r4, #36]	; 0x24
 800885c:	b920      	cbnz	r0, 8008868 <_Balloc+0x20>
 800885e:	4b18      	ldr	r3, [pc, #96]	; (80088c0 <_Balloc+0x78>)
 8008860:	4818      	ldr	r0, [pc, #96]	; (80088c4 <_Balloc+0x7c>)
 8008862:	2166      	movs	r1, #102	; 0x66
 8008864:	f001 f96a 	bl	8009b3c <__assert_func>
 8008868:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800886c:	6006      	str	r6, [r0, #0]
 800886e:	60c6      	str	r6, [r0, #12]
 8008870:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008872:	68f3      	ldr	r3, [r6, #12]
 8008874:	b183      	cbz	r3, 8008898 <_Balloc+0x50>
 8008876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008878:	68db      	ldr	r3, [r3, #12]
 800887a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800887e:	b9b8      	cbnz	r0, 80088b0 <_Balloc+0x68>
 8008880:	2101      	movs	r1, #1
 8008882:	fa01 f605 	lsl.w	r6, r1, r5
 8008886:	1d72      	adds	r2, r6, #5
 8008888:	0092      	lsls	r2, r2, #2
 800888a:	4620      	mov	r0, r4
 800888c:	f000 fc97 	bl	80091be <_calloc_r>
 8008890:	b160      	cbz	r0, 80088ac <_Balloc+0x64>
 8008892:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008896:	e00e      	b.n	80088b6 <_Balloc+0x6e>
 8008898:	2221      	movs	r2, #33	; 0x21
 800889a:	2104      	movs	r1, #4
 800889c:	4620      	mov	r0, r4
 800889e:	f000 fc8e 	bl	80091be <_calloc_r>
 80088a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088a4:	60f0      	str	r0, [r6, #12]
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d1e4      	bne.n	8008876 <_Balloc+0x2e>
 80088ac:	2000      	movs	r0, #0
 80088ae:	bd70      	pop	{r4, r5, r6, pc}
 80088b0:	6802      	ldr	r2, [r0, #0]
 80088b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80088b6:	2300      	movs	r3, #0
 80088b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80088bc:	e7f7      	b.n	80088ae <_Balloc+0x66>
 80088be:	bf00      	nop
 80088c0:	0800a1d6 	.word	0x0800a1d6
 80088c4:	0800a340 	.word	0x0800a340

080088c8 <_Bfree>:
 80088c8:	b570      	push	{r4, r5, r6, lr}
 80088ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80088cc:	4605      	mov	r5, r0
 80088ce:	460c      	mov	r4, r1
 80088d0:	b976      	cbnz	r6, 80088f0 <_Bfree+0x28>
 80088d2:	2010      	movs	r0, #16
 80088d4:	f7ff ff90 	bl	80087f8 <malloc>
 80088d8:	4602      	mov	r2, r0
 80088da:	6268      	str	r0, [r5, #36]	; 0x24
 80088dc:	b920      	cbnz	r0, 80088e8 <_Bfree+0x20>
 80088de:	4b09      	ldr	r3, [pc, #36]	; (8008904 <_Bfree+0x3c>)
 80088e0:	4809      	ldr	r0, [pc, #36]	; (8008908 <_Bfree+0x40>)
 80088e2:	218a      	movs	r1, #138	; 0x8a
 80088e4:	f001 f92a 	bl	8009b3c <__assert_func>
 80088e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088ec:	6006      	str	r6, [r0, #0]
 80088ee:	60c6      	str	r6, [r0, #12]
 80088f0:	b13c      	cbz	r4, 8008902 <_Bfree+0x3a>
 80088f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80088f4:	6862      	ldr	r2, [r4, #4]
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088fc:	6021      	str	r1, [r4, #0]
 80088fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008902:	bd70      	pop	{r4, r5, r6, pc}
 8008904:	0800a1d6 	.word	0x0800a1d6
 8008908:	0800a340 	.word	0x0800a340

0800890c <__multadd>:
 800890c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008910:	690e      	ldr	r6, [r1, #16]
 8008912:	4607      	mov	r7, r0
 8008914:	4698      	mov	r8, r3
 8008916:	460c      	mov	r4, r1
 8008918:	f101 0014 	add.w	r0, r1, #20
 800891c:	2300      	movs	r3, #0
 800891e:	6805      	ldr	r5, [r0, #0]
 8008920:	b2a9      	uxth	r1, r5
 8008922:	fb02 8101 	mla	r1, r2, r1, r8
 8008926:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800892a:	0c2d      	lsrs	r5, r5, #16
 800892c:	fb02 c505 	mla	r5, r2, r5, ip
 8008930:	b289      	uxth	r1, r1
 8008932:	3301      	adds	r3, #1
 8008934:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008938:	429e      	cmp	r6, r3
 800893a:	f840 1b04 	str.w	r1, [r0], #4
 800893e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008942:	dcec      	bgt.n	800891e <__multadd+0x12>
 8008944:	f1b8 0f00 	cmp.w	r8, #0
 8008948:	d022      	beq.n	8008990 <__multadd+0x84>
 800894a:	68a3      	ldr	r3, [r4, #8]
 800894c:	42b3      	cmp	r3, r6
 800894e:	dc19      	bgt.n	8008984 <__multadd+0x78>
 8008950:	6861      	ldr	r1, [r4, #4]
 8008952:	4638      	mov	r0, r7
 8008954:	3101      	adds	r1, #1
 8008956:	f7ff ff77 	bl	8008848 <_Balloc>
 800895a:	4605      	mov	r5, r0
 800895c:	b928      	cbnz	r0, 800896a <__multadd+0x5e>
 800895e:	4602      	mov	r2, r0
 8008960:	4b0d      	ldr	r3, [pc, #52]	; (8008998 <__multadd+0x8c>)
 8008962:	480e      	ldr	r0, [pc, #56]	; (800899c <__multadd+0x90>)
 8008964:	21b5      	movs	r1, #181	; 0xb5
 8008966:	f001 f8e9 	bl	8009b3c <__assert_func>
 800896a:	6922      	ldr	r2, [r4, #16]
 800896c:	3202      	adds	r2, #2
 800896e:	f104 010c 	add.w	r1, r4, #12
 8008972:	0092      	lsls	r2, r2, #2
 8008974:	300c      	adds	r0, #12
 8008976:	f7ff ff59 	bl	800882c <memcpy>
 800897a:	4621      	mov	r1, r4
 800897c:	4638      	mov	r0, r7
 800897e:	f7ff ffa3 	bl	80088c8 <_Bfree>
 8008982:	462c      	mov	r4, r5
 8008984:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008988:	3601      	adds	r6, #1
 800898a:	f8c3 8014 	str.w	r8, [r3, #20]
 800898e:	6126      	str	r6, [r4, #16]
 8008990:	4620      	mov	r0, r4
 8008992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008996:	bf00      	nop
 8008998:	0800a24c 	.word	0x0800a24c
 800899c:	0800a340 	.word	0x0800a340

080089a0 <__s2b>:
 80089a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089a4:	460c      	mov	r4, r1
 80089a6:	4615      	mov	r5, r2
 80089a8:	461f      	mov	r7, r3
 80089aa:	2209      	movs	r2, #9
 80089ac:	3308      	adds	r3, #8
 80089ae:	4606      	mov	r6, r0
 80089b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80089b4:	2100      	movs	r1, #0
 80089b6:	2201      	movs	r2, #1
 80089b8:	429a      	cmp	r2, r3
 80089ba:	db09      	blt.n	80089d0 <__s2b+0x30>
 80089bc:	4630      	mov	r0, r6
 80089be:	f7ff ff43 	bl	8008848 <_Balloc>
 80089c2:	b940      	cbnz	r0, 80089d6 <__s2b+0x36>
 80089c4:	4602      	mov	r2, r0
 80089c6:	4b19      	ldr	r3, [pc, #100]	; (8008a2c <__s2b+0x8c>)
 80089c8:	4819      	ldr	r0, [pc, #100]	; (8008a30 <__s2b+0x90>)
 80089ca:	21ce      	movs	r1, #206	; 0xce
 80089cc:	f001 f8b6 	bl	8009b3c <__assert_func>
 80089d0:	0052      	lsls	r2, r2, #1
 80089d2:	3101      	adds	r1, #1
 80089d4:	e7f0      	b.n	80089b8 <__s2b+0x18>
 80089d6:	9b08      	ldr	r3, [sp, #32]
 80089d8:	6143      	str	r3, [r0, #20]
 80089da:	2d09      	cmp	r5, #9
 80089dc:	f04f 0301 	mov.w	r3, #1
 80089e0:	6103      	str	r3, [r0, #16]
 80089e2:	dd16      	ble.n	8008a12 <__s2b+0x72>
 80089e4:	f104 0909 	add.w	r9, r4, #9
 80089e8:	46c8      	mov	r8, r9
 80089ea:	442c      	add	r4, r5
 80089ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 80089f0:	4601      	mov	r1, r0
 80089f2:	3b30      	subs	r3, #48	; 0x30
 80089f4:	220a      	movs	r2, #10
 80089f6:	4630      	mov	r0, r6
 80089f8:	f7ff ff88 	bl	800890c <__multadd>
 80089fc:	45a0      	cmp	r8, r4
 80089fe:	d1f5      	bne.n	80089ec <__s2b+0x4c>
 8008a00:	f1a5 0408 	sub.w	r4, r5, #8
 8008a04:	444c      	add	r4, r9
 8008a06:	1b2d      	subs	r5, r5, r4
 8008a08:	1963      	adds	r3, r4, r5
 8008a0a:	42bb      	cmp	r3, r7
 8008a0c:	db04      	blt.n	8008a18 <__s2b+0x78>
 8008a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a12:	340a      	adds	r4, #10
 8008a14:	2509      	movs	r5, #9
 8008a16:	e7f6      	b.n	8008a06 <__s2b+0x66>
 8008a18:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008a1c:	4601      	mov	r1, r0
 8008a1e:	3b30      	subs	r3, #48	; 0x30
 8008a20:	220a      	movs	r2, #10
 8008a22:	4630      	mov	r0, r6
 8008a24:	f7ff ff72 	bl	800890c <__multadd>
 8008a28:	e7ee      	b.n	8008a08 <__s2b+0x68>
 8008a2a:	bf00      	nop
 8008a2c:	0800a24c 	.word	0x0800a24c
 8008a30:	0800a340 	.word	0x0800a340

08008a34 <__hi0bits>:
 8008a34:	0c03      	lsrs	r3, r0, #16
 8008a36:	041b      	lsls	r3, r3, #16
 8008a38:	b9d3      	cbnz	r3, 8008a70 <__hi0bits+0x3c>
 8008a3a:	0400      	lsls	r0, r0, #16
 8008a3c:	2310      	movs	r3, #16
 8008a3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008a42:	bf04      	itt	eq
 8008a44:	0200      	lsleq	r0, r0, #8
 8008a46:	3308      	addeq	r3, #8
 8008a48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008a4c:	bf04      	itt	eq
 8008a4e:	0100      	lsleq	r0, r0, #4
 8008a50:	3304      	addeq	r3, #4
 8008a52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008a56:	bf04      	itt	eq
 8008a58:	0080      	lsleq	r0, r0, #2
 8008a5a:	3302      	addeq	r3, #2
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	db05      	blt.n	8008a6c <__hi0bits+0x38>
 8008a60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008a64:	f103 0301 	add.w	r3, r3, #1
 8008a68:	bf08      	it	eq
 8008a6a:	2320      	moveq	r3, #32
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	4770      	bx	lr
 8008a70:	2300      	movs	r3, #0
 8008a72:	e7e4      	b.n	8008a3e <__hi0bits+0xa>

08008a74 <__lo0bits>:
 8008a74:	6803      	ldr	r3, [r0, #0]
 8008a76:	f013 0207 	ands.w	r2, r3, #7
 8008a7a:	4601      	mov	r1, r0
 8008a7c:	d00b      	beq.n	8008a96 <__lo0bits+0x22>
 8008a7e:	07da      	lsls	r2, r3, #31
 8008a80:	d424      	bmi.n	8008acc <__lo0bits+0x58>
 8008a82:	0798      	lsls	r0, r3, #30
 8008a84:	bf49      	itett	mi
 8008a86:	085b      	lsrmi	r3, r3, #1
 8008a88:	089b      	lsrpl	r3, r3, #2
 8008a8a:	2001      	movmi	r0, #1
 8008a8c:	600b      	strmi	r3, [r1, #0]
 8008a8e:	bf5c      	itt	pl
 8008a90:	600b      	strpl	r3, [r1, #0]
 8008a92:	2002      	movpl	r0, #2
 8008a94:	4770      	bx	lr
 8008a96:	b298      	uxth	r0, r3
 8008a98:	b9b0      	cbnz	r0, 8008ac8 <__lo0bits+0x54>
 8008a9a:	0c1b      	lsrs	r3, r3, #16
 8008a9c:	2010      	movs	r0, #16
 8008a9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008aa2:	bf04      	itt	eq
 8008aa4:	0a1b      	lsreq	r3, r3, #8
 8008aa6:	3008      	addeq	r0, #8
 8008aa8:	071a      	lsls	r2, r3, #28
 8008aaa:	bf04      	itt	eq
 8008aac:	091b      	lsreq	r3, r3, #4
 8008aae:	3004      	addeq	r0, #4
 8008ab0:	079a      	lsls	r2, r3, #30
 8008ab2:	bf04      	itt	eq
 8008ab4:	089b      	lsreq	r3, r3, #2
 8008ab6:	3002      	addeq	r0, #2
 8008ab8:	07da      	lsls	r2, r3, #31
 8008aba:	d403      	bmi.n	8008ac4 <__lo0bits+0x50>
 8008abc:	085b      	lsrs	r3, r3, #1
 8008abe:	f100 0001 	add.w	r0, r0, #1
 8008ac2:	d005      	beq.n	8008ad0 <__lo0bits+0x5c>
 8008ac4:	600b      	str	r3, [r1, #0]
 8008ac6:	4770      	bx	lr
 8008ac8:	4610      	mov	r0, r2
 8008aca:	e7e8      	b.n	8008a9e <__lo0bits+0x2a>
 8008acc:	2000      	movs	r0, #0
 8008ace:	4770      	bx	lr
 8008ad0:	2020      	movs	r0, #32
 8008ad2:	4770      	bx	lr

08008ad4 <__i2b>:
 8008ad4:	b510      	push	{r4, lr}
 8008ad6:	460c      	mov	r4, r1
 8008ad8:	2101      	movs	r1, #1
 8008ada:	f7ff feb5 	bl	8008848 <_Balloc>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	b928      	cbnz	r0, 8008aee <__i2b+0x1a>
 8008ae2:	4b05      	ldr	r3, [pc, #20]	; (8008af8 <__i2b+0x24>)
 8008ae4:	4805      	ldr	r0, [pc, #20]	; (8008afc <__i2b+0x28>)
 8008ae6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008aea:	f001 f827 	bl	8009b3c <__assert_func>
 8008aee:	2301      	movs	r3, #1
 8008af0:	6144      	str	r4, [r0, #20]
 8008af2:	6103      	str	r3, [r0, #16]
 8008af4:	bd10      	pop	{r4, pc}
 8008af6:	bf00      	nop
 8008af8:	0800a24c 	.word	0x0800a24c
 8008afc:	0800a340 	.word	0x0800a340

08008b00 <__multiply>:
 8008b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b04:	4614      	mov	r4, r2
 8008b06:	690a      	ldr	r2, [r1, #16]
 8008b08:	6923      	ldr	r3, [r4, #16]
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	bfb8      	it	lt
 8008b0e:	460b      	movlt	r3, r1
 8008b10:	460d      	mov	r5, r1
 8008b12:	bfbc      	itt	lt
 8008b14:	4625      	movlt	r5, r4
 8008b16:	461c      	movlt	r4, r3
 8008b18:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008b1c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008b20:	68ab      	ldr	r3, [r5, #8]
 8008b22:	6869      	ldr	r1, [r5, #4]
 8008b24:	eb0a 0709 	add.w	r7, sl, r9
 8008b28:	42bb      	cmp	r3, r7
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	bfb8      	it	lt
 8008b2e:	3101      	addlt	r1, #1
 8008b30:	f7ff fe8a 	bl	8008848 <_Balloc>
 8008b34:	b930      	cbnz	r0, 8008b44 <__multiply+0x44>
 8008b36:	4602      	mov	r2, r0
 8008b38:	4b42      	ldr	r3, [pc, #264]	; (8008c44 <__multiply+0x144>)
 8008b3a:	4843      	ldr	r0, [pc, #268]	; (8008c48 <__multiply+0x148>)
 8008b3c:	f240 115d 	movw	r1, #349	; 0x15d
 8008b40:	f000 fffc 	bl	8009b3c <__assert_func>
 8008b44:	f100 0614 	add.w	r6, r0, #20
 8008b48:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008b4c:	4633      	mov	r3, r6
 8008b4e:	2200      	movs	r2, #0
 8008b50:	4543      	cmp	r3, r8
 8008b52:	d31e      	bcc.n	8008b92 <__multiply+0x92>
 8008b54:	f105 0c14 	add.w	ip, r5, #20
 8008b58:	f104 0314 	add.w	r3, r4, #20
 8008b5c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008b60:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008b64:	9202      	str	r2, [sp, #8]
 8008b66:	ebac 0205 	sub.w	r2, ip, r5
 8008b6a:	3a15      	subs	r2, #21
 8008b6c:	f022 0203 	bic.w	r2, r2, #3
 8008b70:	3204      	adds	r2, #4
 8008b72:	f105 0115 	add.w	r1, r5, #21
 8008b76:	458c      	cmp	ip, r1
 8008b78:	bf38      	it	cc
 8008b7a:	2204      	movcc	r2, #4
 8008b7c:	9201      	str	r2, [sp, #4]
 8008b7e:	9a02      	ldr	r2, [sp, #8]
 8008b80:	9303      	str	r3, [sp, #12]
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d808      	bhi.n	8008b98 <__multiply+0x98>
 8008b86:	2f00      	cmp	r7, #0
 8008b88:	dc55      	bgt.n	8008c36 <__multiply+0x136>
 8008b8a:	6107      	str	r7, [r0, #16]
 8008b8c:	b005      	add	sp, #20
 8008b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b92:	f843 2b04 	str.w	r2, [r3], #4
 8008b96:	e7db      	b.n	8008b50 <__multiply+0x50>
 8008b98:	f8b3 a000 	ldrh.w	sl, [r3]
 8008b9c:	f1ba 0f00 	cmp.w	sl, #0
 8008ba0:	d020      	beq.n	8008be4 <__multiply+0xe4>
 8008ba2:	f105 0e14 	add.w	lr, r5, #20
 8008ba6:	46b1      	mov	r9, r6
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008bae:	f8d9 b000 	ldr.w	fp, [r9]
 8008bb2:	b2a1      	uxth	r1, r4
 8008bb4:	fa1f fb8b 	uxth.w	fp, fp
 8008bb8:	fb0a b101 	mla	r1, sl, r1, fp
 8008bbc:	4411      	add	r1, r2
 8008bbe:	f8d9 2000 	ldr.w	r2, [r9]
 8008bc2:	0c24      	lsrs	r4, r4, #16
 8008bc4:	0c12      	lsrs	r2, r2, #16
 8008bc6:	fb0a 2404 	mla	r4, sl, r4, r2
 8008bca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008bce:	b289      	uxth	r1, r1
 8008bd0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008bd4:	45f4      	cmp	ip, lr
 8008bd6:	f849 1b04 	str.w	r1, [r9], #4
 8008bda:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008bde:	d8e4      	bhi.n	8008baa <__multiply+0xaa>
 8008be0:	9901      	ldr	r1, [sp, #4]
 8008be2:	5072      	str	r2, [r6, r1]
 8008be4:	9a03      	ldr	r2, [sp, #12]
 8008be6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008bea:	3304      	adds	r3, #4
 8008bec:	f1b9 0f00 	cmp.w	r9, #0
 8008bf0:	d01f      	beq.n	8008c32 <__multiply+0x132>
 8008bf2:	6834      	ldr	r4, [r6, #0]
 8008bf4:	f105 0114 	add.w	r1, r5, #20
 8008bf8:	46b6      	mov	lr, r6
 8008bfa:	f04f 0a00 	mov.w	sl, #0
 8008bfe:	880a      	ldrh	r2, [r1, #0]
 8008c00:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008c04:	fb09 b202 	mla	r2, r9, r2, fp
 8008c08:	4492      	add	sl, r2
 8008c0a:	b2a4      	uxth	r4, r4
 8008c0c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008c10:	f84e 4b04 	str.w	r4, [lr], #4
 8008c14:	f851 4b04 	ldr.w	r4, [r1], #4
 8008c18:	f8be 2000 	ldrh.w	r2, [lr]
 8008c1c:	0c24      	lsrs	r4, r4, #16
 8008c1e:	fb09 2404 	mla	r4, r9, r4, r2
 8008c22:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008c26:	458c      	cmp	ip, r1
 8008c28:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008c2c:	d8e7      	bhi.n	8008bfe <__multiply+0xfe>
 8008c2e:	9a01      	ldr	r2, [sp, #4]
 8008c30:	50b4      	str	r4, [r6, r2]
 8008c32:	3604      	adds	r6, #4
 8008c34:	e7a3      	b.n	8008b7e <__multiply+0x7e>
 8008c36:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d1a5      	bne.n	8008b8a <__multiply+0x8a>
 8008c3e:	3f01      	subs	r7, #1
 8008c40:	e7a1      	b.n	8008b86 <__multiply+0x86>
 8008c42:	bf00      	nop
 8008c44:	0800a24c 	.word	0x0800a24c
 8008c48:	0800a340 	.word	0x0800a340

08008c4c <__pow5mult>:
 8008c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c50:	4615      	mov	r5, r2
 8008c52:	f012 0203 	ands.w	r2, r2, #3
 8008c56:	4606      	mov	r6, r0
 8008c58:	460f      	mov	r7, r1
 8008c5a:	d007      	beq.n	8008c6c <__pow5mult+0x20>
 8008c5c:	4c25      	ldr	r4, [pc, #148]	; (8008cf4 <__pow5mult+0xa8>)
 8008c5e:	3a01      	subs	r2, #1
 8008c60:	2300      	movs	r3, #0
 8008c62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c66:	f7ff fe51 	bl	800890c <__multadd>
 8008c6a:	4607      	mov	r7, r0
 8008c6c:	10ad      	asrs	r5, r5, #2
 8008c6e:	d03d      	beq.n	8008cec <__pow5mult+0xa0>
 8008c70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008c72:	b97c      	cbnz	r4, 8008c94 <__pow5mult+0x48>
 8008c74:	2010      	movs	r0, #16
 8008c76:	f7ff fdbf 	bl	80087f8 <malloc>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	6270      	str	r0, [r6, #36]	; 0x24
 8008c7e:	b928      	cbnz	r0, 8008c8c <__pow5mult+0x40>
 8008c80:	4b1d      	ldr	r3, [pc, #116]	; (8008cf8 <__pow5mult+0xac>)
 8008c82:	481e      	ldr	r0, [pc, #120]	; (8008cfc <__pow5mult+0xb0>)
 8008c84:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008c88:	f000 ff58 	bl	8009b3c <__assert_func>
 8008c8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008c90:	6004      	str	r4, [r0, #0]
 8008c92:	60c4      	str	r4, [r0, #12]
 8008c94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008c98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008c9c:	b94c      	cbnz	r4, 8008cb2 <__pow5mult+0x66>
 8008c9e:	f240 2171 	movw	r1, #625	; 0x271
 8008ca2:	4630      	mov	r0, r6
 8008ca4:	f7ff ff16 	bl	8008ad4 <__i2b>
 8008ca8:	2300      	movs	r3, #0
 8008caa:	f8c8 0008 	str.w	r0, [r8, #8]
 8008cae:	4604      	mov	r4, r0
 8008cb0:	6003      	str	r3, [r0, #0]
 8008cb2:	f04f 0900 	mov.w	r9, #0
 8008cb6:	07eb      	lsls	r3, r5, #31
 8008cb8:	d50a      	bpl.n	8008cd0 <__pow5mult+0x84>
 8008cba:	4639      	mov	r1, r7
 8008cbc:	4622      	mov	r2, r4
 8008cbe:	4630      	mov	r0, r6
 8008cc0:	f7ff ff1e 	bl	8008b00 <__multiply>
 8008cc4:	4639      	mov	r1, r7
 8008cc6:	4680      	mov	r8, r0
 8008cc8:	4630      	mov	r0, r6
 8008cca:	f7ff fdfd 	bl	80088c8 <_Bfree>
 8008cce:	4647      	mov	r7, r8
 8008cd0:	106d      	asrs	r5, r5, #1
 8008cd2:	d00b      	beq.n	8008cec <__pow5mult+0xa0>
 8008cd4:	6820      	ldr	r0, [r4, #0]
 8008cd6:	b938      	cbnz	r0, 8008ce8 <__pow5mult+0x9c>
 8008cd8:	4622      	mov	r2, r4
 8008cda:	4621      	mov	r1, r4
 8008cdc:	4630      	mov	r0, r6
 8008cde:	f7ff ff0f 	bl	8008b00 <__multiply>
 8008ce2:	6020      	str	r0, [r4, #0]
 8008ce4:	f8c0 9000 	str.w	r9, [r0]
 8008ce8:	4604      	mov	r4, r0
 8008cea:	e7e4      	b.n	8008cb6 <__pow5mult+0x6a>
 8008cec:	4638      	mov	r0, r7
 8008cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cf2:	bf00      	nop
 8008cf4:	0800a490 	.word	0x0800a490
 8008cf8:	0800a1d6 	.word	0x0800a1d6
 8008cfc:	0800a340 	.word	0x0800a340

08008d00 <__lshift>:
 8008d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d04:	460c      	mov	r4, r1
 8008d06:	6849      	ldr	r1, [r1, #4]
 8008d08:	6923      	ldr	r3, [r4, #16]
 8008d0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d0e:	68a3      	ldr	r3, [r4, #8]
 8008d10:	4607      	mov	r7, r0
 8008d12:	4691      	mov	r9, r2
 8008d14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d18:	f108 0601 	add.w	r6, r8, #1
 8008d1c:	42b3      	cmp	r3, r6
 8008d1e:	db0b      	blt.n	8008d38 <__lshift+0x38>
 8008d20:	4638      	mov	r0, r7
 8008d22:	f7ff fd91 	bl	8008848 <_Balloc>
 8008d26:	4605      	mov	r5, r0
 8008d28:	b948      	cbnz	r0, 8008d3e <__lshift+0x3e>
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	4b28      	ldr	r3, [pc, #160]	; (8008dd0 <__lshift+0xd0>)
 8008d2e:	4829      	ldr	r0, [pc, #164]	; (8008dd4 <__lshift+0xd4>)
 8008d30:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008d34:	f000 ff02 	bl	8009b3c <__assert_func>
 8008d38:	3101      	adds	r1, #1
 8008d3a:	005b      	lsls	r3, r3, #1
 8008d3c:	e7ee      	b.n	8008d1c <__lshift+0x1c>
 8008d3e:	2300      	movs	r3, #0
 8008d40:	f100 0114 	add.w	r1, r0, #20
 8008d44:	f100 0210 	add.w	r2, r0, #16
 8008d48:	4618      	mov	r0, r3
 8008d4a:	4553      	cmp	r3, sl
 8008d4c:	db33      	blt.n	8008db6 <__lshift+0xb6>
 8008d4e:	6920      	ldr	r0, [r4, #16]
 8008d50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d54:	f104 0314 	add.w	r3, r4, #20
 8008d58:	f019 091f 	ands.w	r9, r9, #31
 8008d5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d64:	d02b      	beq.n	8008dbe <__lshift+0xbe>
 8008d66:	f1c9 0e20 	rsb	lr, r9, #32
 8008d6a:	468a      	mov	sl, r1
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	6818      	ldr	r0, [r3, #0]
 8008d70:	fa00 f009 	lsl.w	r0, r0, r9
 8008d74:	4302      	orrs	r2, r0
 8008d76:	f84a 2b04 	str.w	r2, [sl], #4
 8008d7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d7e:	459c      	cmp	ip, r3
 8008d80:	fa22 f20e 	lsr.w	r2, r2, lr
 8008d84:	d8f3      	bhi.n	8008d6e <__lshift+0x6e>
 8008d86:	ebac 0304 	sub.w	r3, ip, r4
 8008d8a:	3b15      	subs	r3, #21
 8008d8c:	f023 0303 	bic.w	r3, r3, #3
 8008d90:	3304      	adds	r3, #4
 8008d92:	f104 0015 	add.w	r0, r4, #21
 8008d96:	4584      	cmp	ip, r0
 8008d98:	bf38      	it	cc
 8008d9a:	2304      	movcc	r3, #4
 8008d9c:	50ca      	str	r2, [r1, r3]
 8008d9e:	b10a      	cbz	r2, 8008da4 <__lshift+0xa4>
 8008da0:	f108 0602 	add.w	r6, r8, #2
 8008da4:	3e01      	subs	r6, #1
 8008da6:	4638      	mov	r0, r7
 8008da8:	612e      	str	r6, [r5, #16]
 8008daa:	4621      	mov	r1, r4
 8008dac:	f7ff fd8c 	bl	80088c8 <_Bfree>
 8008db0:	4628      	mov	r0, r5
 8008db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008db6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008dba:	3301      	adds	r3, #1
 8008dbc:	e7c5      	b.n	8008d4a <__lshift+0x4a>
 8008dbe:	3904      	subs	r1, #4
 8008dc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dc4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008dc8:	459c      	cmp	ip, r3
 8008dca:	d8f9      	bhi.n	8008dc0 <__lshift+0xc0>
 8008dcc:	e7ea      	b.n	8008da4 <__lshift+0xa4>
 8008dce:	bf00      	nop
 8008dd0:	0800a24c 	.word	0x0800a24c
 8008dd4:	0800a340 	.word	0x0800a340

08008dd8 <__mcmp>:
 8008dd8:	b530      	push	{r4, r5, lr}
 8008dda:	6902      	ldr	r2, [r0, #16]
 8008ddc:	690c      	ldr	r4, [r1, #16]
 8008dde:	1b12      	subs	r2, r2, r4
 8008de0:	d10e      	bne.n	8008e00 <__mcmp+0x28>
 8008de2:	f100 0314 	add.w	r3, r0, #20
 8008de6:	3114      	adds	r1, #20
 8008de8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008dec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008df0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008df4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008df8:	42a5      	cmp	r5, r4
 8008dfa:	d003      	beq.n	8008e04 <__mcmp+0x2c>
 8008dfc:	d305      	bcc.n	8008e0a <__mcmp+0x32>
 8008dfe:	2201      	movs	r2, #1
 8008e00:	4610      	mov	r0, r2
 8008e02:	bd30      	pop	{r4, r5, pc}
 8008e04:	4283      	cmp	r3, r0
 8008e06:	d3f3      	bcc.n	8008df0 <__mcmp+0x18>
 8008e08:	e7fa      	b.n	8008e00 <__mcmp+0x28>
 8008e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e0e:	e7f7      	b.n	8008e00 <__mcmp+0x28>

08008e10 <__mdiff>:
 8008e10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e14:	460c      	mov	r4, r1
 8008e16:	4606      	mov	r6, r0
 8008e18:	4611      	mov	r1, r2
 8008e1a:	4620      	mov	r0, r4
 8008e1c:	4617      	mov	r7, r2
 8008e1e:	f7ff ffdb 	bl	8008dd8 <__mcmp>
 8008e22:	1e05      	subs	r5, r0, #0
 8008e24:	d110      	bne.n	8008e48 <__mdiff+0x38>
 8008e26:	4629      	mov	r1, r5
 8008e28:	4630      	mov	r0, r6
 8008e2a:	f7ff fd0d 	bl	8008848 <_Balloc>
 8008e2e:	b930      	cbnz	r0, 8008e3e <__mdiff+0x2e>
 8008e30:	4b39      	ldr	r3, [pc, #228]	; (8008f18 <__mdiff+0x108>)
 8008e32:	4602      	mov	r2, r0
 8008e34:	f240 2132 	movw	r1, #562	; 0x232
 8008e38:	4838      	ldr	r0, [pc, #224]	; (8008f1c <__mdiff+0x10c>)
 8008e3a:	f000 fe7f 	bl	8009b3c <__assert_func>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e48:	bfa4      	itt	ge
 8008e4a:	463b      	movge	r3, r7
 8008e4c:	4627      	movge	r7, r4
 8008e4e:	4630      	mov	r0, r6
 8008e50:	6879      	ldr	r1, [r7, #4]
 8008e52:	bfa6      	itte	ge
 8008e54:	461c      	movge	r4, r3
 8008e56:	2500      	movge	r5, #0
 8008e58:	2501      	movlt	r5, #1
 8008e5a:	f7ff fcf5 	bl	8008848 <_Balloc>
 8008e5e:	b920      	cbnz	r0, 8008e6a <__mdiff+0x5a>
 8008e60:	4b2d      	ldr	r3, [pc, #180]	; (8008f18 <__mdiff+0x108>)
 8008e62:	4602      	mov	r2, r0
 8008e64:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008e68:	e7e6      	b.n	8008e38 <__mdiff+0x28>
 8008e6a:	693e      	ldr	r6, [r7, #16]
 8008e6c:	60c5      	str	r5, [r0, #12]
 8008e6e:	6925      	ldr	r5, [r4, #16]
 8008e70:	f107 0114 	add.w	r1, r7, #20
 8008e74:	f104 0914 	add.w	r9, r4, #20
 8008e78:	f100 0e14 	add.w	lr, r0, #20
 8008e7c:	f107 0210 	add.w	r2, r7, #16
 8008e80:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008e84:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008e88:	46f2      	mov	sl, lr
 8008e8a:	2700      	movs	r7, #0
 8008e8c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008e90:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008e94:	fa1f f883 	uxth.w	r8, r3
 8008e98:	fa17 f78b 	uxtah	r7, r7, fp
 8008e9c:	0c1b      	lsrs	r3, r3, #16
 8008e9e:	eba7 0808 	sub.w	r8, r7, r8
 8008ea2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008ea6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008eaa:	fa1f f888 	uxth.w	r8, r8
 8008eae:	141f      	asrs	r7, r3, #16
 8008eb0:	454d      	cmp	r5, r9
 8008eb2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008eb6:	f84a 3b04 	str.w	r3, [sl], #4
 8008eba:	d8e7      	bhi.n	8008e8c <__mdiff+0x7c>
 8008ebc:	1b2b      	subs	r3, r5, r4
 8008ebe:	3b15      	subs	r3, #21
 8008ec0:	f023 0303 	bic.w	r3, r3, #3
 8008ec4:	3304      	adds	r3, #4
 8008ec6:	3415      	adds	r4, #21
 8008ec8:	42a5      	cmp	r5, r4
 8008eca:	bf38      	it	cc
 8008ecc:	2304      	movcc	r3, #4
 8008ece:	4419      	add	r1, r3
 8008ed0:	4473      	add	r3, lr
 8008ed2:	469e      	mov	lr, r3
 8008ed4:	460d      	mov	r5, r1
 8008ed6:	4565      	cmp	r5, ip
 8008ed8:	d30e      	bcc.n	8008ef8 <__mdiff+0xe8>
 8008eda:	f10c 0203 	add.w	r2, ip, #3
 8008ede:	1a52      	subs	r2, r2, r1
 8008ee0:	f022 0203 	bic.w	r2, r2, #3
 8008ee4:	3903      	subs	r1, #3
 8008ee6:	458c      	cmp	ip, r1
 8008ee8:	bf38      	it	cc
 8008eea:	2200      	movcc	r2, #0
 8008eec:	441a      	add	r2, r3
 8008eee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008ef2:	b17b      	cbz	r3, 8008f14 <__mdiff+0x104>
 8008ef4:	6106      	str	r6, [r0, #16]
 8008ef6:	e7a5      	b.n	8008e44 <__mdiff+0x34>
 8008ef8:	f855 8b04 	ldr.w	r8, [r5], #4
 8008efc:	fa17 f488 	uxtah	r4, r7, r8
 8008f00:	1422      	asrs	r2, r4, #16
 8008f02:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008f06:	b2a4      	uxth	r4, r4
 8008f08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008f0c:	f84e 4b04 	str.w	r4, [lr], #4
 8008f10:	1417      	asrs	r7, r2, #16
 8008f12:	e7e0      	b.n	8008ed6 <__mdiff+0xc6>
 8008f14:	3e01      	subs	r6, #1
 8008f16:	e7ea      	b.n	8008eee <__mdiff+0xde>
 8008f18:	0800a24c 	.word	0x0800a24c
 8008f1c:	0800a340 	.word	0x0800a340

08008f20 <__ulp>:
 8008f20:	b082      	sub	sp, #8
 8008f22:	ed8d 0b00 	vstr	d0, [sp]
 8008f26:	9b01      	ldr	r3, [sp, #4]
 8008f28:	4912      	ldr	r1, [pc, #72]	; (8008f74 <__ulp+0x54>)
 8008f2a:	4019      	ands	r1, r3
 8008f2c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008f30:	2900      	cmp	r1, #0
 8008f32:	dd05      	ble.n	8008f40 <__ulp+0x20>
 8008f34:	2200      	movs	r2, #0
 8008f36:	460b      	mov	r3, r1
 8008f38:	ec43 2b10 	vmov	d0, r2, r3
 8008f3c:	b002      	add	sp, #8
 8008f3e:	4770      	bx	lr
 8008f40:	4249      	negs	r1, r1
 8008f42:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008f46:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008f4a:	f04f 0200 	mov.w	r2, #0
 8008f4e:	f04f 0300 	mov.w	r3, #0
 8008f52:	da04      	bge.n	8008f5e <__ulp+0x3e>
 8008f54:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008f58:	fa41 f300 	asr.w	r3, r1, r0
 8008f5c:	e7ec      	b.n	8008f38 <__ulp+0x18>
 8008f5e:	f1a0 0114 	sub.w	r1, r0, #20
 8008f62:	291e      	cmp	r1, #30
 8008f64:	bfda      	itte	le
 8008f66:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008f6a:	fa20 f101 	lsrle.w	r1, r0, r1
 8008f6e:	2101      	movgt	r1, #1
 8008f70:	460a      	mov	r2, r1
 8008f72:	e7e1      	b.n	8008f38 <__ulp+0x18>
 8008f74:	7ff00000 	.word	0x7ff00000

08008f78 <__b2d>:
 8008f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f7a:	6905      	ldr	r5, [r0, #16]
 8008f7c:	f100 0714 	add.w	r7, r0, #20
 8008f80:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008f84:	1f2e      	subs	r6, r5, #4
 8008f86:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f7ff fd52 	bl	8008a34 <__hi0bits>
 8008f90:	f1c0 0320 	rsb	r3, r0, #32
 8008f94:	280a      	cmp	r0, #10
 8008f96:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009014 <__b2d+0x9c>
 8008f9a:	600b      	str	r3, [r1, #0]
 8008f9c:	dc14      	bgt.n	8008fc8 <__b2d+0x50>
 8008f9e:	f1c0 0e0b 	rsb	lr, r0, #11
 8008fa2:	fa24 f10e 	lsr.w	r1, r4, lr
 8008fa6:	42b7      	cmp	r7, r6
 8008fa8:	ea41 030c 	orr.w	r3, r1, ip
 8008fac:	bf34      	ite	cc
 8008fae:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008fb2:	2100      	movcs	r1, #0
 8008fb4:	3015      	adds	r0, #21
 8008fb6:	fa04 f000 	lsl.w	r0, r4, r0
 8008fba:	fa21 f10e 	lsr.w	r1, r1, lr
 8008fbe:	ea40 0201 	orr.w	r2, r0, r1
 8008fc2:	ec43 2b10 	vmov	d0, r2, r3
 8008fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fc8:	42b7      	cmp	r7, r6
 8008fca:	bf3a      	itte	cc
 8008fcc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008fd0:	f1a5 0608 	subcc.w	r6, r5, #8
 8008fd4:	2100      	movcs	r1, #0
 8008fd6:	380b      	subs	r0, #11
 8008fd8:	d017      	beq.n	800900a <__b2d+0x92>
 8008fda:	f1c0 0c20 	rsb	ip, r0, #32
 8008fde:	fa04 f500 	lsl.w	r5, r4, r0
 8008fe2:	42be      	cmp	r6, r7
 8008fe4:	fa21 f40c 	lsr.w	r4, r1, ip
 8008fe8:	ea45 0504 	orr.w	r5, r5, r4
 8008fec:	bf8c      	ite	hi
 8008fee:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008ff2:	2400      	movls	r4, #0
 8008ff4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008ff8:	fa01 f000 	lsl.w	r0, r1, r0
 8008ffc:	fa24 f40c 	lsr.w	r4, r4, ip
 8009000:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009004:	ea40 0204 	orr.w	r2, r0, r4
 8009008:	e7db      	b.n	8008fc2 <__b2d+0x4a>
 800900a:	ea44 030c 	orr.w	r3, r4, ip
 800900e:	460a      	mov	r2, r1
 8009010:	e7d7      	b.n	8008fc2 <__b2d+0x4a>
 8009012:	bf00      	nop
 8009014:	3ff00000 	.word	0x3ff00000

08009018 <__d2b>:
 8009018:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800901c:	4689      	mov	r9, r1
 800901e:	2101      	movs	r1, #1
 8009020:	ec57 6b10 	vmov	r6, r7, d0
 8009024:	4690      	mov	r8, r2
 8009026:	f7ff fc0f 	bl	8008848 <_Balloc>
 800902a:	4604      	mov	r4, r0
 800902c:	b930      	cbnz	r0, 800903c <__d2b+0x24>
 800902e:	4602      	mov	r2, r0
 8009030:	4b25      	ldr	r3, [pc, #148]	; (80090c8 <__d2b+0xb0>)
 8009032:	4826      	ldr	r0, [pc, #152]	; (80090cc <__d2b+0xb4>)
 8009034:	f240 310a 	movw	r1, #778	; 0x30a
 8009038:	f000 fd80 	bl	8009b3c <__assert_func>
 800903c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009040:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009044:	bb35      	cbnz	r5, 8009094 <__d2b+0x7c>
 8009046:	2e00      	cmp	r6, #0
 8009048:	9301      	str	r3, [sp, #4]
 800904a:	d028      	beq.n	800909e <__d2b+0x86>
 800904c:	4668      	mov	r0, sp
 800904e:	9600      	str	r6, [sp, #0]
 8009050:	f7ff fd10 	bl	8008a74 <__lo0bits>
 8009054:	9900      	ldr	r1, [sp, #0]
 8009056:	b300      	cbz	r0, 800909a <__d2b+0x82>
 8009058:	9a01      	ldr	r2, [sp, #4]
 800905a:	f1c0 0320 	rsb	r3, r0, #32
 800905e:	fa02 f303 	lsl.w	r3, r2, r3
 8009062:	430b      	orrs	r3, r1
 8009064:	40c2      	lsrs	r2, r0
 8009066:	6163      	str	r3, [r4, #20]
 8009068:	9201      	str	r2, [sp, #4]
 800906a:	9b01      	ldr	r3, [sp, #4]
 800906c:	61a3      	str	r3, [r4, #24]
 800906e:	2b00      	cmp	r3, #0
 8009070:	bf14      	ite	ne
 8009072:	2202      	movne	r2, #2
 8009074:	2201      	moveq	r2, #1
 8009076:	6122      	str	r2, [r4, #16]
 8009078:	b1d5      	cbz	r5, 80090b0 <__d2b+0x98>
 800907a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800907e:	4405      	add	r5, r0
 8009080:	f8c9 5000 	str.w	r5, [r9]
 8009084:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009088:	f8c8 0000 	str.w	r0, [r8]
 800908c:	4620      	mov	r0, r4
 800908e:	b003      	add	sp, #12
 8009090:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009094:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009098:	e7d5      	b.n	8009046 <__d2b+0x2e>
 800909a:	6161      	str	r1, [r4, #20]
 800909c:	e7e5      	b.n	800906a <__d2b+0x52>
 800909e:	a801      	add	r0, sp, #4
 80090a0:	f7ff fce8 	bl	8008a74 <__lo0bits>
 80090a4:	9b01      	ldr	r3, [sp, #4]
 80090a6:	6163      	str	r3, [r4, #20]
 80090a8:	2201      	movs	r2, #1
 80090aa:	6122      	str	r2, [r4, #16]
 80090ac:	3020      	adds	r0, #32
 80090ae:	e7e3      	b.n	8009078 <__d2b+0x60>
 80090b0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80090b4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80090b8:	f8c9 0000 	str.w	r0, [r9]
 80090bc:	6918      	ldr	r0, [r3, #16]
 80090be:	f7ff fcb9 	bl	8008a34 <__hi0bits>
 80090c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80090c6:	e7df      	b.n	8009088 <__d2b+0x70>
 80090c8:	0800a24c 	.word	0x0800a24c
 80090cc:	0800a340 	.word	0x0800a340

080090d0 <__ratio>:
 80090d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d4:	4688      	mov	r8, r1
 80090d6:	4669      	mov	r1, sp
 80090d8:	4681      	mov	r9, r0
 80090da:	f7ff ff4d 	bl	8008f78 <__b2d>
 80090de:	a901      	add	r1, sp, #4
 80090e0:	4640      	mov	r0, r8
 80090e2:	ec55 4b10 	vmov	r4, r5, d0
 80090e6:	f7ff ff47 	bl	8008f78 <__b2d>
 80090ea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80090ee:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80090f2:	eba3 0c02 	sub.w	ip, r3, r2
 80090f6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80090fa:	1a9b      	subs	r3, r3, r2
 80090fc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009100:	ec51 0b10 	vmov	r0, r1, d0
 8009104:	2b00      	cmp	r3, #0
 8009106:	bfd6      	itet	le
 8009108:	460a      	movle	r2, r1
 800910a:	462a      	movgt	r2, r5
 800910c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009110:	468b      	mov	fp, r1
 8009112:	462f      	mov	r7, r5
 8009114:	bfd4      	ite	le
 8009116:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800911a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800911e:	4620      	mov	r0, r4
 8009120:	ee10 2a10 	vmov	r2, s0
 8009124:	465b      	mov	r3, fp
 8009126:	4639      	mov	r1, r7
 8009128:	f7f7 fbb8 	bl	800089c <__aeabi_ddiv>
 800912c:	ec41 0b10 	vmov	d0, r0, r1
 8009130:	b003      	add	sp, #12
 8009132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009136 <__copybits>:
 8009136:	3901      	subs	r1, #1
 8009138:	b570      	push	{r4, r5, r6, lr}
 800913a:	1149      	asrs	r1, r1, #5
 800913c:	6914      	ldr	r4, [r2, #16]
 800913e:	3101      	adds	r1, #1
 8009140:	f102 0314 	add.w	r3, r2, #20
 8009144:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009148:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800914c:	1f05      	subs	r5, r0, #4
 800914e:	42a3      	cmp	r3, r4
 8009150:	d30c      	bcc.n	800916c <__copybits+0x36>
 8009152:	1aa3      	subs	r3, r4, r2
 8009154:	3b11      	subs	r3, #17
 8009156:	f023 0303 	bic.w	r3, r3, #3
 800915a:	3211      	adds	r2, #17
 800915c:	42a2      	cmp	r2, r4
 800915e:	bf88      	it	hi
 8009160:	2300      	movhi	r3, #0
 8009162:	4418      	add	r0, r3
 8009164:	2300      	movs	r3, #0
 8009166:	4288      	cmp	r0, r1
 8009168:	d305      	bcc.n	8009176 <__copybits+0x40>
 800916a:	bd70      	pop	{r4, r5, r6, pc}
 800916c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009170:	f845 6f04 	str.w	r6, [r5, #4]!
 8009174:	e7eb      	b.n	800914e <__copybits+0x18>
 8009176:	f840 3b04 	str.w	r3, [r0], #4
 800917a:	e7f4      	b.n	8009166 <__copybits+0x30>

0800917c <__any_on>:
 800917c:	f100 0214 	add.w	r2, r0, #20
 8009180:	6900      	ldr	r0, [r0, #16]
 8009182:	114b      	asrs	r3, r1, #5
 8009184:	4298      	cmp	r0, r3
 8009186:	b510      	push	{r4, lr}
 8009188:	db11      	blt.n	80091ae <__any_on+0x32>
 800918a:	dd0a      	ble.n	80091a2 <__any_on+0x26>
 800918c:	f011 011f 	ands.w	r1, r1, #31
 8009190:	d007      	beq.n	80091a2 <__any_on+0x26>
 8009192:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009196:	fa24 f001 	lsr.w	r0, r4, r1
 800919a:	fa00 f101 	lsl.w	r1, r0, r1
 800919e:	428c      	cmp	r4, r1
 80091a0:	d10b      	bne.n	80091ba <__any_on+0x3e>
 80091a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d803      	bhi.n	80091b2 <__any_on+0x36>
 80091aa:	2000      	movs	r0, #0
 80091ac:	bd10      	pop	{r4, pc}
 80091ae:	4603      	mov	r3, r0
 80091b0:	e7f7      	b.n	80091a2 <__any_on+0x26>
 80091b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80091b6:	2900      	cmp	r1, #0
 80091b8:	d0f5      	beq.n	80091a6 <__any_on+0x2a>
 80091ba:	2001      	movs	r0, #1
 80091bc:	e7f6      	b.n	80091ac <__any_on+0x30>

080091be <_calloc_r>:
 80091be:	b513      	push	{r0, r1, r4, lr}
 80091c0:	434a      	muls	r2, r1
 80091c2:	4611      	mov	r1, r2
 80091c4:	9201      	str	r2, [sp, #4]
 80091c6:	f000 f859 	bl	800927c <_malloc_r>
 80091ca:	4604      	mov	r4, r0
 80091cc:	b118      	cbz	r0, 80091d6 <_calloc_r+0x18>
 80091ce:	9a01      	ldr	r2, [sp, #4]
 80091d0:	2100      	movs	r1, #0
 80091d2:	f7fc fab9 	bl	8005748 <memset>
 80091d6:	4620      	mov	r0, r4
 80091d8:	b002      	add	sp, #8
 80091da:	bd10      	pop	{r4, pc}

080091dc <_free_r>:
 80091dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091de:	2900      	cmp	r1, #0
 80091e0:	d048      	beq.n	8009274 <_free_r+0x98>
 80091e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091e6:	9001      	str	r0, [sp, #4]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	f1a1 0404 	sub.w	r4, r1, #4
 80091ee:	bfb8      	it	lt
 80091f0:	18e4      	addlt	r4, r4, r3
 80091f2:	f000 fe35 	bl	8009e60 <__malloc_lock>
 80091f6:	4a20      	ldr	r2, [pc, #128]	; (8009278 <_free_r+0x9c>)
 80091f8:	9801      	ldr	r0, [sp, #4]
 80091fa:	6813      	ldr	r3, [r2, #0]
 80091fc:	4615      	mov	r5, r2
 80091fe:	b933      	cbnz	r3, 800920e <_free_r+0x32>
 8009200:	6063      	str	r3, [r4, #4]
 8009202:	6014      	str	r4, [r2, #0]
 8009204:	b003      	add	sp, #12
 8009206:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800920a:	f000 be2f 	b.w	8009e6c <__malloc_unlock>
 800920e:	42a3      	cmp	r3, r4
 8009210:	d90b      	bls.n	800922a <_free_r+0x4e>
 8009212:	6821      	ldr	r1, [r4, #0]
 8009214:	1862      	adds	r2, r4, r1
 8009216:	4293      	cmp	r3, r2
 8009218:	bf04      	itt	eq
 800921a:	681a      	ldreq	r2, [r3, #0]
 800921c:	685b      	ldreq	r3, [r3, #4]
 800921e:	6063      	str	r3, [r4, #4]
 8009220:	bf04      	itt	eq
 8009222:	1852      	addeq	r2, r2, r1
 8009224:	6022      	streq	r2, [r4, #0]
 8009226:	602c      	str	r4, [r5, #0]
 8009228:	e7ec      	b.n	8009204 <_free_r+0x28>
 800922a:	461a      	mov	r2, r3
 800922c:	685b      	ldr	r3, [r3, #4]
 800922e:	b10b      	cbz	r3, 8009234 <_free_r+0x58>
 8009230:	42a3      	cmp	r3, r4
 8009232:	d9fa      	bls.n	800922a <_free_r+0x4e>
 8009234:	6811      	ldr	r1, [r2, #0]
 8009236:	1855      	adds	r5, r2, r1
 8009238:	42a5      	cmp	r5, r4
 800923a:	d10b      	bne.n	8009254 <_free_r+0x78>
 800923c:	6824      	ldr	r4, [r4, #0]
 800923e:	4421      	add	r1, r4
 8009240:	1854      	adds	r4, r2, r1
 8009242:	42a3      	cmp	r3, r4
 8009244:	6011      	str	r1, [r2, #0]
 8009246:	d1dd      	bne.n	8009204 <_free_r+0x28>
 8009248:	681c      	ldr	r4, [r3, #0]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	6053      	str	r3, [r2, #4]
 800924e:	4421      	add	r1, r4
 8009250:	6011      	str	r1, [r2, #0]
 8009252:	e7d7      	b.n	8009204 <_free_r+0x28>
 8009254:	d902      	bls.n	800925c <_free_r+0x80>
 8009256:	230c      	movs	r3, #12
 8009258:	6003      	str	r3, [r0, #0]
 800925a:	e7d3      	b.n	8009204 <_free_r+0x28>
 800925c:	6825      	ldr	r5, [r4, #0]
 800925e:	1961      	adds	r1, r4, r5
 8009260:	428b      	cmp	r3, r1
 8009262:	bf04      	itt	eq
 8009264:	6819      	ldreq	r1, [r3, #0]
 8009266:	685b      	ldreq	r3, [r3, #4]
 8009268:	6063      	str	r3, [r4, #4]
 800926a:	bf04      	itt	eq
 800926c:	1949      	addeq	r1, r1, r5
 800926e:	6021      	streq	r1, [r4, #0]
 8009270:	6054      	str	r4, [r2, #4]
 8009272:	e7c7      	b.n	8009204 <_free_r+0x28>
 8009274:	b003      	add	sp, #12
 8009276:	bd30      	pop	{r4, r5, pc}
 8009278:	20000200 	.word	0x20000200

0800927c <_malloc_r>:
 800927c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800927e:	1ccd      	adds	r5, r1, #3
 8009280:	f025 0503 	bic.w	r5, r5, #3
 8009284:	3508      	adds	r5, #8
 8009286:	2d0c      	cmp	r5, #12
 8009288:	bf38      	it	cc
 800928a:	250c      	movcc	r5, #12
 800928c:	2d00      	cmp	r5, #0
 800928e:	4606      	mov	r6, r0
 8009290:	db01      	blt.n	8009296 <_malloc_r+0x1a>
 8009292:	42a9      	cmp	r1, r5
 8009294:	d903      	bls.n	800929e <_malloc_r+0x22>
 8009296:	230c      	movs	r3, #12
 8009298:	6033      	str	r3, [r6, #0]
 800929a:	2000      	movs	r0, #0
 800929c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800929e:	f000 fddf 	bl	8009e60 <__malloc_lock>
 80092a2:	4921      	ldr	r1, [pc, #132]	; (8009328 <_malloc_r+0xac>)
 80092a4:	680a      	ldr	r2, [r1, #0]
 80092a6:	4614      	mov	r4, r2
 80092a8:	b99c      	cbnz	r4, 80092d2 <_malloc_r+0x56>
 80092aa:	4f20      	ldr	r7, [pc, #128]	; (800932c <_malloc_r+0xb0>)
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	b923      	cbnz	r3, 80092ba <_malloc_r+0x3e>
 80092b0:	4621      	mov	r1, r4
 80092b2:	4630      	mov	r0, r6
 80092b4:	f000 fafc 	bl	80098b0 <_sbrk_r>
 80092b8:	6038      	str	r0, [r7, #0]
 80092ba:	4629      	mov	r1, r5
 80092bc:	4630      	mov	r0, r6
 80092be:	f000 faf7 	bl	80098b0 <_sbrk_r>
 80092c2:	1c43      	adds	r3, r0, #1
 80092c4:	d123      	bne.n	800930e <_malloc_r+0x92>
 80092c6:	230c      	movs	r3, #12
 80092c8:	6033      	str	r3, [r6, #0]
 80092ca:	4630      	mov	r0, r6
 80092cc:	f000 fdce 	bl	8009e6c <__malloc_unlock>
 80092d0:	e7e3      	b.n	800929a <_malloc_r+0x1e>
 80092d2:	6823      	ldr	r3, [r4, #0]
 80092d4:	1b5b      	subs	r3, r3, r5
 80092d6:	d417      	bmi.n	8009308 <_malloc_r+0x8c>
 80092d8:	2b0b      	cmp	r3, #11
 80092da:	d903      	bls.n	80092e4 <_malloc_r+0x68>
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	441c      	add	r4, r3
 80092e0:	6025      	str	r5, [r4, #0]
 80092e2:	e004      	b.n	80092ee <_malloc_r+0x72>
 80092e4:	6863      	ldr	r3, [r4, #4]
 80092e6:	42a2      	cmp	r2, r4
 80092e8:	bf0c      	ite	eq
 80092ea:	600b      	streq	r3, [r1, #0]
 80092ec:	6053      	strne	r3, [r2, #4]
 80092ee:	4630      	mov	r0, r6
 80092f0:	f000 fdbc 	bl	8009e6c <__malloc_unlock>
 80092f4:	f104 000b 	add.w	r0, r4, #11
 80092f8:	1d23      	adds	r3, r4, #4
 80092fa:	f020 0007 	bic.w	r0, r0, #7
 80092fe:	1ac2      	subs	r2, r0, r3
 8009300:	d0cc      	beq.n	800929c <_malloc_r+0x20>
 8009302:	1a1b      	subs	r3, r3, r0
 8009304:	50a3      	str	r3, [r4, r2]
 8009306:	e7c9      	b.n	800929c <_malloc_r+0x20>
 8009308:	4622      	mov	r2, r4
 800930a:	6864      	ldr	r4, [r4, #4]
 800930c:	e7cc      	b.n	80092a8 <_malloc_r+0x2c>
 800930e:	1cc4      	adds	r4, r0, #3
 8009310:	f024 0403 	bic.w	r4, r4, #3
 8009314:	42a0      	cmp	r0, r4
 8009316:	d0e3      	beq.n	80092e0 <_malloc_r+0x64>
 8009318:	1a21      	subs	r1, r4, r0
 800931a:	4630      	mov	r0, r6
 800931c:	f000 fac8 	bl	80098b0 <_sbrk_r>
 8009320:	3001      	adds	r0, #1
 8009322:	d1dd      	bne.n	80092e0 <_malloc_r+0x64>
 8009324:	e7cf      	b.n	80092c6 <_malloc_r+0x4a>
 8009326:	bf00      	nop
 8009328:	20000200 	.word	0x20000200
 800932c:	20000204 	.word	0x20000204

08009330 <__ssputs_r>:
 8009330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009334:	688e      	ldr	r6, [r1, #8]
 8009336:	429e      	cmp	r6, r3
 8009338:	4682      	mov	sl, r0
 800933a:	460c      	mov	r4, r1
 800933c:	4690      	mov	r8, r2
 800933e:	461f      	mov	r7, r3
 8009340:	d838      	bhi.n	80093b4 <__ssputs_r+0x84>
 8009342:	898a      	ldrh	r2, [r1, #12]
 8009344:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009348:	d032      	beq.n	80093b0 <__ssputs_r+0x80>
 800934a:	6825      	ldr	r5, [r4, #0]
 800934c:	6909      	ldr	r1, [r1, #16]
 800934e:	eba5 0901 	sub.w	r9, r5, r1
 8009352:	6965      	ldr	r5, [r4, #20]
 8009354:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009358:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800935c:	3301      	adds	r3, #1
 800935e:	444b      	add	r3, r9
 8009360:	106d      	asrs	r5, r5, #1
 8009362:	429d      	cmp	r5, r3
 8009364:	bf38      	it	cc
 8009366:	461d      	movcc	r5, r3
 8009368:	0553      	lsls	r3, r2, #21
 800936a:	d531      	bpl.n	80093d0 <__ssputs_r+0xa0>
 800936c:	4629      	mov	r1, r5
 800936e:	f7ff ff85 	bl	800927c <_malloc_r>
 8009372:	4606      	mov	r6, r0
 8009374:	b950      	cbnz	r0, 800938c <__ssputs_r+0x5c>
 8009376:	230c      	movs	r3, #12
 8009378:	f8ca 3000 	str.w	r3, [sl]
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009382:	81a3      	strh	r3, [r4, #12]
 8009384:	f04f 30ff 	mov.w	r0, #4294967295
 8009388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800938c:	6921      	ldr	r1, [r4, #16]
 800938e:	464a      	mov	r2, r9
 8009390:	f7ff fa4c 	bl	800882c <memcpy>
 8009394:	89a3      	ldrh	r3, [r4, #12]
 8009396:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800939a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800939e:	81a3      	strh	r3, [r4, #12]
 80093a0:	6126      	str	r6, [r4, #16]
 80093a2:	6165      	str	r5, [r4, #20]
 80093a4:	444e      	add	r6, r9
 80093a6:	eba5 0509 	sub.w	r5, r5, r9
 80093aa:	6026      	str	r6, [r4, #0]
 80093ac:	60a5      	str	r5, [r4, #8]
 80093ae:	463e      	mov	r6, r7
 80093b0:	42be      	cmp	r6, r7
 80093b2:	d900      	bls.n	80093b6 <__ssputs_r+0x86>
 80093b4:	463e      	mov	r6, r7
 80093b6:	4632      	mov	r2, r6
 80093b8:	6820      	ldr	r0, [r4, #0]
 80093ba:	4641      	mov	r1, r8
 80093bc:	f000 fd36 	bl	8009e2c <memmove>
 80093c0:	68a3      	ldr	r3, [r4, #8]
 80093c2:	6822      	ldr	r2, [r4, #0]
 80093c4:	1b9b      	subs	r3, r3, r6
 80093c6:	4432      	add	r2, r6
 80093c8:	60a3      	str	r3, [r4, #8]
 80093ca:	6022      	str	r2, [r4, #0]
 80093cc:	2000      	movs	r0, #0
 80093ce:	e7db      	b.n	8009388 <__ssputs_r+0x58>
 80093d0:	462a      	mov	r2, r5
 80093d2:	f000 fd51 	bl	8009e78 <_realloc_r>
 80093d6:	4606      	mov	r6, r0
 80093d8:	2800      	cmp	r0, #0
 80093da:	d1e1      	bne.n	80093a0 <__ssputs_r+0x70>
 80093dc:	6921      	ldr	r1, [r4, #16]
 80093de:	4650      	mov	r0, sl
 80093e0:	f7ff fefc 	bl	80091dc <_free_r>
 80093e4:	e7c7      	b.n	8009376 <__ssputs_r+0x46>
	...

080093e8 <_svfiprintf_r>:
 80093e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ec:	4698      	mov	r8, r3
 80093ee:	898b      	ldrh	r3, [r1, #12]
 80093f0:	061b      	lsls	r3, r3, #24
 80093f2:	b09d      	sub	sp, #116	; 0x74
 80093f4:	4607      	mov	r7, r0
 80093f6:	460d      	mov	r5, r1
 80093f8:	4614      	mov	r4, r2
 80093fa:	d50e      	bpl.n	800941a <_svfiprintf_r+0x32>
 80093fc:	690b      	ldr	r3, [r1, #16]
 80093fe:	b963      	cbnz	r3, 800941a <_svfiprintf_r+0x32>
 8009400:	2140      	movs	r1, #64	; 0x40
 8009402:	f7ff ff3b 	bl	800927c <_malloc_r>
 8009406:	6028      	str	r0, [r5, #0]
 8009408:	6128      	str	r0, [r5, #16]
 800940a:	b920      	cbnz	r0, 8009416 <_svfiprintf_r+0x2e>
 800940c:	230c      	movs	r3, #12
 800940e:	603b      	str	r3, [r7, #0]
 8009410:	f04f 30ff 	mov.w	r0, #4294967295
 8009414:	e0d1      	b.n	80095ba <_svfiprintf_r+0x1d2>
 8009416:	2340      	movs	r3, #64	; 0x40
 8009418:	616b      	str	r3, [r5, #20]
 800941a:	2300      	movs	r3, #0
 800941c:	9309      	str	r3, [sp, #36]	; 0x24
 800941e:	2320      	movs	r3, #32
 8009420:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009424:	f8cd 800c 	str.w	r8, [sp, #12]
 8009428:	2330      	movs	r3, #48	; 0x30
 800942a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80095d4 <_svfiprintf_r+0x1ec>
 800942e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009432:	f04f 0901 	mov.w	r9, #1
 8009436:	4623      	mov	r3, r4
 8009438:	469a      	mov	sl, r3
 800943a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800943e:	b10a      	cbz	r2, 8009444 <_svfiprintf_r+0x5c>
 8009440:	2a25      	cmp	r2, #37	; 0x25
 8009442:	d1f9      	bne.n	8009438 <_svfiprintf_r+0x50>
 8009444:	ebba 0b04 	subs.w	fp, sl, r4
 8009448:	d00b      	beq.n	8009462 <_svfiprintf_r+0x7a>
 800944a:	465b      	mov	r3, fp
 800944c:	4622      	mov	r2, r4
 800944e:	4629      	mov	r1, r5
 8009450:	4638      	mov	r0, r7
 8009452:	f7ff ff6d 	bl	8009330 <__ssputs_r>
 8009456:	3001      	adds	r0, #1
 8009458:	f000 80aa 	beq.w	80095b0 <_svfiprintf_r+0x1c8>
 800945c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800945e:	445a      	add	r2, fp
 8009460:	9209      	str	r2, [sp, #36]	; 0x24
 8009462:	f89a 3000 	ldrb.w	r3, [sl]
 8009466:	2b00      	cmp	r3, #0
 8009468:	f000 80a2 	beq.w	80095b0 <_svfiprintf_r+0x1c8>
 800946c:	2300      	movs	r3, #0
 800946e:	f04f 32ff 	mov.w	r2, #4294967295
 8009472:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009476:	f10a 0a01 	add.w	sl, sl, #1
 800947a:	9304      	str	r3, [sp, #16]
 800947c:	9307      	str	r3, [sp, #28]
 800947e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009482:	931a      	str	r3, [sp, #104]	; 0x68
 8009484:	4654      	mov	r4, sl
 8009486:	2205      	movs	r2, #5
 8009488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800948c:	4851      	ldr	r0, [pc, #324]	; (80095d4 <_svfiprintf_r+0x1ec>)
 800948e:	f7f6 fecf 	bl	8000230 <memchr>
 8009492:	9a04      	ldr	r2, [sp, #16]
 8009494:	b9d8      	cbnz	r0, 80094ce <_svfiprintf_r+0xe6>
 8009496:	06d0      	lsls	r0, r2, #27
 8009498:	bf44      	itt	mi
 800949a:	2320      	movmi	r3, #32
 800949c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094a0:	0711      	lsls	r1, r2, #28
 80094a2:	bf44      	itt	mi
 80094a4:	232b      	movmi	r3, #43	; 0x2b
 80094a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094aa:	f89a 3000 	ldrb.w	r3, [sl]
 80094ae:	2b2a      	cmp	r3, #42	; 0x2a
 80094b0:	d015      	beq.n	80094de <_svfiprintf_r+0xf6>
 80094b2:	9a07      	ldr	r2, [sp, #28]
 80094b4:	4654      	mov	r4, sl
 80094b6:	2000      	movs	r0, #0
 80094b8:	f04f 0c0a 	mov.w	ip, #10
 80094bc:	4621      	mov	r1, r4
 80094be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094c2:	3b30      	subs	r3, #48	; 0x30
 80094c4:	2b09      	cmp	r3, #9
 80094c6:	d94e      	bls.n	8009566 <_svfiprintf_r+0x17e>
 80094c8:	b1b0      	cbz	r0, 80094f8 <_svfiprintf_r+0x110>
 80094ca:	9207      	str	r2, [sp, #28]
 80094cc:	e014      	b.n	80094f8 <_svfiprintf_r+0x110>
 80094ce:	eba0 0308 	sub.w	r3, r0, r8
 80094d2:	fa09 f303 	lsl.w	r3, r9, r3
 80094d6:	4313      	orrs	r3, r2
 80094d8:	9304      	str	r3, [sp, #16]
 80094da:	46a2      	mov	sl, r4
 80094dc:	e7d2      	b.n	8009484 <_svfiprintf_r+0x9c>
 80094de:	9b03      	ldr	r3, [sp, #12]
 80094e0:	1d19      	adds	r1, r3, #4
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	9103      	str	r1, [sp, #12]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	bfbb      	ittet	lt
 80094ea:	425b      	neglt	r3, r3
 80094ec:	f042 0202 	orrlt.w	r2, r2, #2
 80094f0:	9307      	strge	r3, [sp, #28]
 80094f2:	9307      	strlt	r3, [sp, #28]
 80094f4:	bfb8      	it	lt
 80094f6:	9204      	strlt	r2, [sp, #16]
 80094f8:	7823      	ldrb	r3, [r4, #0]
 80094fa:	2b2e      	cmp	r3, #46	; 0x2e
 80094fc:	d10c      	bne.n	8009518 <_svfiprintf_r+0x130>
 80094fe:	7863      	ldrb	r3, [r4, #1]
 8009500:	2b2a      	cmp	r3, #42	; 0x2a
 8009502:	d135      	bne.n	8009570 <_svfiprintf_r+0x188>
 8009504:	9b03      	ldr	r3, [sp, #12]
 8009506:	1d1a      	adds	r2, r3, #4
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	9203      	str	r2, [sp, #12]
 800950c:	2b00      	cmp	r3, #0
 800950e:	bfb8      	it	lt
 8009510:	f04f 33ff 	movlt.w	r3, #4294967295
 8009514:	3402      	adds	r4, #2
 8009516:	9305      	str	r3, [sp, #20]
 8009518:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80095e4 <_svfiprintf_r+0x1fc>
 800951c:	7821      	ldrb	r1, [r4, #0]
 800951e:	2203      	movs	r2, #3
 8009520:	4650      	mov	r0, sl
 8009522:	f7f6 fe85 	bl	8000230 <memchr>
 8009526:	b140      	cbz	r0, 800953a <_svfiprintf_r+0x152>
 8009528:	2340      	movs	r3, #64	; 0x40
 800952a:	eba0 000a 	sub.w	r0, r0, sl
 800952e:	fa03 f000 	lsl.w	r0, r3, r0
 8009532:	9b04      	ldr	r3, [sp, #16]
 8009534:	4303      	orrs	r3, r0
 8009536:	3401      	adds	r4, #1
 8009538:	9304      	str	r3, [sp, #16]
 800953a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800953e:	4826      	ldr	r0, [pc, #152]	; (80095d8 <_svfiprintf_r+0x1f0>)
 8009540:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009544:	2206      	movs	r2, #6
 8009546:	f7f6 fe73 	bl	8000230 <memchr>
 800954a:	2800      	cmp	r0, #0
 800954c:	d038      	beq.n	80095c0 <_svfiprintf_r+0x1d8>
 800954e:	4b23      	ldr	r3, [pc, #140]	; (80095dc <_svfiprintf_r+0x1f4>)
 8009550:	bb1b      	cbnz	r3, 800959a <_svfiprintf_r+0x1b2>
 8009552:	9b03      	ldr	r3, [sp, #12]
 8009554:	3307      	adds	r3, #7
 8009556:	f023 0307 	bic.w	r3, r3, #7
 800955a:	3308      	adds	r3, #8
 800955c:	9303      	str	r3, [sp, #12]
 800955e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009560:	4433      	add	r3, r6
 8009562:	9309      	str	r3, [sp, #36]	; 0x24
 8009564:	e767      	b.n	8009436 <_svfiprintf_r+0x4e>
 8009566:	fb0c 3202 	mla	r2, ip, r2, r3
 800956a:	460c      	mov	r4, r1
 800956c:	2001      	movs	r0, #1
 800956e:	e7a5      	b.n	80094bc <_svfiprintf_r+0xd4>
 8009570:	2300      	movs	r3, #0
 8009572:	3401      	adds	r4, #1
 8009574:	9305      	str	r3, [sp, #20]
 8009576:	4619      	mov	r1, r3
 8009578:	f04f 0c0a 	mov.w	ip, #10
 800957c:	4620      	mov	r0, r4
 800957e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009582:	3a30      	subs	r2, #48	; 0x30
 8009584:	2a09      	cmp	r2, #9
 8009586:	d903      	bls.n	8009590 <_svfiprintf_r+0x1a8>
 8009588:	2b00      	cmp	r3, #0
 800958a:	d0c5      	beq.n	8009518 <_svfiprintf_r+0x130>
 800958c:	9105      	str	r1, [sp, #20]
 800958e:	e7c3      	b.n	8009518 <_svfiprintf_r+0x130>
 8009590:	fb0c 2101 	mla	r1, ip, r1, r2
 8009594:	4604      	mov	r4, r0
 8009596:	2301      	movs	r3, #1
 8009598:	e7f0      	b.n	800957c <_svfiprintf_r+0x194>
 800959a:	ab03      	add	r3, sp, #12
 800959c:	9300      	str	r3, [sp, #0]
 800959e:	462a      	mov	r2, r5
 80095a0:	4b0f      	ldr	r3, [pc, #60]	; (80095e0 <_svfiprintf_r+0x1f8>)
 80095a2:	a904      	add	r1, sp, #16
 80095a4:	4638      	mov	r0, r7
 80095a6:	f7fc f977 	bl	8005898 <_printf_float>
 80095aa:	1c42      	adds	r2, r0, #1
 80095ac:	4606      	mov	r6, r0
 80095ae:	d1d6      	bne.n	800955e <_svfiprintf_r+0x176>
 80095b0:	89ab      	ldrh	r3, [r5, #12]
 80095b2:	065b      	lsls	r3, r3, #25
 80095b4:	f53f af2c 	bmi.w	8009410 <_svfiprintf_r+0x28>
 80095b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095ba:	b01d      	add	sp, #116	; 0x74
 80095bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c0:	ab03      	add	r3, sp, #12
 80095c2:	9300      	str	r3, [sp, #0]
 80095c4:	462a      	mov	r2, r5
 80095c6:	4b06      	ldr	r3, [pc, #24]	; (80095e0 <_svfiprintf_r+0x1f8>)
 80095c8:	a904      	add	r1, sp, #16
 80095ca:	4638      	mov	r0, r7
 80095cc:	f7fc fc08 	bl	8005de0 <_printf_i>
 80095d0:	e7eb      	b.n	80095aa <_svfiprintf_r+0x1c2>
 80095d2:	bf00      	nop
 80095d4:	0800a49c 	.word	0x0800a49c
 80095d8:	0800a4a6 	.word	0x0800a4a6
 80095dc:	08005899 	.word	0x08005899
 80095e0:	08009331 	.word	0x08009331
 80095e4:	0800a4a2 	.word	0x0800a4a2

080095e8 <__sfputc_r>:
 80095e8:	6893      	ldr	r3, [r2, #8]
 80095ea:	3b01      	subs	r3, #1
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	b410      	push	{r4}
 80095f0:	6093      	str	r3, [r2, #8]
 80095f2:	da08      	bge.n	8009606 <__sfputc_r+0x1e>
 80095f4:	6994      	ldr	r4, [r2, #24]
 80095f6:	42a3      	cmp	r3, r4
 80095f8:	db01      	blt.n	80095fe <__sfputc_r+0x16>
 80095fa:	290a      	cmp	r1, #10
 80095fc:	d103      	bne.n	8009606 <__sfputc_r+0x1e>
 80095fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009602:	f000 b9bb 	b.w	800997c <__swbuf_r>
 8009606:	6813      	ldr	r3, [r2, #0]
 8009608:	1c58      	adds	r0, r3, #1
 800960a:	6010      	str	r0, [r2, #0]
 800960c:	7019      	strb	r1, [r3, #0]
 800960e:	4608      	mov	r0, r1
 8009610:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009614:	4770      	bx	lr

08009616 <__sfputs_r>:
 8009616:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009618:	4606      	mov	r6, r0
 800961a:	460f      	mov	r7, r1
 800961c:	4614      	mov	r4, r2
 800961e:	18d5      	adds	r5, r2, r3
 8009620:	42ac      	cmp	r4, r5
 8009622:	d101      	bne.n	8009628 <__sfputs_r+0x12>
 8009624:	2000      	movs	r0, #0
 8009626:	e007      	b.n	8009638 <__sfputs_r+0x22>
 8009628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800962c:	463a      	mov	r2, r7
 800962e:	4630      	mov	r0, r6
 8009630:	f7ff ffda 	bl	80095e8 <__sfputc_r>
 8009634:	1c43      	adds	r3, r0, #1
 8009636:	d1f3      	bne.n	8009620 <__sfputs_r+0xa>
 8009638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800963c <_vfiprintf_r>:
 800963c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009640:	460d      	mov	r5, r1
 8009642:	b09d      	sub	sp, #116	; 0x74
 8009644:	4614      	mov	r4, r2
 8009646:	4698      	mov	r8, r3
 8009648:	4606      	mov	r6, r0
 800964a:	b118      	cbz	r0, 8009654 <_vfiprintf_r+0x18>
 800964c:	6983      	ldr	r3, [r0, #24]
 800964e:	b90b      	cbnz	r3, 8009654 <_vfiprintf_r+0x18>
 8009650:	f7fe fcbe 	bl	8007fd0 <__sinit>
 8009654:	4b89      	ldr	r3, [pc, #548]	; (800987c <_vfiprintf_r+0x240>)
 8009656:	429d      	cmp	r5, r3
 8009658:	d11b      	bne.n	8009692 <_vfiprintf_r+0x56>
 800965a:	6875      	ldr	r5, [r6, #4]
 800965c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800965e:	07d9      	lsls	r1, r3, #31
 8009660:	d405      	bmi.n	800966e <_vfiprintf_r+0x32>
 8009662:	89ab      	ldrh	r3, [r5, #12]
 8009664:	059a      	lsls	r2, r3, #22
 8009666:	d402      	bmi.n	800966e <_vfiprintf_r+0x32>
 8009668:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800966a:	f7ff f8c2 	bl	80087f2 <__retarget_lock_acquire_recursive>
 800966e:	89ab      	ldrh	r3, [r5, #12]
 8009670:	071b      	lsls	r3, r3, #28
 8009672:	d501      	bpl.n	8009678 <_vfiprintf_r+0x3c>
 8009674:	692b      	ldr	r3, [r5, #16]
 8009676:	b9eb      	cbnz	r3, 80096b4 <_vfiprintf_r+0x78>
 8009678:	4629      	mov	r1, r5
 800967a:	4630      	mov	r0, r6
 800967c:	f000 f9f0 	bl	8009a60 <__swsetup_r>
 8009680:	b1c0      	cbz	r0, 80096b4 <_vfiprintf_r+0x78>
 8009682:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009684:	07dc      	lsls	r4, r3, #31
 8009686:	d50e      	bpl.n	80096a6 <_vfiprintf_r+0x6a>
 8009688:	f04f 30ff 	mov.w	r0, #4294967295
 800968c:	b01d      	add	sp, #116	; 0x74
 800968e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009692:	4b7b      	ldr	r3, [pc, #492]	; (8009880 <_vfiprintf_r+0x244>)
 8009694:	429d      	cmp	r5, r3
 8009696:	d101      	bne.n	800969c <_vfiprintf_r+0x60>
 8009698:	68b5      	ldr	r5, [r6, #8]
 800969a:	e7df      	b.n	800965c <_vfiprintf_r+0x20>
 800969c:	4b79      	ldr	r3, [pc, #484]	; (8009884 <_vfiprintf_r+0x248>)
 800969e:	429d      	cmp	r5, r3
 80096a0:	bf08      	it	eq
 80096a2:	68f5      	ldreq	r5, [r6, #12]
 80096a4:	e7da      	b.n	800965c <_vfiprintf_r+0x20>
 80096a6:	89ab      	ldrh	r3, [r5, #12]
 80096a8:	0598      	lsls	r0, r3, #22
 80096aa:	d4ed      	bmi.n	8009688 <_vfiprintf_r+0x4c>
 80096ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096ae:	f7ff f8a1 	bl	80087f4 <__retarget_lock_release_recursive>
 80096b2:	e7e9      	b.n	8009688 <_vfiprintf_r+0x4c>
 80096b4:	2300      	movs	r3, #0
 80096b6:	9309      	str	r3, [sp, #36]	; 0x24
 80096b8:	2320      	movs	r3, #32
 80096ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096be:	f8cd 800c 	str.w	r8, [sp, #12]
 80096c2:	2330      	movs	r3, #48	; 0x30
 80096c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009888 <_vfiprintf_r+0x24c>
 80096c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096cc:	f04f 0901 	mov.w	r9, #1
 80096d0:	4623      	mov	r3, r4
 80096d2:	469a      	mov	sl, r3
 80096d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096d8:	b10a      	cbz	r2, 80096de <_vfiprintf_r+0xa2>
 80096da:	2a25      	cmp	r2, #37	; 0x25
 80096dc:	d1f9      	bne.n	80096d2 <_vfiprintf_r+0x96>
 80096de:	ebba 0b04 	subs.w	fp, sl, r4
 80096e2:	d00b      	beq.n	80096fc <_vfiprintf_r+0xc0>
 80096e4:	465b      	mov	r3, fp
 80096e6:	4622      	mov	r2, r4
 80096e8:	4629      	mov	r1, r5
 80096ea:	4630      	mov	r0, r6
 80096ec:	f7ff ff93 	bl	8009616 <__sfputs_r>
 80096f0:	3001      	adds	r0, #1
 80096f2:	f000 80aa 	beq.w	800984a <_vfiprintf_r+0x20e>
 80096f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096f8:	445a      	add	r2, fp
 80096fa:	9209      	str	r2, [sp, #36]	; 0x24
 80096fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009700:	2b00      	cmp	r3, #0
 8009702:	f000 80a2 	beq.w	800984a <_vfiprintf_r+0x20e>
 8009706:	2300      	movs	r3, #0
 8009708:	f04f 32ff 	mov.w	r2, #4294967295
 800970c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009710:	f10a 0a01 	add.w	sl, sl, #1
 8009714:	9304      	str	r3, [sp, #16]
 8009716:	9307      	str	r3, [sp, #28]
 8009718:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800971c:	931a      	str	r3, [sp, #104]	; 0x68
 800971e:	4654      	mov	r4, sl
 8009720:	2205      	movs	r2, #5
 8009722:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009726:	4858      	ldr	r0, [pc, #352]	; (8009888 <_vfiprintf_r+0x24c>)
 8009728:	f7f6 fd82 	bl	8000230 <memchr>
 800972c:	9a04      	ldr	r2, [sp, #16]
 800972e:	b9d8      	cbnz	r0, 8009768 <_vfiprintf_r+0x12c>
 8009730:	06d1      	lsls	r1, r2, #27
 8009732:	bf44      	itt	mi
 8009734:	2320      	movmi	r3, #32
 8009736:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800973a:	0713      	lsls	r3, r2, #28
 800973c:	bf44      	itt	mi
 800973e:	232b      	movmi	r3, #43	; 0x2b
 8009740:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009744:	f89a 3000 	ldrb.w	r3, [sl]
 8009748:	2b2a      	cmp	r3, #42	; 0x2a
 800974a:	d015      	beq.n	8009778 <_vfiprintf_r+0x13c>
 800974c:	9a07      	ldr	r2, [sp, #28]
 800974e:	4654      	mov	r4, sl
 8009750:	2000      	movs	r0, #0
 8009752:	f04f 0c0a 	mov.w	ip, #10
 8009756:	4621      	mov	r1, r4
 8009758:	f811 3b01 	ldrb.w	r3, [r1], #1
 800975c:	3b30      	subs	r3, #48	; 0x30
 800975e:	2b09      	cmp	r3, #9
 8009760:	d94e      	bls.n	8009800 <_vfiprintf_r+0x1c4>
 8009762:	b1b0      	cbz	r0, 8009792 <_vfiprintf_r+0x156>
 8009764:	9207      	str	r2, [sp, #28]
 8009766:	e014      	b.n	8009792 <_vfiprintf_r+0x156>
 8009768:	eba0 0308 	sub.w	r3, r0, r8
 800976c:	fa09 f303 	lsl.w	r3, r9, r3
 8009770:	4313      	orrs	r3, r2
 8009772:	9304      	str	r3, [sp, #16]
 8009774:	46a2      	mov	sl, r4
 8009776:	e7d2      	b.n	800971e <_vfiprintf_r+0xe2>
 8009778:	9b03      	ldr	r3, [sp, #12]
 800977a:	1d19      	adds	r1, r3, #4
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	9103      	str	r1, [sp, #12]
 8009780:	2b00      	cmp	r3, #0
 8009782:	bfbb      	ittet	lt
 8009784:	425b      	neglt	r3, r3
 8009786:	f042 0202 	orrlt.w	r2, r2, #2
 800978a:	9307      	strge	r3, [sp, #28]
 800978c:	9307      	strlt	r3, [sp, #28]
 800978e:	bfb8      	it	lt
 8009790:	9204      	strlt	r2, [sp, #16]
 8009792:	7823      	ldrb	r3, [r4, #0]
 8009794:	2b2e      	cmp	r3, #46	; 0x2e
 8009796:	d10c      	bne.n	80097b2 <_vfiprintf_r+0x176>
 8009798:	7863      	ldrb	r3, [r4, #1]
 800979a:	2b2a      	cmp	r3, #42	; 0x2a
 800979c:	d135      	bne.n	800980a <_vfiprintf_r+0x1ce>
 800979e:	9b03      	ldr	r3, [sp, #12]
 80097a0:	1d1a      	adds	r2, r3, #4
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	9203      	str	r2, [sp, #12]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	bfb8      	it	lt
 80097aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80097ae:	3402      	adds	r4, #2
 80097b0:	9305      	str	r3, [sp, #20]
 80097b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009898 <_vfiprintf_r+0x25c>
 80097b6:	7821      	ldrb	r1, [r4, #0]
 80097b8:	2203      	movs	r2, #3
 80097ba:	4650      	mov	r0, sl
 80097bc:	f7f6 fd38 	bl	8000230 <memchr>
 80097c0:	b140      	cbz	r0, 80097d4 <_vfiprintf_r+0x198>
 80097c2:	2340      	movs	r3, #64	; 0x40
 80097c4:	eba0 000a 	sub.w	r0, r0, sl
 80097c8:	fa03 f000 	lsl.w	r0, r3, r0
 80097cc:	9b04      	ldr	r3, [sp, #16]
 80097ce:	4303      	orrs	r3, r0
 80097d0:	3401      	adds	r4, #1
 80097d2:	9304      	str	r3, [sp, #16]
 80097d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097d8:	482c      	ldr	r0, [pc, #176]	; (800988c <_vfiprintf_r+0x250>)
 80097da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097de:	2206      	movs	r2, #6
 80097e0:	f7f6 fd26 	bl	8000230 <memchr>
 80097e4:	2800      	cmp	r0, #0
 80097e6:	d03f      	beq.n	8009868 <_vfiprintf_r+0x22c>
 80097e8:	4b29      	ldr	r3, [pc, #164]	; (8009890 <_vfiprintf_r+0x254>)
 80097ea:	bb1b      	cbnz	r3, 8009834 <_vfiprintf_r+0x1f8>
 80097ec:	9b03      	ldr	r3, [sp, #12]
 80097ee:	3307      	adds	r3, #7
 80097f0:	f023 0307 	bic.w	r3, r3, #7
 80097f4:	3308      	adds	r3, #8
 80097f6:	9303      	str	r3, [sp, #12]
 80097f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097fa:	443b      	add	r3, r7
 80097fc:	9309      	str	r3, [sp, #36]	; 0x24
 80097fe:	e767      	b.n	80096d0 <_vfiprintf_r+0x94>
 8009800:	fb0c 3202 	mla	r2, ip, r2, r3
 8009804:	460c      	mov	r4, r1
 8009806:	2001      	movs	r0, #1
 8009808:	e7a5      	b.n	8009756 <_vfiprintf_r+0x11a>
 800980a:	2300      	movs	r3, #0
 800980c:	3401      	adds	r4, #1
 800980e:	9305      	str	r3, [sp, #20]
 8009810:	4619      	mov	r1, r3
 8009812:	f04f 0c0a 	mov.w	ip, #10
 8009816:	4620      	mov	r0, r4
 8009818:	f810 2b01 	ldrb.w	r2, [r0], #1
 800981c:	3a30      	subs	r2, #48	; 0x30
 800981e:	2a09      	cmp	r2, #9
 8009820:	d903      	bls.n	800982a <_vfiprintf_r+0x1ee>
 8009822:	2b00      	cmp	r3, #0
 8009824:	d0c5      	beq.n	80097b2 <_vfiprintf_r+0x176>
 8009826:	9105      	str	r1, [sp, #20]
 8009828:	e7c3      	b.n	80097b2 <_vfiprintf_r+0x176>
 800982a:	fb0c 2101 	mla	r1, ip, r1, r2
 800982e:	4604      	mov	r4, r0
 8009830:	2301      	movs	r3, #1
 8009832:	e7f0      	b.n	8009816 <_vfiprintf_r+0x1da>
 8009834:	ab03      	add	r3, sp, #12
 8009836:	9300      	str	r3, [sp, #0]
 8009838:	462a      	mov	r2, r5
 800983a:	4b16      	ldr	r3, [pc, #88]	; (8009894 <_vfiprintf_r+0x258>)
 800983c:	a904      	add	r1, sp, #16
 800983e:	4630      	mov	r0, r6
 8009840:	f7fc f82a 	bl	8005898 <_printf_float>
 8009844:	4607      	mov	r7, r0
 8009846:	1c78      	adds	r0, r7, #1
 8009848:	d1d6      	bne.n	80097f8 <_vfiprintf_r+0x1bc>
 800984a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800984c:	07d9      	lsls	r1, r3, #31
 800984e:	d405      	bmi.n	800985c <_vfiprintf_r+0x220>
 8009850:	89ab      	ldrh	r3, [r5, #12]
 8009852:	059a      	lsls	r2, r3, #22
 8009854:	d402      	bmi.n	800985c <_vfiprintf_r+0x220>
 8009856:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009858:	f7fe ffcc 	bl	80087f4 <__retarget_lock_release_recursive>
 800985c:	89ab      	ldrh	r3, [r5, #12]
 800985e:	065b      	lsls	r3, r3, #25
 8009860:	f53f af12 	bmi.w	8009688 <_vfiprintf_r+0x4c>
 8009864:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009866:	e711      	b.n	800968c <_vfiprintf_r+0x50>
 8009868:	ab03      	add	r3, sp, #12
 800986a:	9300      	str	r3, [sp, #0]
 800986c:	462a      	mov	r2, r5
 800986e:	4b09      	ldr	r3, [pc, #36]	; (8009894 <_vfiprintf_r+0x258>)
 8009870:	a904      	add	r1, sp, #16
 8009872:	4630      	mov	r0, r6
 8009874:	f7fc fab4 	bl	8005de0 <_printf_i>
 8009878:	e7e4      	b.n	8009844 <_vfiprintf_r+0x208>
 800987a:	bf00      	nop
 800987c:	0800a280 	.word	0x0800a280
 8009880:	0800a2a0 	.word	0x0800a2a0
 8009884:	0800a260 	.word	0x0800a260
 8009888:	0800a49c 	.word	0x0800a49c
 800988c:	0800a4a6 	.word	0x0800a4a6
 8009890:	08005899 	.word	0x08005899
 8009894:	08009617 	.word	0x08009617
 8009898:	0800a4a2 	.word	0x0800a4a2
 800989c:	00000000 	.word	0x00000000

080098a0 <nan>:
 80098a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80098a8 <nan+0x8>
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	00000000 	.word	0x00000000
 80098ac:	7ff80000 	.word	0x7ff80000

080098b0 <_sbrk_r>:
 80098b0:	b538      	push	{r3, r4, r5, lr}
 80098b2:	4d06      	ldr	r5, [pc, #24]	; (80098cc <_sbrk_r+0x1c>)
 80098b4:	2300      	movs	r3, #0
 80098b6:	4604      	mov	r4, r0
 80098b8:	4608      	mov	r0, r1
 80098ba:	602b      	str	r3, [r5, #0]
 80098bc:	f7f7 fee0 	bl	8001680 <_sbrk>
 80098c0:	1c43      	adds	r3, r0, #1
 80098c2:	d102      	bne.n	80098ca <_sbrk_r+0x1a>
 80098c4:	682b      	ldr	r3, [r5, #0]
 80098c6:	b103      	cbz	r3, 80098ca <_sbrk_r+0x1a>
 80098c8:	6023      	str	r3, [r4, #0]
 80098ca:	bd38      	pop	{r3, r4, r5, pc}
 80098cc:	20000474 	.word	0x20000474

080098d0 <__sread>:
 80098d0:	b510      	push	{r4, lr}
 80098d2:	460c      	mov	r4, r1
 80098d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098d8:	f000 faf4 	bl	8009ec4 <_read_r>
 80098dc:	2800      	cmp	r0, #0
 80098de:	bfab      	itete	ge
 80098e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80098e2:	89a3      	ldrhlt	r3, [r4, #12]
 80098e4:	181b      	addge	r3, r3, r0
 80098e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098ea:	bfac      	ite	ge
 80098ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80098ee:	81a3      	strhlt	r3, [r4, #12]
 80098f0:	bd10      	pop	{r4, pc}

080098f2 <__swrite>:
 80098f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098f6:	461f      	mov	r7, r3
 80098f8:	898b      	ldrh	r3, [r1, #12]
 80098fa:	05db      	lsls	r3, r3, #23
 80098fc:	4605      	mov	r5, r0
 80098fe:	460c      	mov	r4, r1
 8009900:	4616      	mov	r6, r2
 8009902:	d505      	bpl.n	8009910 <__swrite+0x1e>
 8009904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009908:	2302      	movs	r3, #2
 800990a:	2200      	movs	r2, #0
 800990c:	f000 fa18 	bl	8009d40 <_lseek_r>
 8009910:	89a3      	ldrh	r3, [r4, #12]
 8009912:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009916:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800991a:	81a3      	strh	r3, [r4, #12]
 800991c:	4632      	mov	r2, r6
 800991e:	463b      	mov	r3, r7
 8009920:	4628      	mov	r0, r5
 8009922:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009926:	f000 b889 	b.w	8009a3c <_write_r>

0800992a <__sseek>:
 800992a:	b510      	push	{r4, lr}
 800992c:	460c      	mov	r4, r1
 800992e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009932:	f000 fa05 	bl	8009d40 <_lseek_r>
 8009936:	1c43      	adds	r3, r0, #1
 8009938:	89a3      	ldrh	r3, [r4, #12]
 800993a:	bf15      	itete	ne
 800993c:	6560      	strne	r0, [r4, #84]	; 0x54
 800993e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009942:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009946:	81a3      	strheq	r3, [r4, #12]
 8009948:	bf18      	it	ne
 800994a:	81a3      	strhne	r3, [r4, #12]
 800994c:	bd10      	pop	{r4, pc}

0800994e <__sclose>:
 800994e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009952:	f000 b911 	b.w	8009b78 <_close_r>

08009956 <strncmp>:
 8009956:	b510      	push	{r4, lr}
 8009958:	b16a      	cbz	r2, 8009976 <strncmp+0x20>
 800995a:	3901      	subs	r1, #1
 800995c:	1884      	adds	r4, r0, r2
 800995e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009962:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009966:	4293      	cmp	r3, r2
 8009968:	d103      	bne.n	8009972 <strncmp+0x1c>
 800996a:	42a0      	cmp	r0, r4
 800996c:	d001      	beq.n	8009972 <strncmp+0x1c>
 800996e:	2b00      	cmp	r3, #0
 8009970:	d1f5      	bne.n	800995e <strncmp+0x8>
 8009972:	1a98      	subs	r0, r3, r2
 8009974:	bd10      	pop	{r4, pc}
 8009976:	4610      	mov	r0, r2
 8009978:	e7fc      	b.n	8009974 <strncmp+0x1e>
	...

0800997c <__swbuf_r>:
 800997c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997e:	460e      	mov	r6, r1
 8009980:	4614      	mov	r4, r2
 8009982:	4605      	mov	r5, r0
 8009984:	b118      	cbz	r0, 800998e <__swbuf_r+0x12>
 8009986:	6983      	ldr	r3, [r0, #24]
 8009988:	b90b      	cbnz	r3, 800998e <__swbuf_r+0x12>
 800998a:	f7fe fb21 	bl	8007fd0 <__sinit>
 800998e:	4b21      	ldr	r3, [pc, #132]	; (8009a14 <__swbuf_r+0x98>)
 8009990:	429c      	cmp	r4, r3
 8009992:	d12b      	bne.n	80099ec <__swbuf_r+0x70>
 8009994:	686c      	ldr	r4, [r5, #4]
 8009996:	69a3      	ldr	r3, [r4, #24]
 8009998:	60a3      	str	r3, [r4, #8]
 800999a:	89a3      	ldrh	r3, [r4, #12]
 800999c:	071a      	lsls	r2, r3, #28
 800999e:	d52f      	bpl.n	8009a00 <__swbuf_r+0x84>
 80099a0:	6923      	ldr	r3, [r4, #16]
 80099a2:	b36b      	cbz	r3, 8009a00 <__swbuf_r+0x84>
 80099a4:	6923      	ldr	r3, [r4, #16]
 80099a6:	6820      	ldr	r0, [r4, #0]
 80099a8:	1ac0      	subs	r0, r0, r3
 80099aa:	6963      	ldr	r3, [r4, #20]
 80099ac:	b2f6      	uxtb	r6, r6
 80099ae:	4283      	cmp	r3, r0
 80099b0:	4637      	mov	r7, r6
 80099b2:	dc04      	bgt.n	80099be <__swbuf_r+0x42>
 80099b4:	4621      	mov	r1, r4
 80099b6:	4628      	mov	r0, r5
 80099b8:	f000 f974 	bl	8009ca4 <_fflush_r>
 80099bc:	bb30      	cbnz	r0, 8009a0c <__swbuf_r+0x90>
 80099be:	68a3      	ldr	r3, [r4, #8]
 80099c0:	3b01      	subs	r3, #1
 80099c2:	60a3      	str	r3, [r4, #8]
 80099c4:	6823      	ldr	r3, [r4, #0]
 80099c6:	1c5a      	adds	r2, r3, #1
 80099c8:	6022      	str	r2, [r4, #0]
 80099ca:	701e      	strb	r6, [r3, #0]
 80099cc:	6963      	ldr	r3, [r4, #20]
 80099ce:	3001      	adds	r0, #1
 80099d0:	4283      	cmp	r3, r0
 80099d2:	d004      	beq.n	80099de <__swbuf_r+0x62>
 80099d4:	89a3      	ldrh	r3, [r4, #12]
 80099d6:	07db      	lsls	r3, r3, #31
 80099d8:	d506      	bpl.n	80099e8 <__swbuf_r+0x6c>
 80099da:	2e0a      	cmp	r6, #10
 80099dc:	d104      	bne.n	80099e8 <__swbuf_r+0x6c>
 80099de:	4621      	mov	r1, r4
 80099e0:	4628      	mov	r0, r5
 80099e2:	f000 f95f 	bl	8009ca4 <_fflush_r>
 80099e6:	b988      	cbnz	r0, 8009a0c <__swbuf_r+0x90>
 80099e8:	4638      	mov	r0, r7
 80099ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099ec:	4b0a      	ldr	r3, [pc, #40]	; (8009a18 <__swbuf_r+0x9c>)
 80099ee:	429c      	cmp	r4, r3
 80099f0:	d101      	bne.n	80099f6 <__swbuf_r+0x7a>
 80099f2:	68ac      	ldr	r4, [r5, #8]
 80099f4:	e7cf      	b.n	8009996 <__swbuf_r+0x1a>
 80099f6:	4b09      	ldr	r3, [pc, #36]	; (8009a1c <__swbuf_r+0xa0>)
 80099f8:	429c      	cmp	r4, r3
 80099fa:	bf08      	it	eq
 80099fc:	68ec      	ldreq	r4, [r5, #12]
 80099fe:	e7ca      	b.n	8009996 <__swbuf_r+0x1a>
 8009a00:	4621      	mov	r1, r4
 8009a02:	4628      	mov	r0, r5
 8009a04:	f000 f82c 	bl	8009a60 <__swsetup_r>
 8009a08:	2800      	cmp	r0, #0
 8009a0a:	d0cb      	beq.n	80099a4 <__swbuf_r+0x28>
 8009a0c:	f04f 37ff 	mov.w	r7, #4294967295
 8009a10:	e7ea      	b.n	80099e8 <__swbuf_r+0x6c>
 8009a12:	bf00      	nop
 8009a14:	0800a280 	.word	0x0800a280
 8009a18:	0800a2a0 	.word	0x0800a2a0
 8009a1c:	0800a260 	.word	0x0800a260

08009a20 <__ascii_wctomb>:
 8009a20:	b149      	cbz	r1, 8009a36 <__ascii_wctomb+0x16>
 8009a22:	2aff      	cmp	r2, #255	; 0xff
 8009a24:	bf85      	ittet	hi
 8009a26:	238a      	movhi	r3, #138	; 0x8a
 8009a28:	6003      	strhi	r3, [r0, #0]
 8009a2a:	700a      	strbls	r2, [r1, #0]
 8009a2c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009a30:	bf98      	it	ls
 8009a32:	2001      	movls	r0, #1
 8009a34:	4770      	bx	lr
 8009a36:	4608      	mov	r0, r1
 8009a38:	4770      	bx	lr
	...

08009a3c <_write_r>:
 8009a3c:	b538      	push	{r3, r4, r5, lr}
 8009a3e:	4d07      	ldr	r5, [pc, #28]	; (8009a5c <_write_r+0x20>)
 8009a40:	4604      	mov	r4, r0
 8009a42:	4608      	mov	r0, r1
 8009a44:	4611      	mov	r1, r2
 8009a46:	2200      	movs	r2, #0
 8009a48:	602a      	str	r2, [r5, #0]
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	f7f7 fdc7 	bl	80015de <_write>
 8009a50:	1c43      	adds	r3, r0, #1
 8009a52:	d102      	bne.n	8009a5a <_write_r+0x1e>
 8009a54:	682b      	ldr	r3, [r5, #0]
 8009a56:	b103      	cbz	r3, 8009a5a <_write_r+0x1e>
 8009a58:	6023      	str	r3, [r4, #0]
 8009a5a:	bd38      	pop	{r3, r4, r5, pc}
 8009a5c:	20000474 	.word	0x20000474

08009a60 <__swsetup_r>:
 8009a60:	4b32      	ldr	r3, [pc, #200]	; (8009b2c <__swsetup_r+0xcc>)
 8009a62:	b570      	push	{r4, r5, r6, lr}
 8009a64:	681d      	ldr	r5, [r3, #0]
 8009a66:	4606      	mov	r6, r0
 8009a68:	460c      	mov	r4, r1
 8009a6a:	b125      	cbz	r5, 8009a76 <__swsetup_r+0x16>
 8009a6c:	69ab      	ldr	r3, [r5, #24]
 8009a6e:	b913      	cbnz	r3, 8009a76 <__swsetup_r+0x16>
 8009a70:	4628      	mov	r0, r5
 8009a72:	f7fe faad 	bl	8007fd0 <__sinit>
 8009a76:	4b2e      	ldr	r3, [pc, #184]	; (8009b30 <__swsetup_r+0xd0>)
 8009a78:	429c      	cmp	r4, r3
 8009a7a:	d10f      	bne.n	8009a9c <__swsetup_r+0x3c>
 8009a7c:	686c      	ldr	r4, [r5, #4]
 8009a7e:	89a3      	ldrh	r3, [r4, #12]
 8009a80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a84:	0719      	lsls	r1, r3, #28
 8009a86:	d42c      	bmi.n	8009ae2 <__swsetup_r+0x82>
 8009a88:	06dd      	lsls	r5, r3, #27
 8009a8a:	d411      	bmi.n	8009ab0 <__swsetup_r+0x50>
 8009a8c:	2309      	movs	r3, #9
 8009a8e:	6033      	str	r3, [r6, #0]
 8009a90:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a94:	81a3      	strh	r3, [r4, #12]
 8009a96:	f04f 30ff 	mov.w	r0, #4294967295
 8009a9a:	e03e      	b.n	8009b1a <__swsetup_r+0xba>
 8009a9c:	4b25      	ldr	r3, [pc, #148]	; (8009b34 <__swsetup_r+0xd4>)
 8009a9e:	429c      	cmp	r4, r3
 8009aa0:	d101      	bne.n	8009aa6 <__swsetup_r+0x46>
 8009aa2:	68ac      	ldr	r4, [r5, #8]
 8009aa4:	e7eb      	b.n	8009a7e <__swsetup_r+0x1e>
 8009aa6:	4b24      	ldr	r3, [pc, #144]	; (8009b38 <__swsetup_r+0xd8>)
 8009aa8:	429c      	cmp	r4, r3
 8009aaa:	bf08      	it	eq
 8009aac:	68ec      	ldreq	r4, [r5, #12]
 8009aae:	e7e6      	b.n	8009a7e <__swsetup_r+0x1e>
 8009ab0:	0758      	lsls	r0, r3, #29
 8009ab2:	d512      	bpl.n	8009ada <__swsetup_r+0x7a>
 8009ab4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ab6:	b141      	cbz	r1, 8009aca <__swsetup_r+0x6a>
 8009ab8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009abc:	4299      	cmp	r1, r3
 8009abe:	d002      	beq.n	8009ac6 <__swsetup_r+0x66>
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f7ff fb8b 	bl	80091dc <_free_r>
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	6363      	str	r3, [r4, #52]	; 0x34
 8009aca:	89a3      	ldrh	r3, [r4, #12]
 8009acc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ad0:	81a3      	strh	r3, [r4, #12]
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	6063      	str	r3, [r4, #4]
 8009ad6:	6923      	ldr	r3, [r4, #16]
 8009ad8:	6023      	str	r3, [r4, #0]
 8009ada:	89a3      	ldrh	r3, [r4, #12]
 8009adc:	f043 0308 	orr.w	r3, r3, #8
 8009ae0:	81a3      	strh	r3, [r4, #12]
 8009ae2:	6923      	ldr	r3, [r4, #16]
 8009ae4:	b94b      	cbnz	r3, 8009afa <__swsetup_r+0x9a>
 8009ae6:	89a3      	ldrh	r3, [r4, #12]
 8009ae8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009af0:	d003      	beq.n	8009afa <__swsetup_r+0x9a>
 8009af2:	4621      	mov	r1, r4
 8009af4:	4630      	mov	r0, r6
 8009af6:	f000 f959 	bl	8009dac <__smakebuf_r>
 8009afa:	89a0      	ldrh	r0, [r4, #12]
 8009afc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b00:	f010 0301 	ands.w	r3, r0, #1
 8009b04:	d00a      	beq.n	8009b1c <__swsetup_r+0xbc>
 8009b06:	2300      	movs	r3, #0
 8009b08:	60a3      	str	r3, [r4, #8]
 8009b0a:	6963      	ldr	r3, [r4, #20]
 8009b0c:	425b      	negs	r3, r3
 8009b0e:	61a3      	str	r3, [r4, #24]
 8009b10:	6923      	ldr	r3, [r4, #16]
 8009b12:	b943      	cbnz	r3, 8009b26 <__swsetup_r+0xc6>
 8009b14:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009b18:	d1ba      	bne.n	8009a90 <__swsetup_r+0x30>
 8009b1a:	bd70      	pop	{r4, r5, r6, pc}
 8009b1c:	0781      	lsls	r1, r0, #30
 8009b1e:	bf58      	it	pl
 8009b20:	6963      	ldrpl	r3, [r4, #20]
 8009b22:	60a3      	str	r3, [r4, #8]
 8009b24:	e7f4      	b.n	8009b10 <__swsetup_r+0xb0>
 8009b26:	2000      	movs	r0, #0
 8009b28:	e7f7      	b.n	8009b1a <__swsetup_r+0xba>
 8009b2a:	bf00      	nop
 8009b2c:	2000000c 	.word	0x2000000c
 8009b30:	0800a280 	.word	0x0800a280
 8009b34:	0800a2a0 	.word	0x0800a2a0
 8009b38:	0800a260 	.word	0x0800a260

08009b3c <__assert_func>:
 8009b3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b3e:	4614      	mov	r4, r2
 8009b40:	461a      	mov	r2, r3
 8009b42:	4b09      	ldr	r3, [pc, #36]	; (8009b68 <__assert_func+0x2c>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	4605      	mov	r5, r0
 8009b48:	68d8      	ldr	r0, [r3, #12]
 8009b4a:	b14c      	cbz	r4, 8009b60 <__assert_func+0x24>
 8009b4c:	4b07      	ldr	r3, [pc, #28]	; (8009b6c <__assert_func+0x30>)
 8009b4e:	9100      	str	r1, [sp, #0]
 8009b50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b54:	4906      	ldr	r1, [pc, #24]	; (8009b70 <__assert_func+0x34>)
 8009b56:	462b      	mov	r3, r5
 8009b58:	f000 f8e0 	bl	8009d1c <fiprintf>
 8009b5c:	f000 f9c4 	bl	8009ee8 <abort>
 8009b60:	4b04      	ldr	r3, [pc, #16]	; (8009b74 <__assert_func+0x38>)
 8009b62:	461c      	mov	r4, r3
 8009b64:	e7f3      	b.n	8009b4e <__assert_func+0x12>
 8009b66:	bf00      	nop
 8009b68:	2000000c 	.word	0x2000000c
 8009b6c:	0800a4ad 	.word	0x0800a4ad
 8009b70:	0800a4ba 	.word	0x0800a4ba
 8009b74:	0800a4e8 	.word	0x0800a4e8

08009b78 <_close_r>:
 8009b78:	b538      	push	{r3, r4, r5, lr}
 8009b7a:	4d06      	ldr	r5, [pc, #24]	; (8009b94 <_close_r+0x1c>)
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	4604      	mov	r4, r0
 8009b80:	4608      	mov	r0, r1
 8009b82:	602b      	str	r3, [r5, #0]
 8009b84:	f7f7 fd47 	bl	8001616 <_close>
 8009b88:	1c43      	adds	r3, r0, #1
 8009b8a:	d102      	bne.n	8009b92 <_close_r+0x1a>
 8009b8c:	682b      	ldr	r3, [r5, #0]
 8009b8e:	b103      	cbz	r3, 8009b92 <_close_r+0x1a>
 8009b90:	6023      	str	r3, [r4, #0]
 8009b92:	bd38      	pop	{r3, r4, r5, pc}
 8009b94:	20000474 	.word	0x20000474

08009b98 <__sflush_r>:
 8009b98:	898a      	ldrh	r2, [r1, #12]
 8009b9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b9e:	4605      	mov	r5, r0
 8009ba0:	0710      	lsls	r0, r2, #28
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	d458      	bmi.n	8009c58 <__sflush_r+0xc0>
 8009ba6:	684b      	ldr	r3, [r1, #4]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	dc05      	bgt.n	8009bb8 <__sflush_r+0x20>
 8009bac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	dc02      	bgt.n	8009bb8 <__sflush_r+0x20>
 8009bb2:	2000      	movs	r0, #0
 8009bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009bba:	2e00      	cmp	r6, #0
 8009bbc:	d0f9      	beq.n	8009bb2 <__sflush_r+0x1a>
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009bc4:	682f      	ldr	r7, [r5, #0]
 8009bc6:	602b      	str	r3, [r5, #0]
 8009bc8:	d032      	beq.n	8009c30 <__sflush_r+0x98>
 8009bca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009bcc:	89a3      	ldrh	r3, [r4, #12]
 8009bce:	075a      	lsls	r2, r3, #29
 8009bd0:	d505      	bpl.n	8009bde <__sflush_r+0x46>
 8009bd2:	6863      	ldr	r3, [r4, #4]
 8009bd4:	1ac0      	subs	r0, r0, r3
 8009bd6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009bd8:	b10b      	cbz	r3, 8009bde <__sflush_r+0x46>
 8009bda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009bdc:	1ac0      	subs	r0, r0, r3
 8009bde:	2300      	movs	r3, #0
 8009be0:	4602      	mov	r2, r0
 8009be2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009be4:	6a21      	ldr	r1, [r4, #32]
 8009be6:	4628      	mov	r0, r5
 8009be8:	47b0      	blx	r6
 8009bea:	1c43      	adds	r3, r0, #1
 8009bec:	89a3      	ldrh	r3, [r4, #12]
 8009bee:	d106      	bne.n	8009bfe <__sflush_r+0x66>
 8009bf0:	6829      	ldr	r1, [r5, #0]
 8009bf2:	291d      	cmp	r1, #29
 8009bf4:	d82c      	bhi.n	8009c50 <__sflush_r+0xb8>
 8009bf6:	4a2a      	ldr	r2, [pc, #168]	; (8009ca0 <__sflush_r+0x108>)
 8009bf8:	40ca      	lsrs	r2, r1
 8009bfa:	07d6      	lsls	r6, r2, #31
 8009bfc:	d528      	bpl.n	8009c50 <__sflush_r+0xb8>
 8009bfe:	2200      	movs	r2, #0
 8009c00:	6062      	str	r2, [r4, #4]
 8009c02:	04d9      	lsls	r1, r3, #19
 8009c04:	6922      	ldr	r2, [r4, #16]
 8009c06:	6022      	str	r2, [r4, #0]
 8009c08:	d504      	bpl.n	8009c14 <__sflush_r+0x7c>
 8009c0a:	1c42      	adds	r2, r0, #1
 8009c0c:	d101      	bne.n	8009c12 <__sflush_r+0x7a>
 8009c0e:	682b      	ldr	r3, [r5, #0]
 8009c10:	b903      	cbnz	r3, 8009c14 <__sflush_r+0x7c>
 8009c12:	6560      	str	r0, [r4, #84]	; 0x54
 8009c14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c16:	602f      	str	r7, [r5, #0]
 8009c18:	2900      	cmp	r1, #0
 8009c1a:	d0ca      	beq.n	8009bb2 <__sflush_r+0x1a>
 8009c1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c20:	4299      	cmp	r1, r3
 8009c22:	d002      	beq.n	8009c2a <__sflush_r+0x92>
 8009c24:	4628      	mov	r0, r5
 8009c26:	f7ff fad9 	bl	80091dc <_free_r>
 8009c2a:	2000      	movs	r0, #0
 8009c2c:	6360      	str	r0, [r4, #52]	; 0x34
 8009c2e:	e7c1      	b.n	8009bb4 <__sflush_r+0x1c>
 8009c30:	6a21      	ldr	r1, [r4, #32]
 8009c32:	2301      	movs	r3, #1
 8009c34:	4628      	mov	r0, r5
 8009c36:	47b0      	blx	r6
 8009c38:	1c41      	adds	r1, r0, #1
 8009c3a:	d1c7      	bne.n	8009bcc <__sflush_r+0x34>
 8009c3c:	682b      	ldr	r3, [r5, #0]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d0c4      	beq.n	8009bcc <__sflush_r+0x34>
 8009c42:	2b1d      	cmp	r3, #29
 8009c44:	d001      	beq.n	8009c4a <__sflush_r+0xb2>
 8009c46:	2b16      	cmp	r3, #22
 8009c48:	d101      	bne.n	8009c4e <__sflush_r+0xb6>
 8009c4a:	602f      	str	r7, [r5, #0]
 8009c4c:	e7b1      	b.n	8009bb2 <__sflush_r+0x1a>
 8009c4e:	89a3      	ldrh	r3, [r4, #12]
 8009c50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c54:	81a3      	strh	r3, [r4, #12]
 8009c56:	e7ad      	b.n	8009bb4 <__sflush_r+0x1c>
 8009c58:	690f      	ldr	r7, [r1, #16]
 8009c5a:	2f00      	cmp	r7, #0
 8009c5c:	d0a9      	beq.n	8009bb2 <__sflush_r+0x1a>
 8009c5e:	0793      	lsls	r3, r2, #30
 8009c60:	680e      	ldr	r6, [r1, #0]
 8009c62:	bf08      	it	eq
 8009c64:	694b      	ldreq	r3, [r1, #20]
 8009c66:	600f      	str	r7, [r1, #0]
 8009c68:	bf18      	it	ne
 8009c6a:	2300      	movne	r3, #0
 8009c6c:	eba6 0807 	sub.w	r8, r6, r7
 8009c70:	608b      	str	r3, [r1, #8]
 8009c72:	f1b8 0f00 	cmp.w	r8, #0
 8009c76:	dd9c      	ble.n	8009bb2 <__sflush_r+0x1a>
 8009c78:	6a21      	ldr	r1, [r4, #32]
 8009c7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009c7c:	4643      	mov	r3, r8
 8009c7e:	463a      	mov	r2, r7
 8009c80:	4628      	mov	r0, r5
 8009c82:	47b0      	blx	r6
 8009c84:	2800      	cmp	r0, #0
 8009c86:	dc06      	bgt.n	8009c96 <__sflush_r+0xfe>
 8009c88:	89a3      	ldrh	r3, [r4, #12]
 8009c8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c8e:	81a3      	strh	r3, [r4, #12]
 8009c90:	f04f 30ff 	mov.w	r0, #4294967295
 8009c94:	e78e      	b.n	8009bb4 <__sflush_r+0x1c>
 8009c96:	4407      	add	r7, r0
 8009c98:	eba8 0800 	sub.w	r8, r8, r0
 8009c9c:	e7e9      	b.n	8009c72 <__sflush_r+0xda>
 8009c9e:	bf00      	nop
 8009ca0:	20400001 	.word	0x20400001

08009ca4 <_fflush_r>:
 8009ca4:	b538      	push	{r3, r4, r5, lr}
 8009ca6:	690b      	ldr	r3, [r1, #16]
 8009ca8:	4605      	mov	r5, r0
 8009caa:	460c      	mov	r4, r1
 8009cac:	b913      	cbnz	r3, 8009cb4 <_fflush_r+0x10>
 8009cae:	2500      	movs	r5, #0
 8009cb0:	4628      	mov	r0, r5
 8009cb2:	bd38      	pop	{r3, r4, r5, pc}
 8009cb4:	b118      	cbz	r0, 8009cbe <_fflush_r+0x1a>
 8009cb6:	6983      	ldr	r3, [r0, #24]
 8009cb8:	b90b      	cbnz	r3, 8009cbe <_fflush_r+0x1a>
 8009cba:	f7fe f989 	bl	8007fd0 <__sinit>
 8009cbe:	4b14      	ldr	r3, [pc, #80]	; (8009d10 <_fflush_r+0x6c>)
 8009cc0:	429c      	cmp	r4, r3
 8009cc2:	d11b      	bne.n	8009cfc <_fflush_r+0x58>
 8009cc4:	686c      	ldr	r4, [r5, #4]
 8009cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d0ef      	beq.n	8009cae <_fflush_r+0xa>
 8009cce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009cd0:	07d0      	lsls	r0, r2, #31
 8009cd2:	d404      	bmi.n	8009cde <_fflush_r+0x3a>
 8009cd4:	0599      	lsls	r1, r3, #22
 8009cd6:	d402      	bmi.n	8009cde <_fflush_r+0x3a>
 8009cd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cda:	f7fe fd8a 	bl	80087f2 <__retarget_lock_acquire_recursive>
 8009cde:	4628      	mov	r0, r5
 8009ce0:	4621      	mov	r1, r4
 8009ce2:	f7ff ff59 	bl	8009b98 <__sflush_r>
 8009ce6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ce8:	07da      	lsls	r2, r3, #31
 8009cea:	4605      	mov	r5, r0
 8009cec:	d4e0      	bmi.n	8009cb0 <_fflush_r+0xc>
 8009cee:	89a3      	ldrh	r3, [r4, #12]
 8009cf0:	059b      	lsls	r3, r3, #22
 8009cf2:	d4dd      	bmi.n	8009cb0 <_fflush_r+0xc>
 8009cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009cf6:	f7fe fd7d 	bl	80087f4 <__retarget_lock_release_recursive>
 8009cfa:	e7d9      	b.n	8009cb0 <_fflush_r+0xc>
 8009cfc:	4b05      	ldr	r3, [pc, #20]	; (8009d14 <_fflush_r+0x70>)
 8009cfe:	429c      	cmp	r4, r3
 8009d00:	d101      	bne.n	8009d06 <_fflush_r+0x62>
 8009d02:	68ac      	ldr	r4, [r5, #8]
 8009d04:	e7df      	b.n	8009cc6 <_fflush_r+0x22>
 8009d06:	4b04      	ldr	r3, [pc, #16]	; (8009d18 <_fflush_r+0x74>)
 8009d08:	429c      	cmp	r4, r3
 8009d0a:	bf08      	it	eq
 8009d0c:	68ec      	ldreq	r4, [r5, #12]
 8009d0e:	e7da      	b.n	8009cc6 <_fflush_r+0x22>
 8009d10:	0800a280 	.word	0x0800a280
 8009d14:	0800a2a0 	.word	0x0800a2a0
 8009d18:	0800a260 	.word	0x0800a260

08009d1c <fiprintf>:
 8009d1c:	b40e      	push	{r1, r2, r3}
 8009d1e:	b503      	push	{r0, r1, lr}
 8009d20:	4601      	mov	r1, r0
 8009d22:	ab03      	add	r3, sp, #12
 8009d24:	4805      	ldr	r0, [pc, #20]	; (8009d3c <fiprintf+0x20>)
 8009d26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d2a:	6800      	ldr	r0, [r0, #0]
 8009d2c:	9301      	str	r3, [sp, #4]
 8009d2e:	f7ff fc85 	bl	800963c <_vfiprintf_r>
 8009d32:	b002      	add	sp, #8
 8009d34:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d38:	b003      	add	sp, #12
 8009d3a:	4770      	bx	lr
 8009d3c:	2000000c 	.word	0x2000000c

08009d40 <_lseek_r>:
 8009d40:	b538      	push	{r3, r4, r5, lr}
 8009d42:	4d07      	ldr	r5, [pc, #28]	; (8009d60 <_lseek_r+0x20>)
 8009d44:	4604      	mov	r4, r0
 8009d46:	4608      	mov	r0, r1
 8009d48:	4611      	mov	r1, r2
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	602a      	str	r2, [r5, #0]
 8009d4e:	461a      	mov	r2, r3
 8009d50:	f7f7 fc88 	bl	8001664 <_lseek>
 8009d54:	1c43      	adds	r3, r0, #1
 8009d56:	d102      	bne.n	8009d5e <_lseek_r+0x1e>
 8009d58:	682b      	ldr	r3, [r5, #0]
 8009d5a:	b103      	cbz	r3, 8009d5e <_lseek_r+0x1e>
 8009d5c:	6023      	str	r3, [r4, #0]
 8009d5e:	bd38      	pop	{r3, r4, r5, pc}
 8009d60:	20000474 	.word	0x20000474

08009d64 <__swhatbuf_r>:
 8009d64:	b570      	push	{r4, r5, r6, lr}
 8009d66:	460e      	mov	r6, r1
 8009d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d6c:	2900      	cmp	r1, #0
 8009d6e:	b096      	sub	sp, #88	; 0x58
 8009d70:	4614      	mov	r4, r2
 8009d72:	461d      	mov	r5, r3
 8009d74:	da07      	bge.n	8009d86 <__swhatbuf_r+0x22>
 8009d76:	2300      	movs	r3, #0
 8009d78:	602b      	str	r3, [r5, #0]
 8009d7a:	89b3      	ldrh	r3, [r6, #12]
 8009d7c:	061a      	lsls	r2, r3, #24
 8009d7e:	d410      	bmi.n	8009da2 <__swhatbuf_r+0x3e>
 8009d80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d84:	e00e      	b.n	8009da4 <__swhatbuf_r+0x40>
 8009d86:	466a      	mov	r2, sp
 8009d88:	f000 f8b6 	bl	8009ef8 <_fstat_r>
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	dbf2      	blt.n	8009d76 <__swhatbuf_r+0x12>
 8009d90:	9a01      	ldr	r2, [sp, #4]
 8009d92:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d96:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d9a:	425a      	negs	r2, r3
 8009d9c:	415a      	adcs	r2, r3
 8009d9e:	602a      	str	r2, [r5, #0]
 8009da0:	e7ee      	b.n	8009d80 <__swhatbuf_r+0x1c>
 8009da2:	2340      	movs	r3, #64	; 0x40
 8009da4:	2000      	movs	r0, #0
 8009da6:	6023      	str	r3, [r4, #0]
 8009da8:	b016      	add	sp, #88	; 0x58
 8009daa:	bd70      	pop	{r4, r5, r6, pc}

08009dac <__smakebuf_r>:
 8009dac:	898b      	ldrh	r3, [r1, #12]
 8009dae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009db0:	079d      	lsls	r5, r3, #30
 8009db2:	4606      	mov	r6, r0
 8009db4:	460c      	mov	r4, r1
 8009db6:	d507      	bpl.n	8009dc8 <__smakebuf_r+0x1c>
 8009db8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009dbc:	6023      	str	r3, [r4, #0]
 8009dbe:	6123      	str	r3, [r4, #16]
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	6163      	str	r3, [r4, #20]
 8009dc4:	b002      	add	sp, #8
 8009dc6:	bd70      	pop	{r4, r5, r6, pc}
 8009dc8:	ab01      	add	r3, sp, #4
 8009dca:	466a      	mov	r2, sp
 8009dcc:	f7ff ffca 	bl	8009d64 <__swhatbuf_r>
 8009dd0:	9900      	ldr	r1, [sp, #0]
 8009dd2:	4605      	mov	r5, r0
 8009dd4:	4630      	mov	r0, r6
 8009dd6:	f7ff fa51 	bl	800927c <_malloc_r>
 8009dda:	b948      	cbnz	r0, 8009df0 <__smakebuf_r+0x44>
 8009ddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009de0:	059a      	lsls	r2, r3, #22
 8009de2:	d4ef      	bmi.n	8009dc4 <__smakebuf_r+0x18>
 8009de4:	f023 0303 	bic.w	r3, r3, #3
 8009de8:	f043 0302 	orr.w	r3, r3, #2
 8009dec:	81a3      	strh	r3, [r4, #12]
 8009dee:	e7e3      	b.n	8009db8 <__smakebuf_r+0xc>
 8009df0:	4b0d      	ldr	r3, [pc, #52]	; (8009e28 <__smakebuf_r+0x7c>)
 8009df2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009df4:	89a3      	ldrh	r3, [r4, #12]
 8009df6:	6020      	str	r0, [r4, #0]
 8009df8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dfc:	81a3      	strh	r3, [r4, #12]
 8009dfe:	9b00      	ldr	r3, [sp, #0]
 8009e00:	6163      	str	r3, [r4, #20]
 8009e02:	9b01      	ldr	r3, [sp, #4]
 8009e04:	6120      	str	r0, [r4, #16]
 8009e06:	b15b      	cbz	r3, 8009e20 <__smakebuf_r+0x74>
 8009e08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e0c:	4630      	mov	r0, r6
 8009e0e:	f000 f885 	bl	8009f1c <_isatty_r>
 8009e12:	b128      	cbz	r0, 8009e20 <__smakebuf_r+0x74>
 8009e14:	89a3      	ldrh	r3, [r4, #12]
 8009e16:	f023 0303 	bic.w	r3, r3, #3
 8009e1a:	f043 0301 	orr.w	r3, r3, #1
 8009e1e:	81a3      	strh	r3, [r4, #12]
 8009e20:	89a0      	ldrh	r0, [r4, #12]
 8009e22:	4305      	orrs	r5, r0
 8009e24:	81a5      	strh	r5, [r4, #12]
 8009e26:	e7cd      	b.n	8009dc4 <__smakebuf_r+0x18>
 8009e28:	08007f69 	.word	0x08007f69

08009e2c <memmove>:
 8009e2c:	4288      	cmp	r0, r1
 8009e2e:	b510      	push	{r4, lr}
 8009e30:	eb01 0402 	add.w	r4, r1, r2
 8009e34:	d902      	bls.n	8009e3c <memmove+0x10>
 8009e36:	4284      	cmp	r4, r0
 8009e38:	4623      	mov	r3, r4
 8009e3a:	d807      	bhi.n	8009e4c <memmove+0x20>
 8009e3c:	1e43      	subs	r3, r0, #1
 8009e3e:	42a1      	cmp	r1, r4
 8009e40:	d008      	beq.n	8009e54 <memmove+0x28>
 8009e42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e4a:	e7f8      	b.n	8009e3e <memmove+0x12>
 8009e4c:	4402      	add	r2, r0
 8009e4e:	4601      	mov	r1, r0
 8009e50:	428a      	cmp	r2, r1
 8009e52:	d100      	bne.n	8009e56 <memmove+0x2a>
 8009e54:	bd10      	pop	{r4, pc}
 8009e56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e5e:	e7f7      	b.n	8009e50 <memmove+0x24>

08009e60 <__malloc_lock>:
 8009e60:	4801      	ldr	r0, [pc, #4]	; (8009e68 <__malloc_lock+0x8>)
 8009e62:	f7fe bcc6 	b.w	80087f2 <__retarget_lock_acquire_recursive>
 8009e66:	bf00      	nop
 8009e68:	2000046c 	.word	0x2000046c

08009e6c <__malloc_unlock>:
 8009e6c:	4801      	ldr	r0, [pc, #4]	; (8009e74 <__malloc_unlock+0x8>)
 8009e6e:	f7fe bcc1 	b.w	80087f4 <__retarget_lock_release_recursive>
 8009e72:	bf00      	nop
 8009e74:	2000046c 	.word	0x2000046c

08009e78 <_realloc_r>:
 8009e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e7a:	4607      	mov	r7, r0
 8009e7c:	4614      	mov	r4, r2
 8009e7e:	460e      	mov	r6, r1
 8009e80:	b921      	cbnz	r1, 8009e8c <_realloc_r+0x14>
 8009e82:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009e86:	4611      	mov	r1, r2
 8009e88:	f7ff b9f8 	b.w	800927c <_malloc_r>
 8009e8c:	b922      	cbnz	r2, 8009e98 <_realloc_r+0x20>
 8009e8e:	f7ff f9a5 	bl	80091dc <_free_r>
 8009e92:	4625      	mov	r5, r4
 8009e94:	4628      	mov	r0, r5
 8009e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e98:	f000 f850 	bl	8009f3c <_malloc_usable_size_r>
 8009e9c:	42a0      	cmp	r0, r4
 8009e9e:	d20f      	bcs.n	8009ec0 <_realloc_r+0x48>
 8009ea0:	4621      	mov	r1, r4
 8009ea2:	4638      	mov	r0, r7
 8009ea4:	f7ff f9ea 	bl	800927c <_malloc_r>
 8009ea8:	4605      	mov	r5, r0
 8009eaa:	2800      	cmp	r0, #0
 8009eac:	d0f2      	beq.n	8009e94 <_realloc_r+0x1c>
 8009eae:	4631      	mov	r1, r6
 8009eb0:	4622      	mov	r2, r4
 8009eb2:	f7fe fcbb 	bl	800882c <memcpy>
 8009eb6:	4631      	mov	r1, r6
 8009eb8:	4638      	mov	r0, r7
 8009eba:	f7ff f98f 	bl	80091dc <_free_r>
 8009ebe:	e7e9      	b.n	8009e94 <_realloc_r+0x1c>
 8009ec0:	4635      	mov	r5, r6
 8009ec2:	e7e7      	b.n	8009e94 <_realloc_r+0x1c>

08009ec4 <_read_r>:
 8009ec4:	b538      	push	{r3, r4, r5, lr}
 8009ec6:	4d07      	ldr	r5, [pc, #28]	; (8009ee4 <_read_r+0x20>)
 8009ec8:	4604      	mov	r4, r0
 8009eca:	4608      	mov	r0, r1
 8009ecc:	4611      	mov	r1, r2
 8009ece:	2200      	movs	r2, #0
 8009ed0:	602a      	str	r2, [r5, #0]
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	f7f7 fb66 	bl	80015a4 <_read>
 8009ed8:	1c43      	adds	r3, r0, #1
 8009eda:	d102      	bne.n	8009ee2 <_read_r+0x1e>
 8009edc:	682b      	ldr	r3, [r5, #0]
 8009ede:	b103      	cbz	r3, 8009ee2 <_read_r+0x1e>
 8009ee0:	6023      	str	r3, [r4, #0]
 8009ee2:	bd38      	pop	{r3, r4, r5, pc}
 8009ee4:	20000474 	.word	0x20000474

08009ee8 <abort>:
 8009ee8:	b508      	push	{r3, lr}
 8009eea:	2006      	movs	r0, #6
 8009eec:	f000 f856 	bl	8009f9c <raise>
 8009ef0:	2001      	movs	r0, #1
 8009ef2:	f7f7 fb4d 	bl	8001590 <_exit>
	...

08009ef8 <_fstat_r>:
 8009ef8:	b538      	push	{r3, r4, r5, lr}
 8009efa:	4d07      	ldr	r5, [pc, #28]	; (8009f18 <_fstat_r+0x20>)
 8009efc:	2300      	movs	r3, #0
 8009efe:	4604      	mov	r4, r0
 8009f00:	4608      	mov	r0, r1
 8009f02:	4611      	mov	r1, r2
 8009f04:	602b      	str	r3, [r5, #0]
 8009f06:	f7f7 fb92 	bl	800162e <_fstat>
 8009f0a:	1c43      	adds	r3, r0, #1
 8009f0c:	d102      	bne.n	8009f14 <_fstat_r+0x1c>
 8009f0e:	682b      	ldr	r3, [r5, #0]
 8009f10:	b103      	cbz	r3, 8009f14 <_fstat_r+0x1c>
 8009f12:	6023      	str	r3, [r4, #0]
 8009f14:	bd38      	pop	{r3, r4, r5, pc}
 8009f16:	bf00      	nop
 8009f18:	20000474 	.word	0x20000474

08009f1c <_isatty_r>:
 8009f1c:	b538      	push	{r3, r4, r5, lr}
 8009f1e:	4d06      	ldr	r5, [pc, #24]	; (8009f38 <_isatty_r+0x1c>)
 8009f20:	2300      	movs	r3, #0
 8009f22:	4604      	mov	r4, r0
 8009f24:	4608      	mov	r0, r1
 8009f26:	602b      	str	r3, [r5, #0]
 8009f28:	f7f7 fb91 	bl	800164e <_isatty>
 8009f2c:	1c43      	adds	r3, r0, #1
 8009f2e:	d102      	bne.n	8009f36 <_isatty_r+0x1a>
 8009f30:	682b      	ldr	r3, [r5, #0]
 8009f32:	b103      	cbz	r3, 8009f36 <_isatty_r+0x1a>
 8009f34:	6023      	str	r3, [r4, #0]
 8009f36:	bd38      	pop	{r3, r4, r5, pc}
 8009f38:	20000474 	.word	0x20000474

08009f3c <_malloc_usable_size_r>:
 8009f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f40:	1f18      	subs	r0, r3, #4
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	bfbc      	itt	lt
 8009f46:	580b      	ldrlt	r3, [r1, r0]
 8009f48:	18c0      	addlt	r0, r0, r3
 8009f4a:	4770      	bx	lr

08009f4c <_raise_r>:
 8009f4c:	291f      	cmp	r1, #31
 8009f4e:	b538      	push	{r3, r4, r5, lr}
 8009f50:	4604      	mov	r4, r0
 8009f52:	460d      	mov	r5, r1
 8009f54:	d904      	bls.n	8009f60 <_raise_r+0x14>
 8009f56:	2316      	movs	r3, #22
 8009f58:	6003      	str	r3, [r0, #0]
 8009f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f5e:	bd38      	pop	{r3, r4, r5, pc}
 8009f60:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009f62:	b112      	cbz	r2, 8009f6a <_raise_r+0x1e>
 8009f64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f68:	b94b      	cbnz	r3, 8009f7e <_raise_r+0x32>
 8009f6a:	4620      	mov	r0, r4
 8009f6c:	f000 f830 	bl	8009fd0 <_getpid_r>
 8009f70:	462a      	mov	r2, r5
 8009f72:	4601      	mov	r1, r0
 8009f74:	4620      	mov	r0, r4
 8009f76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f7a:	f000 b817 	b.w	8009fac <_kill_r>
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d00a      	beq.n	8009f98 <_raise_r+0x4c>
 8009f82:	1c59      	adds	r1, r3, #1
 8009f84:	d103      	bne.n	8009f8e <_raise_r+0x42>
 8009f86:	2316      	movs	r3, #22
 8009f88:	6003      	str	r3, [r0, #0]
 8009f8a:	2001      	movs	r0, #1
 8009f8c:	e7e7      	b.n	8009f5e <_raise_r+0x12>
 8009f8e:	2400      	movs	r4, #0
 8009f90:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009f94:	4628      	mov	r0, r5
 8009f96:	4798      	blx	r3
 8009f98:	2000      	movs	r0, #0
 8009f9a:	e7e0      	b.n	8009f5e <_raise_r+0x12>

08009f9c <raise>:
 8009f9c:	4b02      	ldr	r3, [pc, #8]	; (8009fa8 <raise+0xc>)
 8009f9e:	4601      	mov	r1, r0
 8009fa0:	6818      	ldr	r0, [r3, #0]
 8009fa2:	f7ff bfd3 	b.w	8009f4c <_raise_r>
 8009fa6:	bf00      	nop
 8009fa8:	2000000c 	.word	0x2000000c

08009fac <_kill_r>:
 8009fac:	b538      	push	{r3, r4, r5, lr}
 8009fae:	4d07      	ldr	r5, [pc, #28]	; (8009fcc <_kill_r+0x20>)
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	4604      	mov	r4, r0
 8009fb4:	4608      	mov	r0, r1
 8009fb6:	4611      	mov	r1, r2
 8009fb8:	602b      	str	r3, [r5, #0]
 8009fba:	f7f7 fad9 	bl	8001570 <_kill>
 8009fbe:	1c43      	adds	r3, r0, #1
 8009fc0:	d102      	bne.n	8009fc8 <_kill_r+0x1c>
 8009fc2:	682b      	ldr	r3, [r5, #0]
 8009fc4:	b103      	cbz	r3, 8009fc8 <_kill_r+0x1c>
 8009fc6:	6023      	str	r3, [r4, #0]
 8009fc8:	bd38      	pop	{r3, r4, r5, pc}
 8009fca:	bf00      	nop
 8009fcc:	20000474 	.word	0x20000474

08009fd0 <_getpid_r>:
 8009fd0:	f7f7 bac6 	b.w	8001560 <_getpid>

08009fd4 <_init>:
 8009fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fd6:	bf00      	nop
 8009fd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fda:	bc08      	pop	{r3}
 8009fdc:	469e      	mov	lr, r3
 8009fde:	4770      	bx	lr

08009fe0 <_fini>:
 8009fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe2:	bf00      	nop
 8009fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fe6:	bc08      	pop	{r3}
 8009fe8:	469e      	mov	lr, r3
 8009fea:	4770      	bx	lr
