 
****************************************
Report : area
Design : ch_est_top
Version: K-2015.06
Date   : Sun Jul  7 10:15:24 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                         4271
Number of nets:                          8298
Number of cells:                         4060
Number of combinational cells:           3530
Number of sequential cells:               478
Number of macros/black boxes:               0
Number of buf/inv:                        898
Number of references:                       8

Combinational area:              36005.843752
Buf/Inv area:                     3474.795167
Noncombinational area:           11155.115877
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 47160.959629
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------
ch_est_top                        47160.9596    100.0    211.8060      0.0000  0.0000  ch_est_top
adder_avg_i                        2965.2840      6.3    688.3695   1760.3432  0.0000  adder_avg_1
adder_avg_i/add_17                  516.5713      1.1    516.5713      0.0000  0.0000  adder_avg_1_DW01_add_0
adder_avg_r                        2968.8141      6.3    691.8996   1760.3432  0.0000  adder_avg_0
adder_avg_r/add_17                  516.5713      1.1    516.5713      0.0000  0.0000  adder_avg_0_DW01_add_0
cmplx_mult                        18059.9917     38.3   3227.6882   3520.6864  0.0000  signed_modified_complx_mult
cmplx_mult/add_0_root_sub_0_root_sub_81
                                    594.2335      1.3    594.2335      0.0000  0.0000  signed_modified_complx_mult_DW01_add_5
cmplx_mult/add_67                   501.2742      1.1    501.2742      0.0000  0.0000  signed_modified_complx_mult_DW01_add_1
cmplx_mult/add_80                   607.1772      1.3    607.1772      0.0000  0.0000  signed_modified_complx_mult_DW01_add_0
cmplx_mult/mult_49                 2331.0427      4.9   1938.0249      0.0000  0.0000  signed_modified_complx_mult_DW02_mult_2
cmplx_mult/mult_49/FS_1             393.0178      0.8    393.0178      0.0000  0.0000  signed_modified_complx_mult_DW01_add_4
cmplx_mult/mult_58                 2331.0427      4.9   1938.0249      0.0000  0.0000  signed_modified_complx_mult_DW02_mult_1
cmplx_mult/mult_58/FS_1             393.0178      0.8    393.0178      0.0000  0.0000  signed_modified_complx_mult_DW01_add_3
cmplx_mult/mult_67_2               2442.8292      5.2   2063.9318      0.0000  0.0000  signed_modified_complx_mult_DW02_mult_0
cmplx_mult/mult_67_2/FS_1           378.8974      0.8    378.8974      0.0000  0.0000  signed_modified_complx_mult_DW01_add_2
cmplx_mult/sub_1_root_sub_0_root_sub_81
                                    829.5735      1.8    829.5735      0.0000  0.0000  signed_modified_complx_mult_DW01_sub_3
cmplx_mult/sub_add_51_b0            561.2859      1.2    561.2859      0.0000  0.0000  signed_modified_complx_mult_DW01_sub_2
cmplx_mult/sub_add_60_b0            561.2859      1.2    561.2859      0.0000  0.0000  signed_modified_complx_mult_DW01_sub_1
cmplx_mult/sub_add_72_b0            551.8723      1.2    551.8723      0.0000  0.0000  signed_modified_complx_mult_DW01_sub_0
cntrl_unit                         2376.9340      5.0   1099.0378   1277.8962  0.0000  ch_est_cntrl_unit
interpolation                     20578.1298     43.6     35.3010      0.0000  0.0000  interpolation_top
interpolation/adder1_i              589.5267      1.3      0.0000      0.0000  0.0000  adder_interp_OUT_WIDTH20_1
interpolation/adder1_i/add_8        589.5267      1.3    589.5267      0.0000  0.0000  adder_interp_OUT_WIDTH20_1_DW01_add_0
interpolation/adder1_r              589.5267      1.3      0.0000      0.0000  0.0000  adder_interp_OUT_WIDTH20_0
interpolation/adder1_r/add_8        589.5267      1.3    589.5267      0.0000  0.0000  adder_interp_OUT_WIDTH20_0_DW01_add_0
interpolation/adder2_i              558.9325      1.2      0.0000      0.0000  0.0000  adder_interp_1
interpolation/adder2_i/add_8        558.9325      1.2    558.9325      0.0000  0.0000  adder_interp_1_DW01_add_0
interpolation/adder2_r              558.9325      1.2      0.0000      0.0000  0.0000  adder_interp_0
interpolation/adder2_r/add_8        558.9325      1.2    558.9325      0.0000  0.0000  adder_interp_0_DW01_add_0
interpolation/divider_1_i          1207.2942      2.6      0.0000      0.0000  0.0000  div_3_1
interpolation/divider_1_i/mult_27  1207.2942      2.6   1207.2942      0.0000  0.0000  div_3_1_DW02_mult_0
interpolation/divider_1_r          1207.2942      2.6      0.0000      0.0000  0.0000  div_3_0
interpolation/divider_1_r/mult_27  1207.2942      2.6   1207.2942      0.0000  0.0000  div_3_0_DW02_mult_0
interpolation/divider_2_i          1187.2903      2.5      0.0000      0.0000  0.0000  div_3_IN_WIDTH19_1
interpolation/divider_2_i/mult_27  1187.2903      2.5   1187.2903      0.0000  0.0000  div_3_IN_WIDTH19_1_DW02_mult_0
interpolation/divider_2_r          1187.2903      2.5      0.0000      0.0000  0.0000  div_3_IN_WIDTH19_0
interpolation/divider_2_r/mult_27  1187.2903      2.5   1187.2903      0.0000  0.0000  div_3_IN_WIDTH19_0_DW02_mult_0
interpolation/estimate_mux_i        842.5172      1.8    842.5172      0.0000  0.0000  estimate_mux_1
interpolation/estimate_mux_r        842.5172      1.8    842.5172      0.0000  0.0000  estimate_mux_0
interpolation/mux_add1_a_i          736.6142      1.6    736.6142      0.0000  0.0000  mux_add1_a_1
interpolation/mux_add1_a_r          736.6142      1.6    736.6142      0.0000  0.0000  mux_add1_a_0
interpolation/mux_add1_b_i          477.7402      1.0    477.7402      0.0000  0.0000  mux_add1_b_1
interpolation/mux_add1_b_r          477.7402      1.0    477.7402      0.0000  0.0000  mux_add1_b_0
interpolation/mux_add2_a_i          663.6588      1.4    663.6588      0.0000  0.0000  mux_add2_a_1
interpolation/mux_add2_a_r          663.6588      1.4    663.6588      0.0000  0.0000  mux_add2_a_0
interpolation/mux_add2_b_i          829.5735      1.8    829.5735      0.0000  0.0000  mux_add2_b_1
interpolation/mux_add2_b_r          830.7502      1.8    830.7502      0.0000  0.0000  mux_add2_b_0
interpolation/mux_h1_i              484.8004      1.0    484.8004      0.0000  0.0000  mux_h1_1
interpolation/mux_h1_r              484.8004      1.0    484.8004      0.0000  0.0000  mux_h1_0
interpolation/mux_h2_i              484.8004      1.0    484.8004      0.0000  0.0000  mux_h2_1
interpolation/mux_h2_r              484.8004      1.0    484.8004      0.0000  0.0000  mux_h2_0
interpolation/regs_i               2209.8426      4.7    791.9191   1417.9235  0.0000  registers_1
interpolation/regs_r               2206.3125      4.7    788.3890   1417.9235  0.0000  registers_0
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------
Total                                                  36005.8438  11155.1159  0.0000

1
