--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18991718861 paths analyzed, 18817 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.492ns.
--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X70Y100.A1     net (fanout=4)        1.212   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X70Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X73Y105.B4     net (fanout=2)        0.808   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X73Y105.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)1
    SLICE_X73Y105.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
    SLICE_X73Y105.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)
    SLICE_X65Y103.D2     net (fanout=4)        1.476   cpus[0].u0/cpu_0/exeUnit/Q_internal(28)
    SLICE_X65Y103.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_28
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(28)1
    SLICE_X69Y105.C3     net (fanout=3)        1.128   cpus[0].u0/cpu_0/IF_to_cache_adr(28)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_7
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (2.942ns logic, 16.151ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X81Y98.D5      net (fanout=86)       0.856   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X81Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)661
    SLICE_X77Y96.A2      net (fanout=5)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_7
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (3.081ns logic, 16.012ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X70Y100.A1     net (fanout=4)        1.212   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X70Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X73Y105.B4     net (fanout=2)        0.808   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X73Y105.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)1
    SLICE_X73Y105.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
    SLICE_X73Y105.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)
    SLICE_X65Y103.D2     net (fanout=4)        1.476   cpus[0].u0/cpu_0/exeUnit/Q_internal(28)
    SLICE_X65Y103.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_28
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(28)1
    SLICE_X69Y105.C3     net (fanout=3)        1.128   cpus[0].u0/cpu_0/IF_to_cache_adr(28)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_6
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (2.942ns logic, 16.151ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X81Y98.D5      net (fanout=86)       0.856   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X81Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)661
    SLICE_X77Y96.A2      net (fanout=5)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_6
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (3.081ns logic, 16.012ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X70Y100.A1     net (fanout=4)        1.212   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X70Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X73Y105.B4     net (fanout=2)        0.808   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X73Y105.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)1
    SLICE_X73Y105.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
    SLICE_X73Y105.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)
    SLICE_X65Y103.D2     net (fanout=4)        1.476   cpus[0].u0/cpu_0/exeUnit/Q_internal(28)
    SLICE_X65Y103.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_28
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(28)1
    SLICE_X69Y105.C3     net (fanout=3)        1.128   cpus[0].u0/cpu_0/IF_to_cache_adr(28)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_5
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (2.942ns logic, 16.151ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X81Y98.D5      net (fanout=86)       0.856   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X81Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)661
    SLICE_X77Y96.A2      net (fanout=5)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_5
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (3.081ns logic, 16.012ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X81Y98.D5      net (fanout=86)       0.856   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X81Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)661
    SLICE_X77Y96.A2      net (fanout=5)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_4
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (3.081ns logic, 16.012ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.093ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X70Y100.A1     net (fanout=4)        1.212   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X70Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X73Y105.B4     net (fanout=2)        0.808   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X73Y105.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)1
    SLICE_X73Y105.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
    SLICE_X73Y105.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)
    SLICE_X65Y103.D2     net (fanout=4)        1.476   cpus[0].u0/cpu_0/exeUnit/Q_internal(28)
    SLICE_X65Y103.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_28
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(28)1
    SLICE_X69Y105.C3     net (fanout=3)        1.128   cpus[0].u0/cpu_0/IF_to_cache_adr(28)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_4
    -------------------------------------------------  ---------------------------
    Total                                     19.093ns (2.942ns logic, 16.151ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X70Y100.A1     net (fanout=4)        1.212   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X70Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X73Y105.B4     net (fanout=2)        0.808   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X73Y105.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)1
    SLICE_X73Y105.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
    SLICE_X73Y105.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)
    SLICE_X65Y103.D2     net (fanout=4)        1.476   cpus[0].u0/cpu_0/exeUnit/Q_internal(28)
    SLICE_X65Y103.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_28
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(28)1
    SLICE_X69Y105.C3     net (fanout=3)        1.128   cpus[0].u0/cpu_0/IF_to_cache_adr(28)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_16
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (2.942ns logic, 16.124ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X81Y98.D5      net (fanout=86)       0.856   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X81Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)661
    SLICE_X77Y96.A2      net (fanout=5)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_19
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (3.081ns logic, 15.985ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X70Y100.A1     net (fanout=4)        1.212   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X70Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X73Y105.B4     net (fanout=2)        0.808   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X73Y105.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)1
    SLICE_X73Y105.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
    SLICE_X73Y105.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)
    SLICE_X65Y103.D2     net (fanout=4)        1.476   cpus[0].u0/cpu_0/exeUnit/Q_internal(28)
    SLICE_X65Y103.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_28
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(28)1
    SLICE_X69Y105.C3     net (fanout=3)        1.128   cpus[0].u0/cpu_0/IF_to_cache_adr(28)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_18
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (2.942ns logic, 16.124ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X70Y100.A1     net (fanout=4)        1.212   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X70Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X73Y105.B4     net (fanout=2)        0.808   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X73Y105.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)1
    SLICE_X73Y105.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
    SLICE_X73Y105.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)
    SLICE_X65Y103.D2     net (fanout=4)        1.476   cpus[0].u0/cpu_0/exeUnit/Q_internal(28)
    SLICE_X65Y103.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_28
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(28)1
    SLICE_X69Y105.C3     net (fanout=3)        1.128   cpus[0].u0/cpu_0/IF_to_cache_adr(28)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_19
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (2.942ns logic, 16.124ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X81Y98.D5      net (fanout=86)       0.856   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X81Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)661
    SLICE_X77Y96.A2      net (fanout=5)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_16
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (3.081ns logic, 15.985ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X81Y98.D5      net (fanout=86)       0.856   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X81Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)661
    SLICE_X77Y96.A2      net (fanout=5)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_17
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (3.081ns logic, 15.985ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X81Y98.D5      net (fanout=86)       0.856   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X81Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)661
    SLICE_X77Y96.A2      net (fanout=5)        0.927   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd135
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_18
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (3.081ns logic, 15.985ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X70Y100.A1     net (fanout=4)        1.212   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X70Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(23)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)21
    SLICE_X73Y105.B4     net (fanout=2)        0.808   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)_bdd5
    SLICE_X73Y105.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)1
    SLICE_X73Y105.C3     net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
    SLICE_X73Y105.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(28)
    SLICE_X65Y103.D2     net (fanout=4)        1.476   cpus[0].u0/cpu_0/exeUnit/Q_internal(28)
    SLICE_X65Y103.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_28
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(28)1
    SLICE_X69Y105.C3     net (fanout=3)        1.128   cpus[0].u0/cpu_0/IF_to_cache_adr(28)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_17
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (2.942ns logic, 16.124ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.078ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X71Y98.A6      net (fanout=17)       0.809   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X71Y98.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)12
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)_SW0
    SLICE_X68Y101.D2     net (fanout=1)        0.942   N1134
    SLICE_X68Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A6      net (fanout=5)        0.787   cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207_SW0
    SLICE_X73Y96.A3      net (fanout=1)        0.700   N1300
    SLICE_X73Y96.A       Tilo                  0.094   N1318
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X85Y98.D2      net (fanout=50)       1.359   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X85Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)471
    SLICE_X77Y96.A3      net (fanout=4)        0.819   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_7
    -------------------------------------------------  ---------------------------
    Total                                     19.078ns (3.081ns logic, 15.997ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.078ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X71Y98.A6      net (fanout=17)       0.809   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X71Y98.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)12
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)_SW0
    SLICE_X68Y101.D2     net (fanout=1)        0.942   N1134
    SLICE_X68Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A6      net (fanout=5)        0.787   cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207_SW0
    SLICE_X73Y96.A3      net (fanout=1)        0.700   N1300
    SLICE_X73Y96.A       Tilo                  0.094   N1318
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X85Y98.D2      net (fanout=50)       1.359   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X85Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)471
    SLICE_X77Y96.A3      net (fanout=4)        0.819   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_6
    -------------------------------------------------  ---------------------------
    Total                                     19.078ns (3.081ns logic, 15.997ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.078ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X71Y98.A6      net (fanout=17)       0.809   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X71Y98.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)12
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)_SW0
    SLICE_X68Y101.D2     net (fanout=1)        0.942   N1134
    SLICE_X68Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A6      net (fanout=5)        0.787   cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207_SW0
    SLICE_X73Y96.A3      net (fanout=1)        0.700   N1300
    SLICE_X73Y96.A       Tilo                  0.094   N1318
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X85Y98.D2      net (fanout=50)       1.359   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X85Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)471
    SLICE_X77Y96.A3      net (fanout=4)        0.819   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_5
    -------------------------------------------------  ---------------------------
    Total                                     19.078ns (3.081ns logic, 15.997ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.078ns (Levels of Logic = 15)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X71Y98.A6      net (fanout=17)       0.809   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X71Y98.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)12
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)_SW0
    SLICE_X68Y101.D2     net (fanout=1)        0.942   N1134
    SLICE_X68Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A6      net (fanout=5)        0.787   cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207_SW0
    SLICE_X73Y96.A3      net (fanout=1)        0.700   N1300
    SLICE_X73Y96.A       Tilo                  0.094   N1318
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X85Y98.D2      net (fanout=50)       1.359   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X85Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)471
    SLICE_X77Y96.A3      net (fanout=4)        0.819   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_4
    -------------------------------------------------  ---------------------------
    Total                                     19.078ns (3.081ns logic, 15.997ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.051ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X71Y98.A6      net (fanout=17)       0.809   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X71Y98.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)12
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)_SW0
    SLICE_X68Y101.D2     net (fanout=1)        0.942   N1134
    SLICE_X68Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A6      net (fanout=5)        0.787   cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207_SW0
    SLICE_X73Y96.A3      net (fanout=1)        0.700   N1300
    SLICE_X73Y96.A       Tilo                  0.094   N1318
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X85Y98.D2      net (fanout=50)       1.359   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X85Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)471
    SLICE_X77Y96.A3      net (fanout=4)        0.819   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_17
    -------------------------------------------------  ---------------------------
    Total                                     19.051ns (3.081ns logic, 15.970ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.051ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X71Y98.A6      net (fanout=17)       0.809   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X71Y98.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)12
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)_SW0
    SLICE_X68Y101.D2     net (fanout=1)        0.942   N1134
    SLICE_X68Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A6      net (fanout=5)        0.787   cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207_SW0
    SLICE_X73Y96.A3      net (fanout=1)        0.700   N1300
    SLICE_X73Y96.A       Tilo                  0.094   N1318
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X85Y98.D2      net (fanout=50)       1.359   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X85Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)471
    SLICE_X77Y96.A3      net (fanout=4)        0.819   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_16
    -------------------------------------------------  ---------------------------
    Total                                     19.051ns (3.081ns logic, 15.970ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.051ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X71Y98.A6      net (fanout=17)       0.809   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X71Y98.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)12
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)_SW0
    SLICE_X68Y101.D2     net (fanout=1)        0.942   N1134
    SLICE_X68Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A6      net (fanout=5)        0.787   cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207_SW0
    SLICE_X73Y96.A3      net (fanout=1)        0.700   N1300
    SLICE_X73Y96.A       Tilo                  0.094   N1318
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X85Y98.D2      net (fanout=50)       1.359   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X85Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)471
    SLICE_X77Y96.A3      net (fanout=4)        0.819   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_18
    -------------------------------------------------  ---------------------------
    Total                                     19.051ns (3.081ns logic, 15.970ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.051ns (Levels of Logic = 15)
  Clock Path Skew:      -0.174ns (1.199 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X71Y98.A6      net (fanout=17)       0.809   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X71Y98.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)12
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)_SW0
    SLICE_X68Y101.D2     net (fanout=1)        0.942   N1134
    SLICE_X68Y101.D      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_8
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A6      net (fanout=5)        0.787   cpus[0].u0/cpu_0/exeUnit/B_internal(7)
    SLICE_X71Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(20)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207_SW0
    SLICE_X73Y96.A3      net (fanout=1)        0.700   N1300
    SLICE_X73Y96.A       Tilo                  0.094   N1318
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22207
    SLICE_X85Y98.D2      net (fanout=50)       1.359   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd55
    SLICE_X85Y98.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)471
    SLICE_X77Y96.A3      net (fanout=4)        0.819   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd100
    SLICE_X77Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd166
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)131
    SLICE_X81Y100.D1     net (fanout=2)        1.341   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)_bdd22
    SLICE_X81Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)82
    SLICE_X76Y103.A1     net (fanout=2)        1.088   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(15)_bdd6
    SLICE_X76Y103.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)1
    SLICE_X76Y103.C5     net (fanout=1)        0.373   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd0
    SLICE_X76Y103.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(7)
    SLICE_X73Y104.A5     net (fanout=4)        0.527   cpus[0].u0/cpu_0/exeUnit/Q_internal(7)
    SLICE_X73Y104.A      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(7)1
    SLICE_X68Y105.B2     net (fanout=189)      1.436   cpus[0].u0/cpu_0/IF_to_cache_adr(7)
    SLICE_X68Y105.BMUX   Tilo                  0.249   cpus[0].u0/cpu_0/cache/_varindex0000(9)
                                                       cpus[0].u0/cpu_0/cache/Mram_tag_register21
    SLICE_X69Y105.C4     net (fanout=1)        1.129   cpus[0].u0/cpu_0/cache/_varindex0000(20)
    SLICE_X69Y105.DMUX   Topcd                 0.649   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(6)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X43Y99.CE      net (fanout=8)        0.477   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X43Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(19)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_19
    -------------------------------------------------  ---------------------------
    Total                                     19.051ns (3.081ns logic, 15.970ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  0.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load (FF)
  Destination:          cpus[0].u0/cpu_0/memUnit/data_from_memory_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.065ns (Levels of Logic = 16)
  Clock Path Skew:      -0.149ns (1.224 - 1.373)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load to cpus[0].u0/cpu_0/memUnit/data_from_memory_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y101.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D2      net (fanout=47)       1.321   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.load
    SLICE_X67Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or00001
    SLICE_X67Y99.B2      net (fanout=12)       0.932   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp_or0000
    SLICE_X67Y99.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)21
    SLICE_X68Y102.A3     net (fanout=17)       0.811   cpus[0].u0/cpu_0/exeUnit/N33
    SLICE_X68Y102.A      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)_SW0
    SLICE_X68Y102.B6     net (fanout=1)        0.154   N1122
    SLICE_X68Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.pc_19
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D1      net (fanout=5)        2.020   cpus[0].u0/cpu_0/exeUnit/B_internal(13)
    SLICE_X71Y97.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A6      net (fanout=1)        0.663   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X75Y96.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/N14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X84Y100.A3     net (fanout=86)       1.434   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X84Y100.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(10)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)431
    SLICE_X81Y99.D4      net (fanout=3)        0.535   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd92
    SLICE_X81Y99.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)51
    SLICE_X78Y100.D3     net (fanout=2)        0.791   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(1)_bdd14
    SLICE_X78Y100.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)121
    SLICE_X78Y102.C2     net (fanout=4)        0.929   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
    SLICE_X78Y102.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(27)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)21
    SLICE_X79Y95.A5      net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)_bdd5
    SLICE_X79Y95.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)12
    SLICE_X75Y106.C2     net (fanout=1)        1.322   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)12
    SLICE_X75Y106.CMUX   Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)131_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(19)131
    SLICE_X67Y104.C4     net (fanout=4)        0.816   cpus[0].u0/cpu_0/exeUnit/Q_internal(19)
    SLICE_X67Y104.C      Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_20
                                                       cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(19)1
    SLICE_X69Y104.D3     net (fanout=3)        1.174   cpus[0].u0/cpu_0/IF_to_cache_adr(19)
    SLICE_X69Y104.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_lut(3)
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X69Y105.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(3)
    SLICE_X69Y105.DMUX   Tcind                 0.330   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
                                                       cpus[0].u0/cpu_0/cache/Mcompar_cache_hit_cmp_eq0000_cy(7)
    SLICE_X43Y102.B6     net (fanout=8)        1.930   cpus[0].u0/cpu_0/cache/cache_hit_cmp_eq0000
    SLICE_X43Y102.B      Tilo                  0.094   cpus[0].u0/cpu_0/ma/current_state(0)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_not00011
    SLICE_X42Y99.CE      net (fanout=8)        0.504   cpus[0].u0/cpu_0/memUnit/data_from_memory_not0001
    SLICE_X42Y99.CLK     Tceck                 0.229   cpus[0].u0/cpu_0/memUnit/data_from_memory(7)
                                                       cpus[0].u0/cpu_0/memUnit/data_from_memory_7
    -------------------------------------------------  ---------------------------
    Total                                     19.065ns (3.015ns logic, 16.050ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X2Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X0Y11.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X2Y23.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X0Y18.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X0Y18.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X2Y15.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X1Y13.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X0Y22.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X0Y22.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X2Y14.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X2Y14.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.114 - 0.122)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y70.A1      net (fanout=2)        0.873   dvi.dvictrl0/clkval(0)
    SLICE_X49Y70.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.497ns logic, 0.873ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  9.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X48Y70.A4      net (fanout=2)        0.384   dvi.dvictrl0/clkval(0)
    SLICE_X48Y70.CLK     Tas                   0.007   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.478ns logic, 0.384ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  9.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y70.A4      net (fanout=2)        0.362   clk25
    SLICE_X49Y70.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.476ns logic, 0.362ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y70.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y60.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X56Y66.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X56Y66.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X56Y66.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X56Y66.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X60Y67.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X60Y67.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7320 paths analyzed, 1872 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.940ns.
--------------------------------------------------------------------------------
Slack:                  0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.312ns (Levels of Logic = 1)
  Clock Path Skew:      -0.123ns (1.334 - 1.457)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y90.CX       net (fanout=8)        1.439   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y90.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (0.563ns logic, 1.749ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.312ns (Levels of Logic = 1)
  Clock Path Skew:      -0.123ns (1.334 - 1.457)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y90.DX       net (fanout=8)        1.439   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y90.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (0.563ns logic, 1.749ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.479 - 1.689)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y278.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi
    SLICE_X7Y118.C5         net (fanout=1)        1.479   ddrsp0.ddrc0/sdi_data(63)
    SLICE_X7Y118.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)1
    RAMB36_X0Y16.DIBDIL11   net (fanout=1)        2.228   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.673ns (0.966ns logic, 3.707ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.327ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (1.495 - 1.498)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.443   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.884ns logic, 1.443ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.889ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.778 - 0.717)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y87.AQ          Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y56.B5          net (fanout=131)      2.059   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y56.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_67
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)1
    RAMB36_X0Y17.DIADIL13   net (fanout=1)        1.923   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.889ns (0.907ns logic, 3.982ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.092ns (Levels of Logic = 0)
  Clock Path Skew:      -0.232ns (1.449 - 1.681)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y268.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi
    SLICE_X0Y114.DX      net (fanout=1)        1.580   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
    SLICE_X0Y114.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (0.512ns logic, 1.580ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.702 - 0.743)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_0 to ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y99.BQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_0
    SLICE_X5Y104.B4      net (fanout=26)       1.261   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_0
    SLICE_X5Y104.B       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N22
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_cfg_ocd_mux000311
    SLICE_X9Y104.A6      net (fanout=12)       0.743   ddrsp0.ddrc0/ddr64.ddrc/N22
    SLICE_X9Y104.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N94
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_ba_and00001
    SLICE_X6Y93.A6       net (fanout=26)       1.035   ddrsp0.ddrc0/ddr64.ddrc/v2_ba_and0000
    SLICE_X6Y93.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)19
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X6Y94.SR       net (fanout=1)        0.442   ddrsp0.ddrc0/ddr64.ddrc/ri_sdstate(19)25
    SLICE_X6Y94.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_19
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (1.300ns logic, 3.481ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].doen (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (1.571 - 1.457)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y278.T1     net (fanout=65)       4.054   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y278.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(63)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].doen
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.881ns logic, 4.054ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (1.463 - 1.457)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y58.AX       net (fanout=8)        1.460   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y58.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.556ns logic, 1.770ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.312ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (1.495 - 1.498)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.428   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (0.884ns logic, 1.428ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (1.463 - 1.457)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y58.BX       net (fanout=8)        1.460   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y58.CLK      Tdick                -0.015   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (0.550ns logic, 1.770ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.039ns (Levels of Logic = 0)
  Clock Path Skew:      -0.251ns (1.429 - 1.680)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y68.Q1      Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(11)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].qi
    SLICE_X3Y51.DX       net (fanout=1)        1.520   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(11)
    SLICE_X3Y51.CLK      Tdick                 0.002   ddrsp0.ddrc0/sdi_data(75)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (0.519ns logic, 1.520ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_5 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[3].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.228ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.706 - 0.732)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_5 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[3].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y100.BQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.address_5
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_5
    OLOGIC_X0Y222.D1     net (fanout=4)        1.323   ddrsp0.ddrc0/ddr64.ddrc/r.address_5
    OLOGIC_X0Y222.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[3].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.905ns logic, 1.323ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.026ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (1.460 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y272.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi
    SLICE_X0Y118.BX      net (fanout=1)        1.527   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
    SLICE_X0Y118.CLK     Tdick                -0.018   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.026ns (0.499ns logic, 1.527ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.790 - 0.717)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y87.AQ          Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y118.C6         net (fanout=131)      1.670   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y118.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)1
    RAMB36_X0Y16.DIBDIL11   net (fanout=1)        2.228   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.805ns (0.907ns logic, 3.898ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.212ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.718 - 0.728)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y102.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.307   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.905ns logic, 1.307ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[1].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.199ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.708 - 0.730)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_3 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y101.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.address_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_3
    OLOGIC_X0Y224.D1     net (fanout=4)        1.315   ddrsp0.ddrc0/ddr64.ddrc/r.address_3
    OLOGIC_X0Y224.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.884ns logic, 1.315ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[23].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.467 - 1.689)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[23].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y79.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(23)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[23].qi
    SLICE_X5Y76.A6          net (fanout=1)        2.292   ddrsp0.ddrc0/sdi_data(23)
    SLICE_X5Y76.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(23)1
    RAMB36_X0Y17.DIBDIL7    net (fanout=1)        1.238   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(23)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.496ns (0.966ns logic, 3.530ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.467 - 1.673)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y56.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(13)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].qi
    SLICE_X5Y56.B6          net (fanout=1)        1.620   ddrsp0.ddrc0/sdi_data(13)
    SLICE_X5Y56.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_67
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)1
    RAMB36_X0Y17.DIADIL13   net (fanout=1)        1.923   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(13)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.509ns (0.966ns logic, 3.543ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.945ns (Levels of Logic = 0)
  Clock Path Skew:      -0.249ns (1.429 - 1.678)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y66.Q1      Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].qi
    SLICE_X3Y51.CX       net (fanout=1)        1.424   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(10)
    SLICE_X3Y51.CLK      Tdick                 0.004   ddrsp0.ddrc0/sdi_data(75)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.521ns logic, 1.424ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.050ns (Levels of Logic = 1)
  Clock Path Skew:      -0.123ns (1.334 - 1.457)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y90.AX       net (fanout=8)        1.184   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y90.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.556ns logic, 1.494ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.712 - 0.729)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y104.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X0Y104.D6      net (fanout=7)        0.495   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X0Y104.D       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D2     net (fanout=4)        0.662   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.999ns logic, 1.157ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.044ns (Levels of Logic = 1)
  Clock Path Skew:      -0.123ns (1.334 - 1.457)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y75.DQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X4Y75.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X0Y90.BX       net (fanout=8)        1.184   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X0Y90.CLK      Tdick                -0.015   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (0.550ns logic, 1.494ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.937ns (Levels of Logic = 0)
  Clock Path Skew:      -0.229ns (1.456 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y246.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(46)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].qi
    SLICE_X1Y104.CX      net (fanout=1)        1.416   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(46)
    SLICE_X1Y104.CLK     Tdick                 0.004   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[46].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.521ns logic, 1.416ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.943ns (Levels of Logic = 0)
  Clock Path Skew:      -0.221ns (1.460 - 1.681)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y269.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(56)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].qi
    SLICE_X0Y118.AX      net (fanout=1)        1.438   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(56)
    SLICE_X0Y118.CLK     Tdick                -0.012   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.505ns logic, 1.438ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.532ns.
--------------------------------------------------------------------------------
Slack:                  0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.886 - 1.803)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        2.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (0.877ns logic, 2.450ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.886 - 1.803)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        2.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (0.877ns logic, 2.450ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.817 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        2.247   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.901ns logic, 2.247ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (1.817 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        2.247   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.901ns logic, 2.247ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.017ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.889 - 1.803)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.140   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.877ns logic, 2.140ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.017ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.889 - 1.803)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.140   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.877ns logic, 2.140ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.877ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (1.888 - 1.922)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        2.022   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (0.855ns logic, 2.022ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.877ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (1.888 - 1.922)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        2.022   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.877ns (0.855ns logic, 2.022ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (1.817 - 1.803)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.040   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.877ns logic, 2.040ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (1.817 - 1.803)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.040   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.877ns logic, 2.040ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.889 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.036   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.901ns logic, 2.036ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.889 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.036   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.937ns (0.901ns logic, 2.036ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.934ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.889 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.033   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (0.901ns logic, 2.033ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.934ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (1.889 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.033   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (0.901ns logic, 2.033ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.886 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        1.962   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.901ns logic, 1.962ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.863ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (1.886 - 1.792)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        1.962   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.901ns logic, 1.962ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.889 - 1.803)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        1.842   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.877ns logic, 1.842ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.889 - 1.803)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        1.842   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.877ns logic, 1.842ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.479ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (1.885 - 1.930)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.578   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.901ns logic, 1.578ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.479ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (1.885 - 1.930)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.578   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.901ns logic, 1.578ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  1.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.424ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.888 - 1.930)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        1.523   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.901ns logic, 1.523ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  1.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.424ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.888 - 1.930)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        1.523   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.424ns (0.901ns logic, 1.523ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  1.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.192ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (1.885 - 1.922)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.337   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.855ns logic, 1.337ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  1.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.192ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (1.885 - 1.922)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y55.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.337   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (0.855ns logic, 1.337ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  1.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      1.836ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (1.817 - 1.930)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        0.935   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.901ns logic, 0.935ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1811 paths analyzed, 480 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.398ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.291 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       0.969   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.345ns (1.283ns logic, 5.062ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  6.398ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.291 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       0.969   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.345ns (1.283ns logic, 5.062ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  6.398ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.291 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       0.969   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.345ns (1.283ns logic, 5.062ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  6.398ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.291 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       0.969   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.345ns (1.283ns logic, 5.062ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  6.193ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.291 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.764   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.140ns (1.283ns logic, 4.857ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.193ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.291 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.764   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.140ns (1.283ns logic, 4.857ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.193ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.291 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.764   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.140ns (1.283ns logic, 4.857ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.193ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.291 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       0.764   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.140ns (1.283ns logic, 4.857ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.185ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.149ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (4.308 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL3      net (fanout=32)       0.773   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.149ns (1.283ns logic, 4.866ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.185ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.149ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (4.308 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL2      net (fanout=32)       0.773   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.149ns (1.283ns logic, 4.866ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.185ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.149ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (4.308 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL1      net (fanout=32)       0.773   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.149ns (1.283ns logic, 4.866ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.185ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.149ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (4.308 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL0      net (fanout=32)       0.773   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.149ns (1.283ns logic, 4.866ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  6.168ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.123ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (4.299 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.747   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.123ns (1.283ns logic, 4.840ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.168ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.123ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (4.299 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.747   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.123ns (1.283ns logic, 4.840ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.168ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.123ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (4.299 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.747   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.123ns (1.283ns logic, 4.840ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  6.168ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.123ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (4.299 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.747   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.123ns (1.283ns logic, 4.840ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay:                  5.987ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Data Path Delay:      5.848ns (Levels of Logic = 3)
  Clock Path Skew:      0.171ns (4.205 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y86.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y92.A3       net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=26)       0.750   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X7Y83.D6       net (fanout=4)        0.615   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X7Y83.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X5Y83.SR       net (fanout=1)        0.284   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X5Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      5.848ns (1.300ns logic, 4.548ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  5.987ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Data Path Delay:      5.848ns (Levels of Logic = 3)
  Clock Path Skew:      0.171ns (4.205 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y86.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y92.A3       net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=26)       0.750   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X7Y83.D6       net (fanout=4)        0.615   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X7Y83.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X5Y83.SR       net (fanout=1)        0.284   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X5Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      5.848ns (1.300ns logic, 4.548ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  5.987ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Data Path Delay:      5.848ns (Levels of Logic = 3)
  Clock Path Skew:      0.171ns (4.205 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y86.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y92.A3       net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=26)       0.750   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X7Y83.D6       net (fanout=4)        0.615   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X7Y83.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X5Y83.SR       net (fanout=1)        0.284   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X5Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      5.848ns (1.300ns logic, 4.548ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  5.985ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Data Path Delay:      5.846ns (Levels of Logic = 3)
  Clock Path Skew:      0.171ns (4.205 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y86.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y92.A3       net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=26)       0.750   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X7Y83.D6       net (fanout=4)        0.615   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X7Y83.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N90
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X5Y83.SR       net (fanout=1)        0.284   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X5Y83.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      5.846ns (1.298ns logic, 4.548ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  5.982ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      5.946ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (4.308 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL5      net (fanout=32)       0.570   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         5.946ns (1.283ns logic, 4.663ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  5.982ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      5.946ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (4.308 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL4      net (fanout=32)       0.570   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         5.946ns (1.283ns logic, 4.663ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  5.982ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      5.946ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (4.308 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL6      net (fanout=32)       0.570   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         5.946ns (1.283ns logic, 4.663ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  5.982ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      5.946ns (Levels of Logic = 2)
  Clock Path Skew:      0.274ns (4.308 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y86.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X6Y92.A3          net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A3          net (fanout=26)       1.194   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL7      net (fanout=32)       0.570   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         5.946ns (1.283ns logic, 4.663ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  5.981ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11 (FF)
  Data Path Delay:      5.842ns (Levels of Logic = 3)
  Clock Path Skew:      0.171ns (4.205 - 4.034)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y86.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X6Y92.A3       net (fanout=297)      2.899   rst0/rstoutl_1
    SLICE_X6Y92.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y86.C4       net (fanout=26)       0.750   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y86.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X7Y82.C6       net (fanout=4)        0.592   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X7Y82.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_10_mux00052
    SLICE_X4Y83.SR       net (fanout=2)        0.301   ddrsp0.ddrc0/ddr64.ddrc/N93
    SLICE_X4Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_11
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (1.300ns logic, 4.542ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.905ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      3.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.648ns (3.917 - 4.565)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y105.AQ      Tcko                  0.471   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X24Y85.A1      net (fanout=2)        2.474   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X24Y85.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X24Y85.B1      net (fanout=3)        0.905   lock
    SLICE_X24Y85.CLK     Tas                   0.003   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (0.568ns logic, 3.379ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.434ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.434ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y101.A1      net (fanout=68)       2.984   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.450ns logic, 2.984ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  3.434ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.434ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y101.A1      net (fanout=68)       2.984   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.450ns logic, 2.984ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  3.429ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.429ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y101.B1      net (fanout=68)       2.979   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.450ns logic, 2.979ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  3.429ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.429ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y101.B1      net (fanout=68)       2.979   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.450ns logic, 2.979ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Delay:                  3.413ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.413ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y101.C1      net (fanout=68)       2.963   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.450ns logic, 2.963ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  3.413ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.413ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y101.C1      net (fanout=68)       2.963   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.450ns logic, 2.963ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  3.406ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      3.406ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y100.C1      net (fanout=68)       2.956   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (0.450ns logic, 2.956ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  3.406ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      3.406ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y100.C1      net (fanout=68)       2.956   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (0.450ns logic, 2.956ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Delay:                  3.234ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd61/DP (RAM)
  Data Path Delay:      3.234ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y97.C3       net (fanout=68)       2.784   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (0.450ns logic, 2.784ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  3.229ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.229ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y100.A1      net (fanout=68)       2.779   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.450ns logic, 2.779ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  3.229ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.229ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y100.A1      net (fanout=68)       2.779   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.450ns logic, 2.779ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  3.224ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.224ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y100.B1      net (fanout=68)       2.774   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (0.450ns logic, 2.774ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  3.224ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.224ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y100.B1      net (fanout=68)       2.774   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (0.450ns logic, 2.774ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  3.200ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.200ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y94.A1       net (fanout=68)       2.750   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.450ns logic, 2.750ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.200ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.200ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y94.A1       net (fanout=68)       2.750   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.450ns logic, 2.750ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.195ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      3.195ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y94.B1       net (fanout=68)       2.745   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (0.450ns logic, 2.745ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.195ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      3.195ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y94.B1       net (fanout=68)       2.745   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.195ns (0.450ns logic, 2.745ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.184ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.184ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y92.C1      net (fanout=68)       2.734   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.450ns logic, 2.734ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.184ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.184ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y92.C1      net (fanout=68)       2.734   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.450ns logic, 2.734ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  3.146ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      3.146ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y96.A1       net (fanout=68)       2.696   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.450ns logic, 2.696ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.146ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      3.146ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y96.A1       net (fanout=68)       2.696   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.450ns logic, 2.696ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.141ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      3.141ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y96.B1       net (fanout=68)       2.691   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.450ns logic, 2.691ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.141ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      3.141ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y96.B1       net (fanout=68)       2.691   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (0.450ns logic, 2.691ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay:                  3.111ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.111ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y76.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y96.C2       net (fanout=68)       2.661   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.111ns (0.450ns logic, 2.661ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.520ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.520ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=82)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (0.815ns logic, 4.705ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.520ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.520ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=82)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (0.815ns logic, 4.705ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.519ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.519ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=82)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (0.815ns logic, 4.704ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.519ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.519ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=82)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.519ns (0.815ns logic, 4.704ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.517ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.517ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=82)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (0.815ns logic, 4.702ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.517ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.517ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=82)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (0.815ns logic, 4.702ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.516ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.516ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=82)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.516ns (0.815ns logic, 4.701ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.516ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.516ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=82)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.516ns (0.815ns logic, 4.701ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.513ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.513ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=82)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (0.815ns logic, 4.698ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.513ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.513ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=82)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (0.815ns logic, 4.698ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.511ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.511ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=82)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (0.815ns logic, 4.696ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.511ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.511ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=82)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.511ns (0.815ns logic, 4.696ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.509ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.509ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=82)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (0.815ns logic, 4.694ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.509ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.509ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=82)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (0.815ns logic, 4.694ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.505ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.505ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=82)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (0.815ns logic, 4.690ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.505ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.505ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=82)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (0.815ns logic, 4.690ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.502ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.502ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=82)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (0.815ns logic, 4.687ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  5.456ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.456ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X98Y31.CLK     net (fanout=82)       1.948   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.456ns (0.815ns logic, 4.641ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  5.358ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.358ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y44.CLK     net (fanout=82)       1.850   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (0.815ns logic, 4.543ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  5.354ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.354ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y45.CLK     net (fanout=82)       1.846   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (0.815ns logic, 4.539ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  5.350ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.350ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y46.CLK     net (fanout=82)       1.842   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (0.815ns logic, 4.535ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  5.350ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.350ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y46.CLK     net (fanout=82)       1.842   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (0.815ns logic, 4.535ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  5.345ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.345ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X90Y47.CLK     net (fanout=82)       1.837   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (0.815ns logic, 4.530ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  5.331ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.331ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X91Y44.CLK     net (fanout=82)       1.823   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (0.815ns logic, 4.516ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.327ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.327ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y63.BQ      Tcko                  0.471   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D2      net (fanout=2)        1.180   dvi.dvi0/r.clk_sel_0
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X91Y45.CLK     net (fanout=82)       1.819   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (0.815ns logic, 4.512ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.743ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.743ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y70.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X48Y73.D4      net (fanout=2)        0.686   clk25
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.743ns (0.544ns logic, 2.199ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.594ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.594ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y73.D5      net (fanout=1)        1.987   dvi.dvictrl0/lclk40
    SLICE_X48Y73.D       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.513   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (0.094ns logic, 3.500ns route)
                                                       (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  10.258ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      5.358ns (Levels of Logic = 2)
  Clock Path Skew:      -4.122ns (1.528 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X45Y70.A6      net (fanout=35)       1.655   dvi.dvi0/r.status_cst
    SLICE_X45Y70.A       Tilo                  0.094   apb0/r.haddr_13
                                                       dvi.dvi0/r_status_and00002
    SLICE_X42Y70.SR      net (fanout=1)        0.489   dvi.dvi0/r_status_and0000
    SLICE_X42Y70.CLK     Tsrck                 0.545   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (1.204ns logic, 4.154ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay:                  10.171ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.384ns (Levels of Logic = 2)
  Clock Path Skew:      -4.009ns (1.641 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y60.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A1         net (fanout=70)       2.533   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X71Y67.D2         net (fanout=9)        1.080   dvi.dvi0/N62
    SLICE_X71Y67.D          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(6)
                                                          dvi.dvi0/v_ram_address_mux0002(6)1
    RAMB36_X2Y12.ADDRBU12   net (fanout=1)        0.765   dvi.dvi0/write_pointer_fifo(6)
    RAMB36_X2Y12.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         5.384ns (1.006ns logic, 4.378ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay:                  10.086ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_1 (FF)
  Data Path Delay:      5.152ns (Levels of Logic = 2)
  Clock Path Skew:      -4.156ns (1.494 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X45Y70.B6      net (fanout=35)       1.658   dvi.dvi0/r.status_cst
    SLICE_X45Y70.B       Tilo                  0.094   apb0/r.haddr_13
                                                       dvi.dvi0/Mcount_r.status_val1
    SLICE_X45Y69.SR      net (fanout=1)        0.278   dvi.dvi0/Mcount_r.status_val
    SLICE_X45Y69.CLK     Tsrck                 0.547   dvi.dvi0/r.status_1
                                                       dvi.dvi0/r.status_1
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (1.206ns logic, 3.946ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  10.034ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      5.063ns (Levels of Logic = 2)
  Clock Path Skew:      -4.193ns (1.457 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y82.B1      net (fanout=35)       2.485   dvi.dvi0/r.status_cst
    SLICE_X48Y82.CLK     Tas                   0.003   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000521
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      5.063ns (0.568ns logic, 4.495ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Delay:                  10.006ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      5.036ns (Levels of Logic = 2)
  Clock Path Skew:      -4.192ns (1.458 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y81.D1      net (fanout=35)       2.433   dvi.dvi0/r.status_cst
    SLICE_X51Y81.CLK     Tas                   0.028   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      5.036ns (0.593ns logic, 4.443ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  9.992ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_15 (FF)
  Data Path Delay:      5.020ns (Levels of Logic = 2)
  Clock Path Skew:      -4.194ns (1.456 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X49Y78.B1      net (fanout=35)       2.418   dvi.dvi0/r.status_cst
    SLICE_X49Y78.CLK     Tas                   0.027   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000161
                                                       dvi.dvi0/r.adress_15
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (0.592ns logic, 4.428ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay:                  9.936ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      4.965ns (Levels of Logic = 2)
  Clock Path Skew:      -4.193ns (1.457 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y82.A2      net (fanout=35)       2.383   dvi.dvi0/r.status_cst
    SLICE_X48Y82.CLK     Tas                   0.007   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (0.572ns logic, 4.393ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  9.929ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.142ns (Levels of Logic = 2)
  Clock Path Skew:      -4.009ns (1.641 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y60.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A1         net (fanout=70)       2.533   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X72Y68.A2         net (fanout=9)        0.829   dvi.dvi0/N62
    SLICE_X72Y68.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(5)
                                                          dvi.dvi0/v_ram_address_mux0002(3)1
    RAMB36_X2Y12.ADDRBU9    net (fanout=1)        0.774   dvi.dvi0/write_pointer_fifo(3)
    RAMB36_X2Y12.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         5.142ns (1.006ns logic, 4.136ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  9.901ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.114ns (Levels of Logic = 2)
  Clock Path Skew:      -4.009ns (1.641 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y60.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A1         net (fanout=70)       2.533   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X71Y67.A4         net (fanout=9)        0.831   dvi.dvi0/N62
    SLICE_X71Y67.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(6)
                                                          dvi.dvi0/v_ram_address_mux0002(2)1
    RAMB36_X2Y12.ADDRBU8    net (fanout=1)        0.744   dvi.dvi0/write_pointer_fifo(2)
    RAMB36_X2Y12.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         5.114ns (1.006ns logic, 4.108ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  9.899ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_7 (FF)
  Data Path Delay:      5.005ns (Levels of Logic = 1)
  Clock Path Skew:      -4.116ns (1.534 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X38Y69.SR      net (fanout=35)       1.883   dvi.dvi0/r.status_cst
    SLICE_X38Y69.CLK     Tsrck                 0.547   dvi.dvi0/r.level_7
                                                       dvi.dvi0/r.level_7
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (1.112ns logic, 3.893ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  9.897ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_6 (FF)
  Data Path Delay:      4.978ns (Levels of Logic = 1)
  Clock Path Skew:      -4.141ns (1.509 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y69.SR      net (fanout=35)       1.856   dvi.dvi0/r.status_cst
    SLICE_X39Y69.CLK     Tsrck                 0.547   dvi.dvi0/r.level_6
                                                       dvi.dvi0/r.level_6
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (1.112ns logic, 3.866ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  9.897ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      5.110ns (Levels of Logic = 2)
  Clock Path Skew:      -4.009ns (1.641 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y60.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A1         net (fanout=70)       2.533   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X72Y68.B2         net (fanout=9)        0.821   dvi.dvi0/N62
    SLICE_X72Y68.B          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(5)
                                                          dvi.dvi0/v_ram_address_mux0002(5)1
    RAMB36_X2Y12.ADDRBU11   net (fanout=1)        0.750   dvi.dvi0/write_pointer_fifo(5)
    RAMB36_X2Y12.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         5.110ns (1.006ns logic, 4.104ns route)
                                                          (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  9.897ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_5 (FF)
  Data Path Delay:      4.978ns (Levels of Logic = 1)
  Clock Path Skew:      -4.141ns (1.509 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y69.SR      net (fanout=35)       1.856   dvi.dvi0/r.status_cst
    SLICE_X39Y69.CLK     Tsrck                 0.547   dvi.dvi0/r.level_6
                                                       dvi.dvi0/r.level_5
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (1.112ns logic, 3.866ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  9.897ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_4 (FF)
  Data Path Delay:      4.978ns (Levels of Logic = 1)
  Clock Path Skew:      -4.141ns (1.509 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X39Y69.SR      net (fanout=35)       1.856   dvi.dvi0/r.status_cst
    SLICE_X39Y69.CLK     Tsrck                 0.547   dvi.dvi0/r.level_6
                                                       dvi.dvi0/r.level_4
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (1.112ns logic, 3.866ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  9.897ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_18 (FF)
  Data Path Delay:      4.927ns (Levels of Logic = 2)
  Clock Path Skew:      -4.192ns (1.458 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y79.A1      net (fanout=35)       2.345   dvi.dvi0/r.status_cst
    SLICE_X48Y79.CLK     Tas                   0.007   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000221
                                                       dvi.dvi0/r.adress_18
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (0.572ns logic, 4.355ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Delay:                  9.888ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_19 (FF)
  Data Path Delay:      4.918ns (Levels of Logic = 2)
  Clock Path Skew:      -4.192ns (1.458 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y79.B1      net (fanout=35)       2.340   dvi.dvi0/r.status_cst
    SLICE_X48Y79.CLK     Tas                   0.003   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000241
                                                       dvi.dvi0/r.adress_19
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (0.568ns logic, 4.350ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  9.881ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_1 (FF)
  Data Path Delay:      4.993ns (Levels of Logic = 1)
  Clock Path Skew:      -4.110ns (1.540 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X38Y68.SR      net (fanout=35)       1.871   dvi.dvi0/r.status_cst
    SLICE_X38Y68.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_1
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (1.112ns logic, 3.881ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  9.881ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_3 (FF)
  Data Path Delay:      4.993ns (Levels of Logic = 1)
  Clock Path Skew:      -4.110ns (1.540 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X38Y68.SR      net (fanout=35)       1.871   dvi.dvi0/r.status_cst
    SLICE_X38Y68.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_3
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (1.112ns logic, 3.881ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  9.881ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_2 (FF)
  Data Path Delay:      4.993ns (Levels of Logic = 1)
  Clock Path Skew:      -4.110ns (1.540 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X38Y68.SR      net (fanout=35)       1.871   dvi.dvi0/r.status_cst
    SLICE_X38Y68.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_2
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (1.112ns logic, 3.881ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  9.879ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_0 (FF)
  Data Path Delay:      4.991ns (Levels of Logic = 1)
  Clock Path Skew:      -4.110ns (1.540 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X38Y68.SR      net (fanout=35)       1.871   dvi.dvi0/r.status_cst
    SLICE_X38Y68.CLK     Tsrck                 0.545   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_0
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (1.110ns logic, 3.881ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  9.872ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      4.904ns (Levels of Logic = 2)
  Clock Path Skew:      -4.190ns (1.460 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X49Y80.D1      net (fanout=35)       2.301   dvi.dvi0/r.status_cst
    SLICE_X49Y80.CLK     Tas                   0.028   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000381
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      4.904ns (0.593ns logic, 4.311ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay:                  9.788ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      4.888ns (Levels of Logic = 1)
  Clock Path Skew:      -4.122ns (1.528 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y70.DX      net (fanout=35)       1.733   dvi.dvi0/r.status_cst
    SLICE_X42Y70.CLK     Tsrck                 0.580   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      4.888ns (1.145ns logic, 3.743ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  9.738ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.951ns (Levels of Logic = 2)
  Clock Path Skew:      -4.009ns (1.641 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X56Y60.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A1         net (fanout=70)       2.533   dvi.dvi0/sync_c.s3_1
    SLICE_X73Y71.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X70Y68.A5         net (fanout=9)        0.678   dvi.dvi0/N62
    SLICE_X70Y68.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(4)
                                                          dvi.dvi0/v_ram_address_mux0002(4)1
    RAMB36_X2Y12.ADDRBU10   net (fanout=1)        0.734   dvi.dvi0/write_pointer_fifo(4)
    RAMB36_X2Y12.CLKBWRCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.951ns (1.006ns logic, 3.945ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  9.716ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.746ns (Levels of Logic = 2)
  Clock Path Skew:      -4.192ns (1.458 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y81.A2      net (fanout=35)       2.145   dvi.dvi0/r.status_cst
    SLICE_X51Y81.CLK     Tas                   0.026   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (0.591ns logic, 4.155ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay:                  9.714ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.744ns (Levels of Logic = 2)
  Clock Path Skew:      -4.192ns (1.458 - 5.650)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y60.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B1      net (fanout=70)       2.010   dvi.dvi0/sync_c.s3_1
    SLICE_X66Y69.B       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X51Y81.B2      net (fanout=35)       2.142   dvi.dvi0/r.status_cst
    SLICE_X51Y81.CLK     Tas                   0.027   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (0.592ns logic, 4.152ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  7.778ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.584ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y65.D1         net (fanout=48)       1.265   dvi.dvi0/N47
    SLICE_X73Y65.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y12.ADDRAL11   net (fanout=1)        0.755   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.584ns (1.547ns logic, 6.037ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay:                  7.626ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.432ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X72Y64.A1         net (fanout=48)       1.315   dvi.dvi0/N47
    SLICE_X72Y64.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y12.ADDRAL10   net (fanout=1)        0.553   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.432ns (1.547ns logic, 5.885ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay:                  7.614ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.420ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X72Y64.B1         net (fanout=48)       1.310   dvi.dvi0/N47
    SLICE_X72Y64.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y12.ADDRAL9    net (fanout=1)        0.546   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.420ns (1.547ns logic, 5.873ns route)
                                                          (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay:                  7.600ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.406ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X76Y62.A1         net (fanout=8)        1.241   dvi.dvi0/N77
    SLICE_X76Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y12.ADDRAL12   net (fanout=1)        0.567   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.406ns (1.547ns logic, 5.859ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  7.506ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.312ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y65.D1         net (fanout=48)       1.265   dvi.dvi0/N47
    SLICE_X73Y65.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y12.ADDRAL11   net (fanout=1)        0.755   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.312ns (1.544ns logic, 5.768ns route)
                                                          (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay:                  7.463ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.269ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X73Y65.A1         net (fanout=8)        0.883   dvi.dvi0/N77
    SLICE_X73Y65.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.788   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.269ns (1.547ns logic, 5.722ns route)
                                                          (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  7.390ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.196ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X75Y64.C1         net (fanout=8)        0.875   dvi.dvi0/N77
    SLICE_X75Y64.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y12.ADDRAL7    net (fanout=1)        0.723   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.196ns (1.547ns logic, 5.649ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  7.354ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.160ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X72Y64.A1         net (fanout=48)       1.315   dvi.dvi0/N47
    SLICE_X72Y64.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y12.ADDRAL10   net (fanout=1)        0.553   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.160ns (1.544ns logic, 5.616ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  7.342ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.148ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X72Y64.B1         net (fanout=48)       1.310   dvi.dvi0/N47
    SLICE_X72Y64.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y12.ADDRAL9    net (fanout=1)        0.546   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.148ns (1.544ns logic, 5.604ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  7.328ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.134ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X76Y62.A1         net (fanout=8)        1.241   dvi.dvi0/N77
    SLICE_X76Y62.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y12.ADDRAL12   net (fanout=1)        0.567   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.134ns (1.544ns logic, 5.590ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  7.291ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.097ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X72Y64.D1         net (fanout=8)        0.927   dvi.dvi0/N77
    SLICE_X72Y64.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y12.ADDRAL8    net (fanout=1)        0.572   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.097ns (1.547ns logic, 5.550ns route)
                                                          (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay:                  7.244ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.050ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y65.A6         net (fanout=48)       0.698   dvi.dvi0/N47
    SLICE_X73Y65.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.788   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         7.050ns (1.547ns logic, 5.503ns route)
                                                          (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay:                  7.191ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.997ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X73Y65.A1         net (fanout=8)        0.883   dvi.dvi0/N77
    SLICE_X73Y65.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.788   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.997ns (1.544ns logic, 5.453ns route)
                                                          (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  7.176ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.982ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X75Y64.C6         net (fanout=48)       0.695   dvi.dvi0/N47
    SLICE_X75Y64.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y12.ADDRAL7    net (fanout=1)        0.723   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.982ns (1.547ns logic, 5.435ns route)
                                                          (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  7.118ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.924ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X75Y64.C1         net (fanout=8)        0.875   dvi.dvi0/N77
    SLICE_X75Y64.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y12.ADDRAL7    net (fanout=1)        0.723   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.924ns (1.544ns logic, 5.380ns route)
                                                          (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  7.056ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.862ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X72Y64.D6         net (fanout=48)       0.726   dvi.dvi0/N47
    SLICE_X72Y64.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y12.ADDRAL8    net (fanout=1)        0.572   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.862ns (1.547ns logic, 5.315ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay:                  7.048ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_2 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.818ns (Levels of Logic = 5)
  Clock Path Skew:      0.077ns (0.624 - 0.547)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_2 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y67.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_2
    SLICE_X73Y67.A2         net (fanout=2)        0.601   dvi.dvi0/t.read_pointer_out_2
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y65.D1         net (fanout=48)       1.265   dvi.dvi0/N47
    SLICE_X73Y65.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y12.ADDRAL11   net (fanout=1)        0.755   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.818ns (1.547ns logic, 5.271ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  7.048ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.854ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X77Y63.A4         net (fanout=8)        0.692   dvi.dvi0/N77
    SLICE_X77Y63.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y12.ADDRAL6    net (fanout=1)        0.564   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.854ns (1.547ns logic, 5.307ns route)
                                                          (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  7.037ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.801ns (Levels of Logic = 5)
  Clock Path Skew:      0.071ns (0.624 - 0.553)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y67.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y67.A3         net (fanout=2)        0.584   dvi.dvi0/t.read_pointer_out_5
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y65.D1         net (fanout=48)       1.265   dvi.dvi0/N47
    SLICE_X73Y65.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y12.ADDRAL11   net (fanout=1)        0.755   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.801ns (1.547ns logic, 5.254ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  7.019ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.825ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A2         net (fanout=15)       1.260   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y65.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X72Y64.D1         net (fanout=8)        0.927   dvi.dvi0/N77
    SLICE_X72Y64.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y12.ADDRAL8    net (fanout=1)        0.572   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.825ns (1.544ns logic, 5.281ns route)
                                                          (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  6.972ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.778ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y65.A6         net (fanout=48)       0.698   dvi.dvi0/N47
    SLICE_X73Y65.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y12.ADDRAL13   net (fanout=1)        0.788   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.778ns (1.544ns logic, 5.234ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay:                  6.954ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.724ns (Levels of Logic = 5)
  Clock Path Skew:      0.077ns (0.624 - 0.547)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X73Y67.BQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_1
    SLICE_X73Y67.A4         net (fanout=2)        0.507   dvi.dvi0/t.read_pointer_out_1
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y65.D1         net (fanout=48)       1.265   dvi.dvi0/N47
    SLICE_X73Y65.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y12.ADDRAL11   net (fanout=1)        0.755   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.724ns (1.547ns logic, 5.177ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  6.932ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.734ns (Levels of Logic = 5)
  Clock Path Skew:      0.109ns (0.620 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5         net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y66.C3         net (fanout=15)       0.918   dvi.dvi0/v1_lock_mux0002
    SLICE_X75Y66.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(8)
                                                          dvi.dvi0/inc_pointer_mux00041
    SLICE_X74Y66.D1         net (fanout=2)        0.887   dvi.dvi0/inc_pointer_mux0004
    SLICE_X74Y66.D          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/v1_read_pointer_out_mux0003(7)1
    RAMB36_X2Y12.ADDRAU13   net (fanout=1)        0.591   dvi.dvi0/read_pointer_fifo(7)
    RAMB36_X2Y12.CLKARDCLKU Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.734ns (1.547ns logic, 5.187ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  6.904ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      6.710ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.624 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X69Y62.BQ         Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1         net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A          Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4         net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A          Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.B6         net (fanout=3)        0.583   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3         net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X75Y64.C6         net (fanout=48)       0.695   dvi.dvi0/N47
    SLICE_X75Y64.C          Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y12.ADDRAL7    net (fanout=1)        0.723   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y12.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         6.710ns (1.544ns logic, 5.166ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  6.900ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/t.data_out_20 (FF)
  Data Path Delay:      6.609ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (0.527 - 0.511)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/t.data_out_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y62.BQ      Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                       dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A1      net (fanout=20)       1.367   dvi.dvi0/t.fifo_ren
    SLICE_X73Y67.A       Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                       dvi.dvi0/t_sync_not00012_SW0
    SLICE_X72Y66.A4      net (fanout=1)        0.572   N1044
    SLICE_X72Y66.A       Tilo                  0.094   dvi.dvi0/r.write_pointer_clut_7
                                                       dvi.dvi0/t_sync_not00012
    SLICE_X67Y66.A5      net (fanout=3)        0.852   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y66.AMUX    Tilo                  0.374   dvi.dvi0/t.lock
                                                       dvi.dvi0/v1_lock_mux0002_G
                                                       dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A3      net (fanout=15)       1.226   dvi.dvi0/v1_lock_mux0002
    SLICE_X79Y62.A       Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                       dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X73Y62.A1      net (fanout=48)       1.313   dvi.dvi0/N47
    SLICE_X73Y62.CLK     Tas                   0.173   dvi.dvi0/t.data_out_20
                                                       dvi.dvi0/tin_data_out(20)1
                                                       dvi.dvi0/tin_data_out(20)_f7
                                                       dvi.dvi0/t.data_out_20
    -------------------------------------------------  ---------------------------
    Total                                      6.609ns (1.279ns logic, 5.330ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.746ns|            0|            0|            0|  18991718864|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     19.492ns|          N/A|            0|            0|  18991718861|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.940ns|      4.532ns|            0|            0|         7320|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.532ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   19.492|         |    2.257|         |
clk_200_n      |    4.905|         |         |         |
clk_200_p      |    4.905|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.398|         |         |         |
clk_200_n      |    4.918|    3.399|    2.470|         |
clk_200_p      |    4.918|    3.399|    2.470|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.398|         |         |         |
clk_200_n      |    4.918|    3.399|    2.470|         |
clk_200_p      |    4.918|    3.399|    2.470|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18991785882 paths, 0 nets, and 39147 connections

Design statistics:
   Minimum period:  19.492ns{1}   (Maximum frequency:  51.303MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 20:47:56 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 747 MB



