/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az407-216
+ date
Wed Jul 26 18:15:28 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1690395328
+ CACTUS_STARTTIME=1690395328
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Jul 26 2023 (17:48:58)
Run date:          Jul 26 2023 (18:15:29+0000)
Run host:          fv-az407-216.a1ucnunlhxrehavgtqsuyqnora.cx.internal.cloudapp.net (pid=108144)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az407-216
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7098320KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=56f8bf5b-fe61-9a4f-8283-3ec16a5782f4, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1041-azure, OSVersion="#48-Ubuntu SMP Tue Jun 20 20:34:08 UTC 2023", HostName=fv-az407-216, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7098320KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8272CL CPU @ 2.60GHz", CPUStepping=7)
    L3Cache L#0: (P#0, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#0, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136852 sec
      iterations=10000000... time=0.0134816 sec
      iterations=100000000... time=0.134108 sec
      iterations=800000000... time=1.07391 sec
      iterations=800000000... time=1.07887 sec
      result: -322.712 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00300355 sec
      iterations=10000000... time=0.0298505 sec
      iterations=100000000... time=0.298697 sec
      iterations=400000000... time=1.19566 sec
      result: 10.7054 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186613 sec
      iterations=10000000... time=0.0182823 sec
      iterations=100000000... time=0.182902 sec
      iterations=600000000... time=1.09822 sec
      result: 8.74138 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000135302 sec
      iterations=10000... time=0.00135402 sec
      iterations=100000... time=0.0133977 sec
      iterations=1000000... time=0.13485 sec
      iterations=8000000... time=1.0763 sec
      result: 1.34537 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000676811 sec
      iterations=10000... time=0.0060115 sec
      iterations=100000... time=0.0595549 sec
      iterations=1000000... time=0.593901 sec
      iterations=2000000... time=1.19064 sec
      result: 5.95321 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=3.14e-05 sec
      iterations=1000... time=0.000310105 sec
      iterations=10000... time=0.00310145 sec
      iterations=100000... time=0.0310746 sec
      iterations=1000000... time=0.311151 sec
      iterations=4000000... time=1.25523 sec
      result: 78.3154 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.86e-05 sec
      iterations=10... time=0.000175403 sec
      iterations=100... time=0.00166913 sec
      iterations=1000... time=0.0165579 sec
      iterations=10000... time=0.165288 sec
      iterations=70000... time=1.1712 sec
      result: 47.0033 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.3e-06 sec
      iterations=10000... time=2.7101e-05 sec
      iterations=100000... time=0.000267804 sec
      iterations=1000000... time=0.00269534 sec
      iterations=10000000... time=0.0272329 sec
      iterations=100000000... time=0.269107 sec
      iterations=400000000... time=1.07909 sec
      result: 0.337215 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.2101e-05 sec
      iterations=10000... time=0.000150302 sec
      iterations=100000... time=0.00142802 sec
      iterations=1000000... time=0.0142026 sec
      iterations=10000000... time=0.141416 sec
      iterations=80000000... time=1.13379 sec
      result: 1.77155 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2e-06 sec
      iterations=100... time=1.54e-05 sec
      iterations=1000... time=0.000150002 sec
      iterations=10000... time=0.00149772 sec
      iterations=100000... time=0.015052 sec
      iterations=1000000... time=0.150562 sec
      iterations=7000000... time=1.05498 sec
      result: 163.066 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.3901e-05 sec
      iterations=10... time=0.000314005 sec
      iterations=100... time=0.00301295 sec
      iterations=1000... time=0.0277179 sec
      iterations=10000... time=0.194437 sec
      iterations=60000... time=1.05645 sec
      result: 44.6644 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.6801e-05 sec
      iterations=10... time=0.000238303 sec
      iterations=100... time=0.00235494 sec
      iterations=1000... time=0.0234388 sec
      iterations=10000... time=0.233018 sec
      iterations=50000... time=1.16617 sec
      result: 0.0740885 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000198404 sec
      iterations=10... time=0.00181643 sec
      iterations=100... time=0.0181286 sec
      iterations=1000... time=0.180734 sec
      iterations=6000... time=1.09028 sec
      result: 0.278753 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00459727 sec
      iterations=10... time=0.0469474 sec
      iterations=100... time=0.465701 sec
      iterations=200... time=0.933971 sec
      iterations=400... time=1.85218 sec
      result: 0.38259 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00133707 sec
      iterations=10000000... time=0.0134394 sec
      iterations=100000000... time=0.13424 sec
      iterations=800000000... time=1.07531 sec
      iterations=800000000... time=1.07731 sec
      result: -801.19 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0029924 sec
      iterations=10000000... time=0.0298938 sec
      iterations=100000000... time=0.299041 sec
      iterations=400000000... time=1.20495 sec
      result: 10.6229 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185093 sec
      iterations=10000000... time=0.0183362 sec
      iterations=100000000... time=0.183165 sec
      iterations=600000000... time=1.0993 sec
      result: 8.73281 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000135603 sec
      iterations=10000... time=0.00133837 sec
      iterations=100000... time=0.0134048 sec
      iterations=1000000... time=0.134227 sec
      iterations=8000000... time=1.07787 sec
      result: 1.34734 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000761812 sec
      iterations=10000... time=0.00717757 sec
      iterations=100000... time=0.0713851 sec
      iterations=1000000... time=0.717639 sec
      iterations=2000000... time=1.43626 sec
      result: 7.18131 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=3.1201e-05 sec
      iterations=1000... time=0.000310155 sec
      iterations=10000... time=0.00312135 sec
      iterations=100000... time=0.031127 sec
      iterations=1000000... time=0.311509 sec
      iterations=4000000... time=1.24738 sec
      result: 78.8082 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.6e-05 sec
      iterations=10... time=0.000174903 sec
      iterations=100... time=0.00170578 sec
      iterations=1000... time=0.0168568 sec
      iterations=10000... time=0.168794 sec
      iterations=70000... time=1.1828 sec
      result: 46.5424 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.35e-06 sec
      iterations=10000... time=2.715e-05 sec
      iterations=100000... time=0.000282205 sec
      iterations=1000000... time=0.00269449 sec
      iterations=10000000... time=0.0270578 sec
      iterations=100000000... time=0.268831 sec
      iterations=400000000... time=1.07574 sec
      result: 0.33617 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.2001e-05 sec
      iterations=10000... time=0.000151952 sec
      iterations=100000... time=0.00142462 sec
      iterations=1000000... time=0.0142203 sec
      iterations=10000000... time=0.14196 sec
      iterations=80000000... time=1.1419 sec
      result: 1.78422 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=1.85e-06 sec
      iterations=100... time=1.5551e-05 sec
      iterations=1000... time=0.000152853 sec
      iterations=10000... time=0.00154648 sec
      iterations=100000... time=0.015304 sec
      iterations=1000000... time=0.153504 sec
      iterations=7000000... time=1.07394 sec
      result: 160.187 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.265e-05 sec
      iterations=10... time=0.000306655 sec
      iterations=100... time=0.00300565 sec
      iterations=1000... time=0.0267555 sec
      iterations=10000... time=0.193318 sec
      iterations=60000... time=0.904369 sec
      iterations=120000... time=1.85235 sec
      result: 50.9471 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.75e-06 sec
      iterations=10... time=8.6902e-05 sec
      iterations=100... time=0.000913965 sec
      iterations=1000... time=0.00884879 sec
      iterations=10000... time=0.0889021 sec
      iterations=100000... time=0.900066 sec
      iterations=200000... time=1.79189 sec
      result: 0.0813668 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.000130152 sec
      iterations=10... time=0.00110877 sec
      iterations=100... time=0.0110226 sec
      iterations=1000... time=0.109974 sec
      iterations=10000... time=1.09218 sec
      result: 0.223306 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 900 nsec
    MPI bandwidth: 4.42402 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Jul 26 18:16:14 UTC 2023
+ echo Done.
Done.
  Elapsed time: 46.3 s
