<stg><name>set_out_buffer_to_0</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="4">
<condition id="30">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="2">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="27" op_3_bw="27" op_4_bw="27" op_5_bw="27" op_6_bw="27" op_7_bw="27" op_8_bw="27" op_9_bw="27" op_10_bw="27" op_11_bw="27" op_12_bw="27" op_13_bw="27" op_14_bw="27" op_15_bw="27" op_16_bw="27" op_17_bw="27" op_18_bw="27" op_19_bw="27" op_20_bw="27" op_21_bw="27" op_22_bw="27" op_23_bw="27" op_24_bw="27" op_25_bw="27" op_26_bw="27" op_27_bw="27" op_28_bw="27" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* @partial_outputfm_0, [999 x i27]* @partial_outputfm_1, [999 x i27]* @partial_outputfm_2, [999 x i27]* @partial_outputfm_3, [999 x i27]* @partial_outputfm_4, [999 x i27]* @partial_outputfm_5, [999 x i27]* @partial_outputfm_6, [999 x i27]* @partial_outputfm_7, [999 x i27]* @partial_outputfm_8, [999 x i27]* @partial_outputfm_9, [999 x i27]* @partial_outputfm_10, [999 x i27]* @partial_outputfm_11, [999 x i27]* @partial_outputfm_12, [999 x i27]* @partial_outputfm_13, [999 x i27]* @partial_outputfm_14, [999 x i27]* @partial_outputfm_15, [999 x i27]* @partial_outputfm_16, [999 x i27]* @partial_outputfm_17, [999 x i27]* @partial_outputfm_18, [999 x i27]* @partial_outputfm_19, [999 x i27]* @partial_outputfm_20, [999 x i27]* @partial_outputfm_21, [999 x i27]* @partial_outputfm_22, [999 x i27]* @partial_outputfm_23, [999 x i27]* @partial_outputfm_24, [999 x i27]* @partial_outputfm_25, [999 x i27]* @partial_outputfm_26, [999 x i27]* @partial_outputfm_27, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %r = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:2  %c = phi i5 [ 0, %0 ], [ %c_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i10 %indvar_flatten, -25

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:0  %r_1 = add i6 %r, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:2  %exitcond = icmp eq i5 %c, -5

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:3  %c_mid2 = select i1 %exitcond, i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="c_mid2"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.preheader:4  %tmp_mid2_v = select i1 %exitcond, i6 %r_1, i6 %r

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:69  %c_1 = add i5 %c_mid2, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %tmp_mid2_cast = zext i6 %tmp_mid2_v to i11

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:6  %tmp = mul i11 %tmp_mid2_cast, 27

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:7  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader:9  %tmp_cast = zext i5 %c_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:10  %tmp_2 = add i11 %tmp, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader:11  %tmp_2_cast = sext i11 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %partial_outputfm_0_a = getelementptr [999 x i27]* @partial_outputfm_0, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_0_a"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %partial_outputfm_1_a = getelementptr [999 x i27]* @partial_outputfm_1, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_1_a"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %partial_outputfm_10_s = getelementptr [999 x i27]* @partial_outputfm_10, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_10_s"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %partial_outputfm_11_s = getelementptr [999 x i27]* @partial_outputfm_11, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_11_s"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %partial_outputfm_12_s = getelementptr [999 x i27]* @partial_outputfm_12, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_12_s"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %partial_outputfm_13_s = getelementptr [999 x i27]* @partial_outputfm_13, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_13_s"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %partial_outputfm_14_s = getelementptr [999 x i27]* @partial_outputfm_14, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_14_s"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %partial_outputfm_15_s = getelementptr [999 x i27]* @partial_outputfm_15, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_15_s"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %partial_outputfm_16_s = getelementptr [999 x i27]* @partial_outputfm_16, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_16_s"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:21  %partial_outputfm_17_s = getelementptr [999 x i27]* @partial_outputfm_17, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_17_s"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %partial_outputfm_18_s = getelementptr [999 x i27]* @partial_outputfm_18, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_18_s"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %partial_outputfm_19_s = getelementptr [999 x i27]* @partial_outputfm_19, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_19_s"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %partial_outputfm_2_a = getelementptr [999 x i27]* @partial_outputfm_2, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_2_a"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %partial_outputfm_20_s = getelementptr [999 x i27]* @partial_outputfm_20, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_20_s"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %partial_outputfm_21_s = getelementptr [999 x i27]* @partial_outputfm_21, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_21_s"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %partial_outputfm_22_s = getelementptr [999 x i27]* @partial_outputfm_22, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_22_s"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %partial_outputfm_23_s = getelementptr [999 x i27]* @partial_outputfm_23, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_23_s"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:29  %partial_outputfm_24_s = getelementptr [999 x i27]* @partial_outputfm_24, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_24_s"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %partial_outputfm_25_s = getelementptr [999 x i27]* @partial_outputfm_25, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_25_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %partial_outputfm_26_s = getelementptr [999 x i27]* @partial_outputfm_26, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_26_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %partial_outputfm_27_s = getelementptr [999 x i27]* @partial_outputfm_27, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_27_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:33  %partial_outputfm_3_a = getelementptr [999 x i27]* @partial_outputfm_3, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_3_a"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %partial_outputfm_4_a = getelementptr [999 x i27]* @partial_outputfm_4, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_4_a"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %partial_outputfm_5_a = getelementptr [999 x i27]* @partial_outputfm_5, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_5_a"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %partial_outputfm_6_a = getelementptr [999 x i27]* @partial_outputfm_6, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_6_a"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %partial_outputfm_7_a = getelementptr [999 x i27]* @partial_outputfm_7, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_7_a"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %partial_outputfm_8_a = getelementptr [999 x i27]* @partial_outputfm_8, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_8_a"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %partial_outputfm_9_a = getelementptr [999 x i27]* @partial_outputfm_9, i64 0, i64 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="partial_outputfm_9_a"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:40  store i27 0, i27* %partial_outputfm_0_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:41  store i27 0, i27* %partial_outputfm_1_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:42  store i27 0, i27* %partial_outputfm_2_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:43  store i27 0, i27* %partial_outputfm_3_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:44  store i27 0, i27* %partial_outputfm_4_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:45  store i27 0, i27* %partial_outputfm_5_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:46  store i27 0, i27* %partial_outputfm_6_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:47  store i27 0, i27* %partial_outputfm_7_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:48  store i27 0, i27* %partial_outputfm_8_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:49  store i27 0, i27* %partial_outputfm_9_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:50  store i27 0, i27* %partial_outputfm_10_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:51  store i27 0, i27* %partial_outputfm_11_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:52  store i27 0, i27* %partial_outputfm_12_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:53  store i27 0, i27* %partial_outputfm_13_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:54  store i27 0, i27* %partial_outputfm_14_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:55  store i27 0, i27* %partial_outputfm_15_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:56  store i27 0, i27* %partial_outputfm_16_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:57  store i27 0, i27* %partial_outputfm_17_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:58  store i27 0, i27* %partial_outputfm_18_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:59  store i27 0, i27* %partial_outputfm_19_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:60  store i27 0, i27* %partial_outputfm_20_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:61  store i27 0, i27* %partial_outputfm_21_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:62  store i27 0, i27* %partial_outputfm_22_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:63  store i27 0, i27* %partial_outputfm_23_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:64  store i27 0, i27* %partial_outputfm_24_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:65  store i27 0, i27* %partial_outputfm_25_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:66  store i27 0, i27* %partial_outputfm_26_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="27" op_1_bw="10">
<![CDATA[
.preheader.preheader:67  store i27 0, i27* %partial_outputfm_27_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:68  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:70  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
