Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: hw2p7BNMdetect1001.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hw2p7BNMdetect1001.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hw2p7BNMdetect1001"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : hw2p7BNMdetect1001
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "hw2p7BNMdetect1001.v" in library work
Module <hw2p7BNMdetect1001> compiled
No errors in compilation
Analysis of file <"hw2p7BNMdetect1001.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <hw2p7BNMdetect1001> in library <work> with parameters.
	S0 = "000"
	S1 = "001"
	S10 = "010"
	S100 = "011"
	S1001 = "100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <hw2p7BNMdetect1001>.
	S0 = 3'b000
	S1 = 3'b001
	S10 = 3'b010
	S100 = 3'b011
	S1001 = 3'b100
Module <hw2p7BNMdetect1001> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <hw2p7BNMdetect1001>.
    Related source file is "hw2p7BNMdetect1001.v".
WARNING:Xst:737 - Found 3-bit latch for signal <nextState>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit register for signal <currState>.
    Found 3-bit 5-to-1 multiplexer for signal <nextState$mux0001>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <hw2p7BNMdetect1001> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 3-bit register                                        : 1
# Latches                                              : 1
 3-bit latch                                           : 1
# Multiplexers                                         : 1
 3-bit 5-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3
# Latches                                              : 1
 3-bit latch                                           : 1
# Multiplexers                                         : 1
 3-bit 5-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hw2p7BNMdetect1001> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hw2p7BNMdetect1001, actual ratio is 0.
FlipFlop currState_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop currState_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop currState_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch nextState_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch nextState_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch nextState_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hw2p7BNMdetect1001.ngr
Top Level Output File Name         : hw2p7BNMdetect1001
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 6
#      INV                         : 1
#      LUT3                        : 2
#      LUT4                        : 3
# FlipFlops/Latches                : 12
#      FDC                         : 6
#      LD                          : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 2
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                        3  out of   4656     0%  
 Number of Slice Flip Flops:              6  out of   9312     0%  
 Number of 4 input LUTs:                  6  out of   9312     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
CLK                                  | BUFGP                  | 6     |
nextState_or0000(nextState_or00001:O)| NONE(*)(nextState_0)   | 6     |
-------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset_inv(Reset_inv1_INV_0:O)      | NONE(currState_0)      | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 2.936ns
   Maximum output required time after clock: 5.795ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nextState_or0000'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.936ns (Levels of Logic = 2)
  Source:            InputBit (PAD)
  Destination:       nextState_1 (LATCH)
  Destination Clock: nextState_or0000 falling

  Data Path: InputBit to nextState_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  InputBit_IBUF (InputBit_IBUF)
     LUT4:I0->O            2   0.704   0.000  Mmux_nextState_mux000151 (nextState_mux0001<2>)
     LD:D                      0.308          nextState_2
    ----------------------------------------
    Total                      2.936ns (2.230ns logic, 0.706ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              5.795ns (Levels of Logic = 2)
  Source:            currState_0 (FF)
  Destination:       Detected1001 (PAD)
  Source Clock:      CLK rising

  Data Path: currState_0 to Detected1001
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.808  currState_0 (currState_0)
     LUT3:I0->O            1   0.704   0.420  Detected1001_cmp_eq00001 (Detected1001_OBUF)
     OBUF:I->O                 3.272          Detected1001_OBUF (Detected1001)
    ----------------------------------------
    Total                      5.795ns (4.567ns logic, 1.228ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nextState_or0000'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            nextState_2_1 (LATCH)
  Destination:       nextState<2> (PAD)
  Source Clock:      nextState_or0000 falling

  Data Path: nextState_2_1 to nextState<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  nextState_2_1 (nextState_2_1)
     OBUF:I->O                 3.272          nextState_2_OBUF (nextState<2>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.39 secs
 
--> 

Total memory usage is 4498552 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

