# RISCV-using-Verilog
This repository contains the main assignment for the Hardware I course at the Aristotle University of Thessaloniki (AUTH) during the 2024-2025 academic year.
