
Loading design for application trce from file digital_clock_impl1.ncd.
Design name: electricalClock
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 17 21:15:50 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o digital_clock_impl1.twr -gui digital_clock_impl1.ncd digital_clock_impl1.prf 
Design file:     digital_clock_impl1.ncd
Preference file: digital_clock_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 69.971ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/mLRec1_1587__i3  (to clk_c +)

   Delay:              13.196ns  (29.7% logic, 70.3% route), 8 logic levels.

 Constraint Details:

     13.196ns physical path delay re/SLICE_102 to tm/SLICE_134 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 69.971ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     1.974     R14C20D.F1 to     R15C21B.A0 tm/n257
CTOF_DEL    ---     0.495     R15C21B.A0 to     R15C21B.F0 tm/SLICE_198
ROUTE         3     0.981     R15C21B.F0 to     R14C21A.A0 tm/n2989
CTOF_DEL    ---     0.495     R14C21A.A0 to     R14C21A.F0 tm/SLICE_210
ROUTE         1     0.656     R14C21A.F0 to     R14C21A.A1 tm/n7617
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 tm/SLICE_210
ROUTE         8     1.047     R14C21A.F1 to     R13C21A.A0 tm/n1022
CTOF_DEL    ---     0.495     R13C21A.A0 to     R13C21A.F0 tm/SLICE_201
ROUTE         2     0.641     R13C21A.F0 to     R13C21A.D1 tm/n5667
CTOF_DEL    ---     0.495     R13C21A.D1 to     R13C21A.F1 tm/SLICE_201
ROUTE         1     1.004     R13C21A.F1 to     R13C21D.B0 tm/n6_adj_379
CTOF_DEL    ---     0.495     R13C21D.B0 to     R13C21D.F0 tm/SLICE_134
ROUTE         1     0.000     R13C21D.F0 to    R13C21D.DI0 tm/n6119 (to clk_c)
                  --------
                   13.196   (29.7% logic, 70.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R13C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/sHRec1_1590__i1  (to clk_c +)

   Delay:              12.977ns  (30.2% logic, 69.8% route), 8 logic levels.

 Constraint Details:

     12.977ns physical path delay re/SLICE_102 to tm/SLICE_151 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 70.190ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     2.060     R14C20D.F1 to     R15C22C.D1 tm/n257
CTOF_DEL    ---     0.495     R15C22C.D1 to     R15C22C.F1 tm/SLICE_206
ROUTE         3     1.021     R15C22C.F1 to     R15C22A.B0 tm/n3008
CTOF_DEL    ---     0.495     R15C22A.B0 to     R15C22A.F0 tm/SLICE_280
ROUTE         1     0.766     R15C22A.F0 to     R13C22A.C1 tm/n6_adj_383
CTOF_DEL    ---     0.495     R13C22A.C1 to     R13C22A.F1 tm/SLICE_204
ROUTE         2     0.445     R13C22A.F1 to     R13C22B.C0 tm/n6943
CTOF_DEL    ---     0.495     R13C22B.C0 to     R13C22B.F0 tm/SLICE_215
ROUTE         5     0.788     R13C22B.F0 to     R13C23C.C0 tm/n992
CTOF_DEL    ---     0.495     R13C23C.C0 to     R13C23C.F0 tm/SLICE_292
ROUTE         1     1.004     R13C23C.F0 to     R13C23A.B1 tm/n5651
CTOF_DEL    ---     0.495     R13C23A.B1 to     R13C23A.F1 tm/SLICE_151
ROUTE         1     0.000     R13C23A.F1 to    R13C23A.DI1 tm/n6126 (to clk_c)
                  --------
                   12.977   (30.2% logic, 69.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_151:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R13C23A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/mLRec1_1587__i3  (to clk_c +)

   Delay:              12.780ns  (30.6% logic, 69.4% route), 8 logic levels.

 Constraint Details:

     12.780ns physical path delay re/SLICE_102 to tm/SLICE_134 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 70.387ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     1.974     R14C20D.F1 to     R15C21B.A0 tm/n257
CTOF_DEL    ---     0.495     R15C21B.A0 to     R15C21B.F0 tm/SLICE_198
ROUTE         3     0.981     R15C21B.F0 to     R14C21A.A0 tm/n2989
CTOF_DEL    ---     0.495     R14C21A.A0 to     R14C21A.F0 tm/SLICE_210
ROUTE         1     0.656     R14C21A.F0 to     R14C21A.A1 tm/n7617
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 tm/SLICE_210
ROUTE         8     0.827     R14C21A.F1 to     R13C21B.C1 tm/n1022
CTOF_DEL    ---     0.495     R13C21B.C1 to     R13C21B.F1 tm/SLICE_213
ROUTE         2     0.445     R13C21B.F1 to     R13C21A.C1 tm/n4_adj_394
CTOF_DEL    ---     0.495     R13C21A.C1 to     R13C21A.F1 tm/SLICE_201
ROUTE         1     1.004     R13C21A.F1 to     R13C21D.B0 tm/n6_adj_379
CTOF_DEL    ---     0.495     R13C21D.B0 to     R13C21D.F0 tm/SLICE_134
ROUTE         1     0.000     R13C21D.F0 to    R13C21D.DI0 tm/n6119 (to clk_c)
                  --------
                   12.780   (30.6% logic, 69.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R13C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/mHRec1_1586__i2  (to clk_c +)

   Delay:              12.651ns  (31.0% logic, 69.0% route), 8 logic levels.

 Constraint Details:

     12.651ns physical path delay re/SLICE_102 to tm/SLICE_130 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 70.516ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     1.974     R14C20D.F1 to     R15C21B.A0 tm/n257
CTOF_DEL    ---     0.495     R15C21B.A0 to     R15C21B.F0 tm/SLICE_198
ROUTE         3     1.018     R15C21B.F0 to     R15C20A.B0 tm/n2989
CTOF_DEL    ---     0.495     R15C20A.B0 to     R15C20A.F0 tm/SLICE_209
ROUTE         1     0.645     R15C20A.F0 to     R16C20D.D1 tm/n6
CTOF_DEL    ---     0.495     R16C20D.D1 to     R16C20D.F1 tm/SLICE_197
ROUTE         2     0.702     R16C20D.F1 to     R16C21B.B0 tm/n6937
CTOF_DEL    ---     0.495     R16C21B.B0 to     R16C21B.F0 tm/SLICE_220
ROUTE         5     0.726     R16C21B.F0 to     R16C21A.B1 tm/n1006
CTOF_DEL    ---     0.495     R16C21A.B1 to     R16C21A.F1 tm/SLICE_130
ROUTE         1     0.693     R16C21A.F1 to     R16C21A.B0 tm/n5674
CTOF_DEL    ---     0.495     R16C21A.B0 to     R16C21A.F0 tm/SLICE_130
ROUTE         1     0.000     R16C21A.F0 to    R16C21A.DI0 tm/n6125 (to clk_c)
                  --------
                   12.651   (31.0% logic, 69.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R16C21A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 70.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/sHRec1_1590__i2  (to clk_c +)

   Delay:              12.331ns  (31.8% logic, 68.2% route), 8 logic levels.

 Constraint Details:

     12.331ns physical path delay re/SLICE_102 to tm/SLICE_152 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 70.836ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     2.060     R14C20D.F1 to     R15C22C.D1 tm/n257
CTOF_DEL    ---     0.495     R15C22C.D1 to     R15C22C.F1 tm/SLICE_206
ROUTE         3     1.021     R15C22C.F1 to     R15C22A.B0 tm/n3008
CTOF_DEL    ---     0.495     R15C22A.B0 to     R15C22A.F0 tm/SLICE_280
ROUTE         1     0.766     R15C22A.F0 to     R13C22A.C1 tm/n6_adj_383
CTOF_DEL    ---     0.495     R13C22A.C1 to     R13C22A.F1 tm/SLICE_204
ROUTE         2     0.445     R13C22A.F1 to     R13C22B.C0 tm/n6943
CTOF_DEL    ---     0.495     R13C22B.C0 to     R13C22B.F0 tm/SLICE_215
ROUTE         5     0.710     R13C22B.F0 to     R13C22C.B1 tm/n992
CTOF_DEL    ---     0.495     R13C22C.B1 to     R13C22C.F1 tm/SLICE_152
ROUTE         1     0.436     R13C22C.F1 to     R13C22C.C0 tm/n5649
CTOF_DEL    ---     0.495     R13C22C.C0 to     R13C22C.F0 tm/SLICE_152
ROUTE         1     0.000     R13C22C.F0 to    R13C22C.DI0 tm/n6121 (to clk_c)
                  --------
                   12.331   (31.8% logic, 68.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R13C22C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 71.092ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/mLRec1_1587__i2  (to clk_c +)

   Delay:              12.075ns  (28.3% logic, 71.7% route), 7 logic levels.

 Constraint Details:

     12.075ns physical path delay re/SLICE_102 to tm/SLICE_132 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 71.092ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     1.974     R14C20D.F1 to     R15C21B.A0 tm/n257
CTOF_DEL    ---     0.495     R15C21B.A0 to     R15C21B.F0 tm/SLICE_198
ROUTE         3     0.981     R15C21B.F0 to     R14C21A.A0 tm/n2989
CTOF_DEL    ---     0.495     R14C21A.A0 to     R14C21A.F0 tm/SLICE_210
ROUTE         1     0.656     R14C21A.F0 to     R14C21A.A1 tm/n7617
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 tm/SLICE_210
ROUTE         8     1.047     R14C21A.F1 to     R13C21A.A0 tm/n1022
CTOF_DEL    ---     0.495     R13C21A.A0 to     R13C21A.F0 tm/SLICE_201
ROUTE         2     1.019     R13C21A.F0 to     R13C21C.B1 tm/n5667
CTOF_DEL    ---     0.495     R13C21C.B1 to     R13C21C.F1 tm/SLICE_132
ROUTE         1     0.000     R13C21C.F1 to    R13C21C.DI1 tm/n6120 (to clk_c)
                  --------
                   12.075   (28.3% logic, 71.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R13C21C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 71.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/mLRec1_1587__i3  (to clk_c +)

   Delay:              12.060ns  (28.4% logic, 71.6% route), 7 logic levels.

 Constraint Details:

     12.060ns physical path delay re/SLICE_102 to tm/SLICE_134 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 71.107ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     1.974     R14C20D.F1 to     R15C21B.A0 tm/n257
CTOF_DEL    ---     0.495     R15C21B.A0 to     R15C21B.F0 tm/SLICE_198
ROUTE         3     0.981     R15C21B.F0 to     R14C21A.A0 tm/n2989
CTOF_DEL    ---     0.495     R14C21A.A0 to     R14C21A.F0 tm/SLICE_210
ROUTE         1     0.656     R14C21A.F0 to     R14C21A.A1 tm/n7617
CTOF_DEL    ---     0.495     R14C21A.A1 to     R14C21A.F1 tm/SLICE_210
ROUTE         8     1.047     R14C21A.F1 to     R13C21A.A1 tm/n1022
CTOF_DEL    ---     0.495     R13C21A.A1 to     R13C21A.F1 tm/SLICE_201
ROUTE         1     1.004     R13C21A.F1 to     R13C21D.B0 tm/n6_adj_379
CTOF_DEL    ---     0.495     R13C21D.B0 to     R13C21D.F0 tm/SLICE_134
ROUTE         1     0.000     R13C21D.F0 to    R13C21D.DI0 tm/n6119 (to clk_c)
                  --------
                   12.060   (28.4% logic, 71.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R13C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 71.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/sLRec1_1584__i3  (to clk_c +)

   Delay:              12.029ns  (30.3% logic, 69.7% route), 7 logic levels.

 Constraint Details:

     12.029ns physical path delay re/SLICE_102 to tm/SLICE_156 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 71.138ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     3.410     R12C17A.Q1 to     R16C22C.C1 act_of_re_31
CTOF_DEL    ---     0.495     R16C22C.C1 to     R16C22C.F1 tm/SLICE_227
ROUTE        10     1.783     R16C22C.F1 to     R14C22A.A1 tm/n7636
CTOF_DEL    ---     0.495     R14C22A.A1 to     R14C22A.F1 tm/SLICE_228
ROUTE         4     1.021     R14C22A.F1 to     R14C22D.B1 tm/n7610
CTOOFX_DEL  ---     0.721     R14C22D.B1 to   R14C22D.OFX0 tm/i6525/SLICE_178
ROUTE         8     0.839   R14C22D.OFX0 to     R14C23A.C1 tm/n1039
CTOF_DEL    ---     0.495     R14C23A.C1 to     R14C23A.F1 tm/SLICE_294
ROUTE         2     0.635     R14C23A.F1 to     R14C23D.D1 tm/n5637
CTOF_DEL    ---     0.495     R14C23D.D1 to     R14C23D.F1 tm/SLICE_205
ROUTE         1     0.693     R14C23D.F1 to     R14C23C.B0 tm/n6_adj_386
CTOF_DEL    ---     0.495     R14C23C.B0 to     R14C23C.F0 tm/SLICE_156
ROUTE         1     0.000     R14C23C.F0 to    R14C23C.DI0 tm/n6118 (to clk_c)
                  --------
                   12.029   (30.3% logic, 69.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R14C23C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 71.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/sHRec1_1590__i2  (to clk_c +)

   Delay:              11.951ns  (28.6% logic, 71.4% route), 7 logic levels.

 Constraint Details:

     11.951ns physical path delay re/SLICE_102 to tm/SLICE_152 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 71.216ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     2.060     R14C20D.F1 to     R15C22C.D1 tm/n257
CTOF_DEL    ---     0.495     R15C22C.D1 to     R15C22C.F1 tm/SLICE_206
ROUTE         3     1.021     R15C22C.F1 to     R15C22A.B0 tm/n3008
CTOF_DEL    ---     0.495     R15C22A.B0 to     R15C22A.F0 tm/SLICE_280
ROUTE         1     0.766     R15C22A.F0 to     R13C22A.C1 tm/n6_adj_383
CTOF_DEL    ---     0.495     R13C22A.C1 to     R13C22A.F1 tm/SLICE_204
ROUTE         2     0.702     R13C22A.F1 to     R13C22A.B0 tm/n6943
CTOF_DEL    ---     0.495     R13C22A.B0 to     R13C22A.F0 tm/SLICE_204
ROUTE         1     1.004     R13C22A.F0 to     R13C22C.B0 tm/n6945
CTOF_DEL    ---     0.495     R13C22C.B0 to     R13C22C.F0 tm/SLICE_152
ROUTE         1     0.000     R13C22C.F0 to    R13C22C.DI0 tm/n6121 (to clk_c)
                  --------
                   11.951   (28.6% logic, 71.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R13C22C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 71.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              re/act_cache__i2  (from clk_c +)
   Destination:    FF         Data in        tm/mHRec1_1586__i1  (to clk_c +)

   Delay:              11.895ns  (32.9% logic, 67.1% route), 8 logic levels.

 Constraint Details:

     11.895ns physical path delay re/SLICE_102 to tm/SLICE_129 meets
     83.333ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 83.167ns) by 71.272ns

 Physical Path Details:

      Data path re/SLICE_102 to tm/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q1 re/SLICE_102 (from clk_c)
ROUTE         5     2.976     R12C17A.Q1 to     R14C20D.C1 act_of_re_31
CTOF_DEL    ---     0.495     R14C20D.C1 to     R14C20D.F1 tm/SLICE_226
ROUTE        11     1.974     R14C20D.F1 to     R15C21B.A0 tm/n257
CTOF_DEL    ---     0.495     R15C21B.A0 to     R15C21B.F0 tm/SLICE_198
ROUTE         3     1.018     R15C21B.F0 to     R15C20A.B0 tm/n2989
CTOF_DEL    ---     0.495     R15C20A.B0 to     R15C20A.F0 tm/SLICE_209
ROUTE         1     0.645     R15C20A.F0 to     R16C20D.D1 tm/n6
CTOF_DEL    ---     0.495     R16C20D.D1 to     R16C20D.F1 tm/SLICE_197
ROUTE         2     0.702     R16C20D.F1 to     R16C21B.B0 tm/n6937
CTOF_DEL    ---     0.495     R16C21B.B0 to     R16C21B.F0 tm/SLICE_220
ROUTE         5     0.348     R16C21B.F0 to     R16C21C.D0 tm/n1006
CTOF_DEL    ---     0.495     R16C21C.D0 to     R16C21C.F0 tm/SLICE_214
ROUTE         1     0.315     R16C21C.F0 to     R16C21D.D1 tm/n5676
CTOF_DEL    ---     0.495     R16C21D.D1 to     R16C21D.F1 tm/SLICE_129
ROUTE         1     0.000     R16C21D.F1 to    R16C21D.DI1 tm/n6127 (to clk_c)
                  --------
                   11.895   (32.9% logic, 67.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to re/SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R12C17A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to tm/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     3.044       C1.PADDI to    R16C21D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

Report:   74.839MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |   12.000 MHz|   74.839 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 174
   Covered under: FREQUENCY 12.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9389 paths, 1 nets, and 2200 connections (98.48% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue Nov 17 21:15:50 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o digital_clock_impl1.twr -gui digital_clock_impl1.ncd digital_clock_impl1.prf 
Design file:     digital_clock_impl1.ncd
Preference file: digital_clock_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              upkey/keystore_i0_i0  (from clk_c +)
   Destination:    FF         Data in        upkey/keystore_i0_i1  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_175 to SLICE_175 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_175 to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C19D.CLK to     R17C19D.Q0 SLICE_175 (from clk_c)
ROUTE         2     0.154     R17C19D.Q0 to     R17C19D.M1 upkey/keystore_0 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R17C19D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_175:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R17C19D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dt/shift_cnt_FSM__i8  (from clk_c +)
   Destination:    FF         Data in        dt/shift_cnt_FSM__i9  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_252 to SLICE_250 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_252 to SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C16A.CLK to     R13C16A.Q1 SLICE_252 (from clk_c)
ROUTE         5     0.154     R13C16A.Q1 to     R13C16D.M0 dt/n377 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R13C16A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R13C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dt/shift_cnt_FSM__i11  (from clk_c +)
   Destination:    FF         Data in        dt/shift_cnt_FSM__i12  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_257 to SLICE_257 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_257 to SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q0 SLICE_257 (from clk_c)
ROUTE         5     0.154     R15C17C.Q0 to     R15C17C.M1 dt/n374 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dt/shift_cnt_FSM__i12  (from clk_c +)
   Destination:    FF         Data in        dt/shift_cnt_FSM__i13  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_257 to SLICE_301 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_257 to SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17C.CLK to     R15C17C.Q1 SLICE_257 (from clk_c)
ROUTE         5     0.154     R15C17C.Q1 to     R15C17B.M0 dt/n373 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dt/shift_cnt_FSM__i10  (from clk_c +)
   Destination:    FF         Data in        dt/shift_cnt_FSM__i11  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_258 to SLICE_257 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_258 to SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17A.CLK to     R15C17A.Q1 SLICE_258 (from clk_c)
ROUTE         5     0.154     R15C17A.Q1 to     R15C17C.M0 dt/n375 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C17A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_257:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dt/shift_cnt_FSM__i13  (from clk_c +)
   Destination:    FF         Data in        dt/shift_cnt_FSM__i14  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_301 to SLICE_301 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_301 to SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C17B.CLK to     R15C17B.Q0 SLICE_301 (from clk_c)
ROUTE         6     0.154     R15C17B.Q0 to     R15C17B.M1 dt/n372 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dt/shift_cnt_FSM__i5  (from clk_c +)
   Destination:    FF         Data in        dt/shift_cnt_FSM__i6  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_304 to SLICE_304 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_304 to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C16D.CLK to     R15C16D.Q0 SLICE_304 (from clk_c)
ROUTE         6     0.154     R15C16D.Q0 to     R15C16D.M1 dt/n380 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              modekey/keystore_i0_i1  (from clk_c +)
   Destination:    FF         Data in        modekey/keystore_i0_i2  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay modekey/SLICE_139 to SLICE_251 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path modekey/SLICE_139 to SLICE_251:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C15C.CLK to     R15C15C.Q1 modekey/SLICE_139 (from clk_c)
ROUTE         2     0.154     R15C15C.Q1 to     R15C15A.M0 modekey/keystore_1 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to modekey/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C15C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R15C15A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              downkey/keystore_i0_i0  (from clk_c +)
   Destination:    FF         Data in        downkey/keystore_i0_i1  (to clk_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay downkey/SLICE_110 to downkey/SLICE_110 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path downkey/SLICE_110 to downkey/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q0 downkey/SLICE_110 (from clk_c)
ROUTE         2     0.154     R16C19C.Q0 to     R16C19C.M1 downkey/keystore_0 (to clk_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to downkey/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R16C19C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to downkey/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R16C19C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              dt/shift_cnt_FSM__i7  (from clk_c +)
   Destination:    FF         Data in        dt/shift_cnt_FSM__i8  (to clk_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_252 to SLICE_252 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_252 to SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C16A.CLK to     R13C16A.Q0 SLICE_252 (from clk_c)
ROUTE        14     0.155     R13C16A.Q0 to     R13C16A.M1 dt/n378 (to clk_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R13C16A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_252:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       174     1.116       C1.PADDI to    R13C16A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY 12.000000 MHz ;               |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 174
   Covered under: FREQUENCY 12.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9389 paths, 1 nets, and 2200 connections (98.48% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

