Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 28 12:42:05 2024
| Host         : LAPTOP-8LR4E0L3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebounceC/clock_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 1126 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2900 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.958        0.000                      0                  293        0.254        0.000                      0                  293        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.958        0.000                      0                  293        0.254        0.000                      0                  293        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.076ns (23.503%)  route 3.502ns (76.497%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.893     9.651    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.434    14.775    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[16]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    14.609    clock_6p25MHZ/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.076ns (23.503%)  route 3.502ns (76.497%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.893     9.651    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.434    14.775    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[17]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    14.609    clock_6p25MHZ/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.076ns (23.503%)  route 3.502ns (76.497%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.893     9.651    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.434    14.775    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[18]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    14.609    clock_6p25MHZ/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.076ns (23.503%)  route 3.502ns (76.497%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.893     9.651    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.434    14.775    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
                         clock pessimism              0.298    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X32Y58         FDRE (Setup_fdre_C_R)       -0.429    14.609    clock_6p25MHZ/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.076ns (23.916%)  route 3.423ns (76.084%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.814     9.572    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y60         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.774    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y60         FDRE (Setup_fdre_C_R)       -0.429    14.583    clock_6p25MHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.076ns (23.916%)  route 3.423ns (76.084%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.814     9.572    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y60         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.774    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y60         FDRE (Setup_fdre_C_R)       -0.429    14.583    clock_6p25MHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.076ns (23.916%)  route 3.423ns (76.084%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.814     9.572    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y60         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.774    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y60         FDRE (Setup_fdre_C_R)       -0.429    14.583    clock_6p25MHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.076ns (23.916%)  route 3.423ns (76.084%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.814     9.572    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y60         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.774    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y60         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y60         FDRE (Setup_fdre_C_R)       -0.429    14.583    clock_6p25MHZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.076ns (24.061%)  route 3.396ns (75.939%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.787     9.545    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y59         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.774    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y59         FDRE (Setup_fdre_C_R)       -0.429    14.583    clock_6p25MHZ/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.076ns (24.061%)  route 3.396ns (75.939%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y58         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.456     5.529 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.810     6.339    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X33Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.869    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X33Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.993 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.426    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.550 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.549     8.099    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.411     8.634    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.787     9.545    clock_6p25MHZ/COUNT[0]_i_1__2_n_0
    SLICE_X32Y59         FDRE                                         r  clock_6p25MHZ/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.433    14.774    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X32Y59         FDRE                                         r  clock_6p25MHZ/COUNT_reg[21]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y59         FDRE (Setup_fdre_C_R)       -0.429    14.583    clock_6p25MHZ/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  DebounceC/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  DebounceC/counter/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    DebounceC/counter/count_reg_n_0_[6]
    SLICE_X8Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  DebounceC/counter/count_reg[4]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.834    DebounceC/counter/count_reg[4]_i_1__6_n_5
    SLICE_X8Y13          FDRE                                         r  DebounceC/counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  DebounceC/counter/count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.134     1.579    DebounceC/counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 twohundredhz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.476    twohundredhz/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  twohundredhz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  twohundredhz/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.734    twohundredhz/COUNT_reg[11]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  twohundredhz/COUNT_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.842    twohundredhz/COUNT_reg[8]_i_1__3_n_4
    SLICE_X63Y11         FDRE                                         r  twohundredhz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.864     1.991    twohundredhz/clk_IBUF_BUFG
    SLICE_X63Y11         FDRE                                         r  twohundredhz/COUNT_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    twohundredhz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.701    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]
    SLICE_X29Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_4
    SLICE_X29Y58         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.957    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X29Y58         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X29Y58         FDRE (Hold_fdre_C_D)         0.105     1.548    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.444    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.118     1.703    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]
    SLICE_X29Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[20]_i_1__0_n_4
    SLICE_X29Y56         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X29Y56         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.105     1.549    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 twohundredhz/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.591     1.474    twohundredhz/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  twohundredhz/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  twohundredhz/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.118     1.733    twohundredhz/COUNT_reg[23]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  twohundredhz/COUNT_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.841    twohundredhz/COUNT_reg[20]_i_1__3_n_4
    SLICE_X63Y14         FDRE                                         r  twohundredhz/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.988    twohundredhz/clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  twohundredhz/COUNT_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    twohundredhz/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 twohundredhz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.590     1.473    twohundredhz/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  twohundredhz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  twohundredhz/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.118     1.732    twohundredhz/COUNT_reg[31]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  twohundredhz/COUNT_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.840    twohundredhz/COUNT_reg[28]_i_1__3_n_4
    SLICE_X63Y16         FDRE                                         r  twohundredhz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.859     1.986    twohundredhz/clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  twohundredhz/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    twohundredhz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/SLOW_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.444    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  clock_6p25MHZ/SLOW_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clock_6p25MHZ/SLOW_CLOCK_reg/Q
                         net (fo=3, routed)           0.168     1.754    clock_6p25MHZ/clk6p25m
    SLICE_X33Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  clock_6p25MHZ/SLOW_CLOCK_i_1__2/O
                         net (fo=1, routed)           0.000     1.799    clock_6p25MHZ/SLOW_CLOCK_i_1__2_n_0
    SLICE_X33Y54         FDRE                                         r  clock_6p25MHZ/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  clock_6p25MHZ/SLOW_CLOCK_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.091     1.535    clock_6p25MHZ/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 twohundredhz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            twohundredhz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.475    twohundredhz/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  twohundredhz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  twohundredhz/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.120     1.736    twohundredhz/COUNT_reg[15]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  twohundredhz/COUNT_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.844    twohundredhz/COUNT_reg[12]_i_1__3_n_4
    SLICE_X63Y12         FDRE                                         r  twohundredhz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     1.989    twohundredhz/clk_IBUF_BUFG
    SLICE_X63Y12         FDRE                                         r  twohundredhz/COUNT_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    twohundredhz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.444    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.706    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1__0_n_4
    SLICE_X29Y53         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X29Y53         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.105     1.549    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.561     1.444    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.120     1.706    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]
    SLICE_X29Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]_i_1__0_n_4
    SLICE_X29Y54         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.105     1.549    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y16   DebounceC/clock_1khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y18   DebounceC/clock_1khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y18   DebounceC/clock_1khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y19   DebounceC/clock_1khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y55   clock_6p25MHZ/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y55   clock_6p25MHZ/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y55   clock_6p25MHZ/COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56   clock_6p25MHZ/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y56   clock_6p25MHZ/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    DebounceC/counter/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    DebounceC/counter/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    DebounceC/counter/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    DebounceC/counter/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    DebounceC/counter/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    DebounceC/counter/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    DebounceC/counter/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    DebounceC/counter/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    DebounceC/counter/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    DebounceC/counter/count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   DebounceC/clock_1khz/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   DebounceC/clock_1khz/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   DebounceC/clock_1khz/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y19   DebounceC/clock_1khz/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   clock_6p25MHZ/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   clock_6p25MHZ/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   clock_6p25MHZ/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   clock_6p25MHZ/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y56   clock_6p25MHZ/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y54   clock_6p25MHZ/SLOW_CLOCK_reg/C



