Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/xarez/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto ea4b22d88a95424593ff02c5cfda95e5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/home/xarez/Documents/CR/multicycle_mips/multicycle_mips.srcs/sources_1/new/ControlUnit.vhd:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.PCupdate [pcupdate_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.DP_Memory [dp_memory_default]
Compiling architecture structural of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2Nto1 [\Mux2Nto1(n=7)\]
Compiling architecture behavioral of entity xil_defaultlib.InstrSplitter [instrsplitter_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.NBitsRegister [nbitsregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2Nto1 [\Mux2Nto1(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.LeftShifter2 [leftshifter2_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU32 [alu32_default]
Compiling architecture behavioral of entity xil_defaultlib.ALUControlUnit [alucontrolunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux3to1 [mux3to1_default]
Compiling architecture mesmotop of entity xil_defaultlib.TopThatLevel [topthatlevel_default]
Compiling architecture stimulus of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_behav
