
*** Running vivado
    with args -log processor_sim.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor_sim.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor_sim.tcl -notrace
Command: synth_design -top processor_sim -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 851.801 ; gain = 234.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor_sim' [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:9]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:22]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:30]
INFO: [Synth 8-3491] module 'Our_Processor' declared at 'C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:4' bound to instance 'dut' of component 'Our_Processor' [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Our_Processor' [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pt_floppy' declared at 'C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:3' bound to instance 'midlvlPoces' of component 'pt_floppy' [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:27]
INFO: [Synth 8-638] synthesizing module 'pt_floppy' [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:5' bound to instance 'controlDeMind' of component 'control_unit' [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:35]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:16]
INFO: [Synth 8-3491] module 'main_decoder' declared at 'C:/Users/Jonathan/Desktop/fp3.5/main_decoder.vhd:4' bound to instance 'md' of component 'main_decoder' [C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:38]
INFO: [Synth 8-638] synthesizing module 'main_decoder' [C:/Users/Jonathan/Desktop/fp3.5/main_decoder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'main_decoder' (1#1) [C:/Users/Jonathan/Desktop/fp3.5/main_decoder.vhd:14]
INFO: [Synth 8-3491] module 'alu_decoder' declared at 'C:/Users/Jonathan/Desktop/fp3.5/alu_decoder.vhd:5' bound to instance 'ad' of component 'alu_decoder' [C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'alu_decoder' [C:/Users/Jonathan/Desktop/fp3.5/alu_decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alu_decoder' (2#1) [C:/Users/Jonathan/Desktop/fp3.5/alu_decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (3#1) [C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Dpu_top' declared at 'C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:3' bound to instance 'DatathisPath' of component 'Dpu_top' [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Dpu_top' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:13]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Do_the_Flop' declared at 'C:/Users/Jonathan/Desktop/fp3.5/Flip_Flop_register.vhd:4' bound to instance 'pcFlipper' of component 'Do_the_Flop' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Do_the_Flop' [C:/Users/Jonathan/Desktop/fp3.5/Flip_Flop_register.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Do_the_Flop' (4#1) [C:/Users/Jonathan/Desktop/fp3.5/Flip_Flop_register.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd:4' bound to instance 'pcIncby1' of component 'adder' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:86]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_left_shift' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_left_shift.vhd:3' bound to instance 'immShift' of component 'generic_left_shift' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'generic_left_shift' [C:/Users/Jonathan/Desktop/fp3.5/generic_left_shift.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_left_shift' (6#1) [C:/Users/Jonathan/Desktop/fp3.5/generic_left_shift.vhd:9]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd:4' bound to instance 'pcincby2' of component 'adder' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:88]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'branchPlexer' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:89]
INFO: [Synth 8-638] synthesizing module 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_two_input_multiplexer' (7#1) [C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'PCPlexer' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd:7' bound to instance 'regfile' of component 'register_file' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd:20]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (8#1) [C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd:20]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'degSelect' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'generic_two_input_multiplexer__parameterized2' [C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:10]
	Parameter width bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_two_input_multiplexer__parameterized2' (8#1) [C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'extend' declared at 'C:/Users/Jonathan/Desktop/fp3.5/val_extender.vhd:5' bound to instance 'immext' of component 'extend' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:119]
INFO: [Synth 8-638] synthesizing module 'extend' [C:/Users/Jonathan/Desktop/fp3.5/val_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extend' (9#1) [C:/Users/Jonathan/Desktop/fp3.5/val_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_two_input_multiplexer' declared at 'C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd:4' bound to instance 'immMux' of component 'generic_two_input_multiplexer' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:124]
INFO: [Synth 8-637] synthesizing blackbox instance 'src1Mux' of component 'gen_six_bit_mux' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:130]
INFO: [Synth 8-637] synthesizing blackbox instance 'src2Mux' of component 'gen_six_bit_mux' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:136]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:10' bound to instance 'aluBOX' of component 'alu' [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:19]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Dpu_top' (11#1) [C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pt_floppy' (12#1) [C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd:10]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd:10' bound to instance 'instructMemory' of component 'imem' [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:29]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Our_Processor' (14#1) [C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'processor_sim' (15#1) [C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd:9]
WARNING: [Synth 8-3331] design register_file has unconnected port dest[5]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[31]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[30]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[29]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 924.867 ; gain = 307.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 924.867 ; gain = 307.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 924.867 ; gain = 307.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 924.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLKM'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[6]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[5]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[4]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc:77]
Finished Parsing XDC File [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jonathan/Desktop/fp3.5/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/processor_sim_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1024.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1029.906 ; gain = 5.121
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ShiftLeft_reg' [C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'ShiftRight_reg' [C:/Users/Jonathan/Desktop/fp3.5/alu.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 1     
	  65 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module Do_the_Flop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module generic_two_input_multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module generic_two_input_multiplexer__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design register_file has unconnected port dest[5]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[31]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[30]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[29]
WARNING: [Synth 8-3331] design Dpu_top has unconnected port instr[28]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+----------------------------------------------+-----------+----------------------+--------------+
|Module Name   | RTL Object                                   | Inference | Size (Depth x Width) | Primitives   | 
+--------------+----------------------------------------------+-----------+----------------------+--------------+
|processor_sim | dut/midlvlPoces/DatathisPath/regfile/mem_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+--------------+----------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------+----------------------------------------------+-----------+----------------------+--------------+
|Module Name   | RTL Object                                   | Inference | Size (Depth x Width) | Primitives   | 
+--------------+----------------------------------------------+-----------+----------------------+--------------+
|processor_sim | dut/midlvlPoces/DatathisPath/regfile/mem_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+--------------+----------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[31]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[30]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[29]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[28]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[27]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[26]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[25]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[24]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[23]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[22]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[21]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[20]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[19]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[18]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[17]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[16]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[15]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[14]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[13]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[12]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[11]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[10]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[9]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[8]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[7]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[6]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[5]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[4]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[3]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[2]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[1]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftLeft_reg[0]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[31]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[30]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[29]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[28]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[27]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[26]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[25]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[24]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[23]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[22]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[21]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[20]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[19]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[18]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[17]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[16]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[15]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[14]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[13]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[12]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[11]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[10]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[9]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[8]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[7]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[6]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[5]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[4]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[3]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[2]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[1]) is unused and will be removed from module processor_sim.
WARNING: [Synth 8-3332] Sequential element (dut/midlvlPoces/DatathisPath/aluBOX/ShiftRight_reg[0]) is unused and will be removed from module processor_sim.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \dut/midlvlPoces/DatathisPath/src1Mux  of module gen_six_bit_mux_bbox_1 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \dut/midlvlPoces/DatathisPath/src2Mux  of module gen_six_bit_mux_bbox_2 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.906 ; gain = 412.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1029.906 ; gain = 307.406
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1029.906 ; gain = 412.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1045.262 ; gain = 740.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.runs/synth_1/processor_sim.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_sim_utilization_synth.rpt -pb processor_sim_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  6 22:30:29 2020...
