{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586845613225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586845613233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 01:26:53 2020 " "Processing started: Tue Apr 14 01:26:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586845613233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845613233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processorDebugger -c processorDebugger " "Command: quartus_map --read_settings_files=on --write_settings_files=off processorDebugger -c processorDebugger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845613233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586845614396 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586845614397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/thirtytwobittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/thirtytwobittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitTwoToOneMux " "Found entity 1: thirtyTwoBitTwoToOneMux" {  } { { "src/thirtyTwoBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/thirtyTwoBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845626981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845626981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file src/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "src/signExtend.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/signExtend.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845626988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845626988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file src/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "src/registers.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/registers.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845626995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845626995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processordebugger.v 1 1 " "Found 1 design units, including 1 entities, in source file src/processordebugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 processorDebugger " "Found entity 1: processorDebugger" {  } { { "src/processorDebugger.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/leftshift2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/leftshift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "src/leftShift2.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/leftShift2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fourbittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fourbittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourBitTwoToOneMux " "Found entity 1: fourBitTwoToOneMux" {  } { { "src/fourBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/fourBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fivebittwotoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fivebittwotoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitTwoToOneMux " "Found entity 1: fiveBitTwoToOneMux" {  } { { "src/fiveBitTwoToOneMux.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/fiveBitTwoToOneMux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/decoder.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "src/dataMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/dataMemory.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/control.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonShaper " "Found entity 1: buttonShaper" {  } { { "src/buttonShaper.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/buttonShaper.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "src/ALUcontrol.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/ALUcontrol.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/alu.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586845627098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processorDebugger " "Elaborating entity \"processorDebugger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586845627189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:programCounter " "Elaborating entity \"pc\" for hierarchy \"pc:programCounter\"" {  } { { "src/processorDebugger.v" "programCounter" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(31) " "Verilog HDL assignment warning at pc.v(31): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586845627197 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(42) " "Verilog HDL assignment warning at pc.v(42): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586845627197 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(46) " "Verilog HDL assignment warning at pc.v(46): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586845627197 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(59) " "Verilog HDL assignment warning at pc.v(59): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586845627197 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(63) " "Verilog HDL assignment warning at pc.v(63): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586845627197 "|processorDebugger|pc:programCounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 pc.v(68) " "Verilog HDL assignment warning at pc.v(68): truncated value with size 2 to match size of target (1)" {  } { { "src/pc.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/pc.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586845627197 "|processorDebugger|pc:programCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:im " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:im\"" {  } { { "src/processorDebugger.v" "im" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627200 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 499 instructionMemory.v(30) " "Verilog HDL warning at instructionMemory.v(30): number of words (32) in memory file does not match the number of elements in the address range \[0:499\]" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1586845627213 "|processorDebugger|instructionMemory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom\[499..32\] 0 instructionMemory.v(24) " "Net \"rom\[499..32\]\" at instructionMemory.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1586845627239 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627242 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627243 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627243 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627243 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627243 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[0\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[0\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627244 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[1\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[1\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[2\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[2\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627245 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[3\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[3\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627246 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[4\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[4\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[5\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[5\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627247 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[6\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[6\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[7\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[7\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627248 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[8\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[8\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[9\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[9\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627249 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[10\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[10\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627250 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627251 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627251 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[11\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[11\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627251 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627251 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627251 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627251 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627251 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627252 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627252 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627252 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[12\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[12\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627253 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627253 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627253 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627253 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627253 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627254 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627254 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627254 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[13\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[13\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627254 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627254 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627254 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627254 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[14\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[14\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[15\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[15\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627255 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[16\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[16\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[17\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[17\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627256 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[18\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[18\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[19\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[19\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627257 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[20\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[20\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627258 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[21\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[21\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627259 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627259 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627259 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627259 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627259 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627259 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[22\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[22\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[23\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[23\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627260 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[24\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[24\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627261 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[25\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[25\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[26\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[26\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627262 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[27\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[27\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[28\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[28\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627263 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[29\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[29\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[30\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[30\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627264 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[0\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[0\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627265 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[1\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[1\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627265 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[2\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[2\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627265 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[3\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[3\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627265 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[4\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[4\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627265 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[5\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[5\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627265 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[6\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[6\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627265 "|processorDebugger|instructionMemory:im"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom\[31\]\[7\] instructionMemory.v(26) " "Inferred latch for \"rom\[31\]\[7\]\" at instructionMemory.v(26)" {  } { { "src/instructionMemory.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/instructionMemory.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845627265 "|processorDebugger|instructionMemory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "src/processorDebugger.v" "ctrl" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtyTwoBitTwoToOneMux thirtyTwoBitTwoToOneMux:m1 " "Elaborating entity \"thirtyTwoBitTwoToOneMux\" for hierarchy \"thirtyTwoBitTwoToOneMux:m1\"" {  } { { "src/processorDebugger.v" "m1" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitTwoToOneMux fiveBitTwoToOneMux:m3 " "Elaborating entity \"fiveBitTwoToOneMux\" for hierarchy \"fiveBitTwoToOneMux:m3\"" {  } { { "src/processorDebugger.v" "m3" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUCtrl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUCtrl\"" {  } { { "src/processorDebugger.v" "ALUCtrl" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:regs " "Elaborating entity \"registers\" for hierarchy \"registers:regs\"" {  } { { "src/processorDebugger.v" "regs" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:mem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:mem\"" {  } { { "src/processorDebugger.v" "mem" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:SE " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:SE\"" {  } { { "src/processorDebugger.v" "SE" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "src/processorDebugger.v" "alu1" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonShaper buttonShaper:BS " "Elaborating entity \"buttonShaper\" for hierarchy \"buttonShaper:BS\"" {  } { { "src/processorDebugger.v" "BS" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:d0\"" {  } { { "src/processorDebugger.v" "d0" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayUnit " "Elaborating entity \"display\" for hierarchy \"display:displayUnit\"" {  } { { "src/processorDebugger.v" "displayUnit" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/processorDebugger.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845627474 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line display.v(49) " "Verilog HDL Always Construct warning at display.v(49): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586845627476 "|processorDebugger|display:displayUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitOnes display.v(49) " "Verilog HDL Always Construct warning at display.v(49): inferring latch(es) for variable \"digitOnes\", which holds its previous value in one or more paths through the always construct" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586845627476 "|processorDebugger|display:displayUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digitTens display.v(49) " "Verilog HDL Always Construct warning at display.v(49): inferring latch(es) for variable \"digitTens\", which holds its previous value in one or more paths through the always construct" {  } { { "src/display.v" "" { Text "C:/Users/amag0/Desktop/School Docs/ECE 5367/UnpipelinedProcessor/sim/src/display.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586845627476 "|processorDebugger|display:displayUnit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586845641992 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "273 " "273 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586845645279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586845645853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586845645853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7146 " "Implemented 7146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586845646425 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586845646425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7091 " "Implemented 7091 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586845646425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586845646425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586845646461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 01:27:26 2020 " "Processing ended: Tue Apr 14 01:27:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586845646461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586845646461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586845646461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586845646461 ""}
