0x0001: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x09
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x09
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0036: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0039: mov_imm:
	regs[5] = 0x32be787b, opcode= 0x02
0x003f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x005e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x09
0x006c: mov_imm:
	regs[5] = 0x4a1d2525, opcode= 0x02
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x09
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0096: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x009c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x009f: mov_imm:
	regs[5] = 0x14daedee, opcode= 0x02
0x00a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x00a8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x00ab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x00ae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x00c6: mov_imm:
	regs[5] = 0xf688474, opcode= 0x02
0x00cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x00cf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x00ed: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x00fc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x010b: mov_imm:
	regs[5] = 0x65d2fd3a, opcode= 0x02
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x012a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0132: mov_imm:
	regs[5] = 0xc099b278, opcode= 0x02
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x013b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x013e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0144: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0150: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0153: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0156: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0159: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x015c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x015f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0162: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0165: mov_imm:
	regs[5] = 0x6499d7a7, opcode= 0x02
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0174: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0177: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x017a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x017d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0180: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0183: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0186: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0189: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x018c: mov_imm:
	regs[5] = 0x5fe25217, opcode= 0x02
0x0192: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0195: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0198: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x019e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x01a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x01aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x01ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x01b6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01ba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01c8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x01cb: mov_imm:
	regs[5] = 0xadea1c2a, opcode= 0x02
0x01d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01da: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x01de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01e3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x01e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x01e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x01ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x01ef: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x01f5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x01f8: mov_imm:
	regs[5] = 0xb86998bb, opcode= 0x02
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0207: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x020a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0210: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0216: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x021f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0222: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0225: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0228: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x022b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x022e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0231: mov_imm:
	regs[5] = 0x94c087c2, opcode= 0x02
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x09
0x023d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0240: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0249: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x024c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x024f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0255: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x09
0x025e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0261: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0264: mov_imm:
	regs[5] = 0xc5b66aab, opcode= 0x02
0x026a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x026d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0270: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0276: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x027c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0285: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0288: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x028b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x028e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0291: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0294: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0297: mov_imm:
	regs[5] = 0xe63ce261, opcode= 0x02
0x029e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x02a6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x02a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x02ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x02af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x02c1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x02c4: mov_imm:
	regs[5] = 0xb3285f1, opcode= 0x02
0x02ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x02ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02d3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x02d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x02eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x02ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02fa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x02fd: mov_imm:
	regs[5] = 0x26648664, opcode= 0x02
0x0303: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0306: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0309: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x030c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x030f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0312: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0315: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0318: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x031b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x031e: mov_imm:
	regs[5] = 0x2b5c8a72, opcode= 0x02
0x0325: jmp_imm:
	pc += 0x1, opcode= 0x09
0x032a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x032d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0330: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x09
0x033c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0342: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0345: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x034b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0354: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x035a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x035d: mov_imm:
	regs[5] = 0x90c6244a, opcode= 0x02
0x0363: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0366: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0369: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x036c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x036f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0372: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0375: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0378: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x037b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x037e: mov_imm:
	regs[5] = 0xf81797fa, opcode= 0x02
0x0384: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x09
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0390: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0397: jmp_imm:
	pc += 0x1, opcode= 0x09
0x039c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03a2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x03a5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x03a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x03ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x03b4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03bd: mov_imm:
	regs[5] = 0x4f23965f, opcode= 0x02
0x03c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x03c6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x03c9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x03cc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x03cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x03d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x03d5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x03db: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03e4: mov_imm:
	regs[5] = 0x7a05df3b, opcode= 0x02
0x03ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x03ed: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x03f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03fc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x03ff: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0408: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x040b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x040e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0411: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0414: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0417: mov_imm:
	regs[5] = 0x1dbcf7c2, opcode= 0x02
0x041e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0423: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0426: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0429: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x042c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x042f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0435: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x09
0x043e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0444: mov_imm:
	regs[5] = 0x5f02d3ac, opcode= 0x02
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x044d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0451: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0456: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0475: jmp_imm:
	pc += 0x1, opcode= 0x09
0x047a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x047e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0483: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0486: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x048f: mov_imm:
	regs[5] = 0x807920b0, opcode= 0x02
0x0495: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x09
0x049e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x04a1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04a4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04b9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04cb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04d4: mov_imm:
	regs[5] = 0x8abc8242, opcode= 0x02
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04e9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x04ec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0501: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x050a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x050d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0510: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0513: mov_imm:
	regs[5] = 0xa697d145, opcode= 0x02
0x0519: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x051c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x051f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0522: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0525: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0528: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x052b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x052e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0531: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0534: mov_imm:
	regs[5] = 0xb82bffbd, opcode= 0x02
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0540: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0543: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x09
0x054c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0552: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x09
0x055e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0567: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x056a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0573: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x09
0x057c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x057f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0582: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0585: mov_imm:
	regs[5] = 0x9756bd80, opcode= 0x02
0x058b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x058f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0594: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0597: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x059a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x059d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x05a3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x05a9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x05ac: mov_imm:
	regs[5] = 0xc6845b17, opcode= 0x02
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x05bb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x05d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x05df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x05e2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x05ee: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x05f1: mov_imm:
	regs[5] = 0xd855f262, opcode= 0x02
0x05f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x05fa: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x05fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0601: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0606: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0609: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x060c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x060f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0612: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0615: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x09
0x061e: mov_imm:
	regs[5] = 0x8da5bc3b, opcode= 0x02
0x0624: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0627: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x062a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0630: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0636: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0639: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x063d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0642: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x09
0x064b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x064e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0657: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x065a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x065d: mov_imm:
	regs[5] = 0x861d0b4a, opcode= 0x02
0x0663: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0666: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0669: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x066c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x066f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0672: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0675: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0678: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x067b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x067e: mov_imm:
	regs[5] = 0x1a0401d1, opcode= 0x02
0x0684: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0687: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x068a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0690: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0699: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x06a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06a8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x06af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x06b7: mov_imm:
	regs[5] = 0xc72e3d75, opcode= 0x02
0x06bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x06c0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x06c3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06cc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x06d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06db: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x06e1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x06e4: mov_imm:
	regs[5] = 0x66023c89, opcode= 0x02
0x06ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x06ed: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x06f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06fc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x06ff: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0702: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0705: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0708: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0711: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x09
0x071a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0723: mov_imm:
	regs[5] = 0x89f164c7, opcode= 0x02
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x072f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0738: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x073b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x073e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0741: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0744: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0747: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0750: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0753: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0757: jmp_imm:
	pc += 0x1, opcode= 0x09
0x075c: mov_imm:
	regs[5] = 0xaad3a66d, opcode= 0x02
0x0762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0765: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0768: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x076e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0774: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0777: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x077a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x077d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0780: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0784: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0789: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x078d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0792: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0795: mov_imm:
	regs[5] = 0x5dc383c6, opcode= 0x02
0x079c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x07a4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x07a7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07ba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x07c5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x07c8: mov_imm:
	regs[5] = 0x12521ea9, opcode= 0x02
0x07ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x07d1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x07d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07e0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x07e3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x07e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x07f2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x07fe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0802: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0807: mov_imm:
	regs[5] = 0x74ee367f, opcode= 0x02
0x080d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0810: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0813: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0816: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0819: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x081c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x081f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0828: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x082b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x082e: mov_imm:
	regs[5] = 0x6c839b65, opcode= 0x02
0x0834: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0837: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x083a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0840: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0847: jmp_imm:
	pc += 0x1, opcode= 0x09
0x084c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0850: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0855: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0858: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0861: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0864: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x09
0x086d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0870: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0873: mov_imm:
	regs[5] = 0x17340b24, opcode= 0x02
0x0879: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0882: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0885: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0888: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x088b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x088e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0897: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x089a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x089e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08a3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x08a6: mov_imm:
	regs[5] = 0x8bc432d7, opcode= 0x02
0x08ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x08b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08b5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x08b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08c4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x08c7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x08ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08d0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08dc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x08df: mov_imm:
	regs[5] = 0x6e9648f9, opcode= 0x02
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x08ee: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x08f1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08f4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x08f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x08fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x08fd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0900: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0903: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0907: jmp_imm:
	pc += 0x1, opcode= 0x09
0x090c: mov_imm:
	regs[5] = 0xee506d3d, opcode= 0x02
0x0912: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0915: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0918: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x091e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0924: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0927: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x092a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x092d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0930: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0933: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0936: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0939: mov_imm:
	regs[5] = 0x9a5985c2, opcode= 0x02
0x093f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0942: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0945: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0948: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x094c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0951: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x09
0x095a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x095d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0960: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0963: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x09
0x096c: mov_imm:
	regs[5] = 0x321618f6, opcode= 0x02
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0978: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x097b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0984: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x098b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0990: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x09
0x099c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x099f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09a8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x09ae: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x09b1: mov_imm:
	regs[5] = 0x597119bc, opcode= 0x02
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x09c0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x09c3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x09c6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x09c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x09cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x09cf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09db: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09e4: mov_imm:
	regs[5] = 0xa8e16494, opcode= 0x02
0x09ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09f3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x09f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09fc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a02: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a0b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a14: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0a23: mov_imm:
	regs[5] = 0x5f7a6a86, opcode= 0x02
0x0a29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0a2f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a38: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a41: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a48: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a4d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0a50: mov_imm:
	regs[5] = 0xd9a0cd42, opcode= 0x02
0x0a56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a59: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a62: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a68: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a74: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a77: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0a7e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0a86: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a8c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0a8f: mov_imm:
	regs[5] = 0x17a06c94, opcode= 0x02
0x0a95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a98: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0a9b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a9e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0aa1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0aa4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0aa8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0aad: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ab0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ab3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ab6: mov_imm:
	regs[5] = 0x5cf1401b, opcode= 0x02
0x0abc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ac0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ac5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0ac8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ace: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ada: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0add: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ae0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ae3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0aec: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0aef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0af2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0af6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0afb: mov_imm:
	regs[5] = 0xaf133b34, opcode= 0x02
0x0b01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b04: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b07: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b0a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b0e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b1f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b2b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b2e: mov_imm:
	regs[5] = 0x3fef5e60, opcode= 0x02
0x0b34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b37: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0b3a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b40: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b46: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b49: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b58: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b5e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0b61: mov_imm:
	regs[5] = 0xdb9e1589, opcode= 0x02
0x0b67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b6a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b6d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b70: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0b76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0b79: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b7f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b82: mov_imm:
	regs[5] = 0x3d167088, opcode= 0x02
0x0b88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b91: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b9a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ba0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ba6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ba9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0bac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0bb0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0bb8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bc4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0bc7: mov_imm:
	regs[5] = 0xd9876bf8, opcode= 0x02
0x0bcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bd6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0bda: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bdf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0be8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0bec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0bf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0bf7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0bfd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0c00: mov_imm:
	regs[5] = 0xbca1c160, opcode= 0x02
0x0c06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c0a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c0f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c12: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c1e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c2a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c2d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c3c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c42: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c45: mov_imm:
	regs[5] = 0x7dca0454, opcode= 0x02
0x0c4c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c54: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c5d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0c66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0c69: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c75: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0c78: mov_imm:
	regs[5] = 0xdaca8b3d, opcode= 0x02
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c87: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c90: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c96: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c9c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c9f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ca2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0ca6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0cae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cb2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0cba: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0cbd: mov_imm:
	regs[5] = 0x74e9c114, opcode= 0x02
0x0cc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0cc6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0cc9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ccc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ccf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0cdc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ce1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ce4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ce8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ced: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0cf0: mov_imm:
	regs[5] = 0xd85df20a, opcode= 0x02
0x0cf6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0cf9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0cfc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d02: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d08: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d11: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d1a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d23: mov_imm:
	regs[5] = 0xd7783ebc, opcode= 0x02
0x0d29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d35: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d3e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d4d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d59: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d62: mov_imm:
	regs[5] = 0xa5e3ee36, opcode= 0x02
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d71: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0d74: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d7a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d80: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d83: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0d8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0d92: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d96: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0da4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0da7: mov_imm:
	regs[5] = 0x3023097b, opcode= 0x02
0x0dad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0db0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0db3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0db6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0db9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0dbc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0dbf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dc2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dcb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0dcf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dd4: mov_imm:
	regs[5] = 0x38adf113, opcode= 0x02
0x0dda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0de3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0df8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0dfe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e01: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e10: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e1d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e22: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0e25: mov_imm:
	regs[5] = 0x52482677, opcode= 0x02
0x0e2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e34: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0e37: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e3a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e43: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e49: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0e4c: mov_imm:
	regs[5] = 0x2bd52ae6, opcode= 0x02
0x0e53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e5b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e5e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e64: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e6a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e6d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0e82: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e88: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e91: mov_imm:
	regs[5] = 0x172c22ca, opcode= 0x02
0x0e97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ea0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ea9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0eac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0eb0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ebe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0ec1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ece: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ed3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ed6: mov_imm:
	regs[5] = 0xea376274, opcode= 0x02
0x0edc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ee5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ef5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0efa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f06: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f09: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f18: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f1e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f21: mov_imm:
	regs[5] = 0x8572ca8, opcode= 0x02
0x0f27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f2a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0f2d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f30: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f39: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f3f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f42: mov_imm:
	regs[5] = 0xb0bd0eee, opcode= 0x02
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f51: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f54: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f5a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f60: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f63: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f6c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f72: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f75: mov_imm:
	regs[5] = 0xe5a47da5, opcode= 0x02
0x0f7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f84: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0f87: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f8a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0f9f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fa3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0fab: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fb4: mov_imm:
	regs[5] = 0x457f8c81, opcode= 0x02
0x0fba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fc3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0fc6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fcd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fd2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fd8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0fdb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0fde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x0fe1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x0fe4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fe8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ff0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0ff3: mov_imm:
	regs[5] = 0x97e1a33e, opcode= 0x02
0x0ff9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ffc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0fff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1002: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1005: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1008: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x100b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x100e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1011: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1014: mov_imm:
	regs[5] = 0xfbe09d1c, opcode= 0x02
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1020: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1023: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x09
0x102c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1038: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1044: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1047: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x104a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x104d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1050: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1053: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1056: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1059: mov_imm:
	regs[5] = 0x1ba05e90, opcode= 0x02
0x105f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1062: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1065: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x09
0x106e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1074: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1078: jmp_imm:
	pc += 0x1, opcode= 0x09
0x107d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1080: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1083: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x09
0x108c: mov_imm:
	regs[5] = 0x9db4387f, opcode= 0x02
0x1092: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1095: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1098: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x109e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x10a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x10aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10b6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x10bc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x10bf: mov_imm:
	regs[5] = 0x2d0dd7b5, opcode= 0x02
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x10ce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x10d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x10d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x10e3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x10e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x10ec: mov_imm:
	regs[5] = 0x87e310d4, opcode= 0x02
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x10fb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x10fe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1104: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x110a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x110d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1116: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1119: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x111c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1120: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1125: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1128: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x112b: mov_imm:
	regs[5] = 0x9829da52, opcode= 0x02
0x1132: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1137: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x113a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x113d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1146: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x114f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1158: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x115b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x115e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1161: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1164: mov_imm:
	regs[5] = 0xd731dc3b, opcode= 0x02
0x116a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x116d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1170: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1176: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x117c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x117f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1182: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1185: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1188: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x118b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x118e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1191: mov_imm:
	regs[5] = 0x63abea89, opcode= 0x02
0x1197: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x119b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11a0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x11a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x11b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11c1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11cd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x11d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11d6: mov_imm:
	regs[5] = 0x84b60824, opcode= 0x02
0x11dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x11df: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x11e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11fa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1203: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1206: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1209: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x120c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x120f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1212: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1216: jmp_imm:
	pc += 0x1, opcode= 0x09
0x121b: mov_imm:
	regs[5] = 0x1b83d422, opcode= 0x02
0x1221: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1224: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1227: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x122a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x122d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1236: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x123f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1242: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1246: jmp_imm:
	pc += 0x1, opcode= 0x09
0x124b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x124e: mov_imm:
	regs[5] = 0x1268b53c, opcode= 0x02
0x1254: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x09
0x125d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1260: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1266: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x126c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x126f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1272: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1275: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1278: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x127b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x127e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1281: mov_imm:
	regs[5] = 0x18754021, opcode= 0x02
0x1287: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x128a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x128e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1293: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1296: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1299: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x129c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x129f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x12a5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x12a8: mov_imm:
	regs[5] = 0xe76a31b4, opcode= 0x02
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x12b7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x12ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x12d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x12db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x12ea: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x12ed: mov_imm:
	regs[5] = 0xf0de8869, opcode= 0x02
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1302: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1305: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1309: jmp_imm:
	pc += 0x1, opcode= 0x09
0x130e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1311: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1314: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1317: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1320: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1323: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1326: mov_imm:
	regs[5] = 0xc521fc96, opcode= 0x02
0x132c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1335: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1338: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x133f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1344: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x134a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1353: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1356: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1359: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x135c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x135f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1362: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1365: mov_imm:
	regs[5] = 0x11bc97c1, opcode= 0x02
0x136c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1371: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1374: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1377: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x137a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x137d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1380: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1384: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1389: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x138c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x138f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1392: mov_imm:
	regs[5] = 0x6d6332c, opcode= 0x02
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x09
0x139e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x13a1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x13a4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13aa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13b6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x13b9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x13bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x13ce: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13d7: mov_imm:
	regs[5] = 0x7e08b35e, opcode= 0x02
0x13dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x13e0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x13e3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x13e6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x13e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x13ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x13ef: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x13f5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13fe: mov_imm:
	regs[5] = 0x6a6bf379, opcode= 0x02
0x1404: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1407: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1410: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1416: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x141c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x141f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1422: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1426: jmp_imm:
	pc += 0x1, opcode= 0x09
0x142b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x142e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1431: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1434: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1437: mov_imm:
	regs[5] = 0x29bd9f22, opcode= 0x02
0x143d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1440: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1443: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1446: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1449: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x144c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x144f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1458: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x145b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1464: mov_imm:
	regs[5] = 0x6787662, opcode= 0x02
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1470: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1479: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x147c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1482: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1488: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x148b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x148e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1491: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1494: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1497: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x149a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x149d: mov_imm:
	regs[5] = 0xb2c2b7d5, opcode= 0x02
0x14a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x14a6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x14a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x14ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x14af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14c1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x14c4: mov_imm:
	regs[5] = 0xd69072c, opcode= 0x02
0x14ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x14cd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x14d0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14d6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x14e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x14f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14fa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1503: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1506: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1509: mov_imm:
	regs[5] = 0xe7736788, opcode= 0x02
0x150f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1512: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x151b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1524: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1527: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x152a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x152d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1536: mov_imm:
	regs[5] = 0xb60dcd79, opcode= 0x02
0x153c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x153f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1542: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1548: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x154e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1551: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x09
0x155a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x155d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1560: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1569: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x156c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x156f: mov_imm:
	regs[5] = 0x5a5172dd, opcode= 0x02
0x1575: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1578: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1584: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1587: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x158a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x158d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1590: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1593: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1596: mov_imm:
	regs[5] = 0x35c85287, opcode= 0x02
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x159f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x15b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x15c6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x15ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15cf: mov_imm:
	regs[5] = 0x19ff3d7e, opcode= 0x02
0x15d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x15d8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x15db: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x15df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x15e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x15ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x15ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15f3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x15f9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1602: mov_imm:
	regs[5] = 0xc940d4c9, opcode= 0x02
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x09
0x160e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1611: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1614: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x161b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1620: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1626: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x162f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1632: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1635: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1639: jmp_imm:
	pc += 0x1, opcode= 0x09
0x163e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1641: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1644: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1648: jmp_imm:
	pc += 0x1, opcode= 0x09
0x164d: mov_imm:
	regs[5] = 0x3e91fcea, opcode= 0x02
0x1653: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x09
0x165c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1665: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1668: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x166b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x166e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1677: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x167a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x167d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1681: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1686: mov_imm:
	regs[5] = 0xbfd92ccb, opcode= 0x02
0x168c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x168f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1692: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1698: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x169e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x16a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x16a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x16b6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x16b9: mov_imm:
	regs[5] = 0xe6955b18, opcode= 0x02
0x16bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x16c2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x16c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x16d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x16d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x16de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16e3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x16e6: mov_imm:
	regs[5] = 0xf4b986a6, opcode= 0x02
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x16f5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x16f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1704: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1707: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1710: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1713: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x09
0x171c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x171f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1722: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1725: mov_imm:
	regs[5] = 0x8c9b6d44, opcode= 0x02
0x172b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x172e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1731: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1735: jmp_imm:
	pc += 0x1, opcode= 0x09
0x173a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1743: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1747: jmp_imm:
	pc += 0x1, opcode= 0x09
0x174c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x174f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1752: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1755: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1758: mov_imm:
	regs[5] = 0x16d21522, opcode= 0x02
0x175e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1761: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x09
0x176a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1770: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x177f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1782: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1785: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1788: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x178b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x178e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1791: mov_imm:
	regs[5] = 0x908b8bba, opcode= 0x02
0x1797: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x179a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x17c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17cd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x17d0: mov_imm:
	regs[5] = 0x41fe295b, opcode= 0x02
0x17d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x17d9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x17dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17e8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x17eb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x17ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x17f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x17f4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1800: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1803: mov_imm:
	regs[5] = 0x9d061f92, opcode= 0x02
0x1809: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x180c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1810: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1815: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1818: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x181b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x181e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1821: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1824: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1827: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x182a: mov_imm:
	regs[5] = 0x32d57b26, opcode= 0x02
0x1831: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1836: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x183a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x183f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1842: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x09
0x184e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1854: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1857: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x185a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x185d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1860: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1863: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1866: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x186f: mov_imm:
	regs[5] = 0x8313a7d9, opcode= 0x02
0x1875: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1878: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x187b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x187e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1881: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1884: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1887: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x188a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x188d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1890: mov_imm:
	regs[5] = 0x93e5d36c, opcode= 0x02
0x1896: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x189f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x18a2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x18c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x18cc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x18cf: mov_imm:
	regs[5] = 0xddf03e95, opcode= 0x02
0x18d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x18d8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x18db: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x18de: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x18e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x18e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x18e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x18f3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x18f6: mov_imm:
	regs[5] = 0xc79d026a, opcode= 0x02
0x18fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x18ff: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1902: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1908: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x190e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1911: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1914: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1917: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1920: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1923: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1926: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1929: mov_imm:
	regs[5] = 0xccfcca1d, opcode= 0x02
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1935: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1938: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x193b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x193f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1944: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1947: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x194a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1953: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1956: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1959: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x195c: mov_imm:
	regs[5] = 0x743d730e, opcode= 0x02
0x1962: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1965: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1968: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1974: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x197a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x197d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1981: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1986: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1989: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x198c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x198f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1992: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1995: mov_imm:
	regs[5] = 0xde1c305f, opcode= 0x02
0x199b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x199e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x19a1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x19a4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x19b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x19b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x19bf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x19c2: mov_imm:
	regs[5] = 0x8c4953bc, opcode= 0x02
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x19d1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x19d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19f2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19fb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a0a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a10: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a19: mov_imm:
	regs[5] = 0x4ce8f360, opcode= 0x02
0x1a1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a22: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a2b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a2e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a37: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a43: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a4c: mov_imm:
	regs[5] = 0x3c2a22ae, opcode= 0x02
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a5b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a64: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a6a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a70: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a73: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1a7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1a82: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a88: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a91: mov_imm:
	regs[5] = 0x5d62f522, opcode= 0x02
0x1a97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a9a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a9d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1aa0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1aa3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1aa6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aaf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ab8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1abb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1abe: mov_imm:
	regs[5] = 0x111b5f3d, opcode= 0x02
0x1ac4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ac7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1aca: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ad0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ad6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ad9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1adc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1adf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ae3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ae8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1aec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1af1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1af4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1af7: mov_imm:
	regs[5] = 0x9af7ffa7, opcode= 0x02
0x1afe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b06: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b09: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b1c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b21: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b27: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1b2a: mov_imm:
	regs[5] = 0xaffb0209, opcode= 0x02
0x1b31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b39: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1b3d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b42: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b48: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b4f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b54: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b57: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b60: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b67: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b6c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1b6f: mov_imm:
	regs[5] = 0xd46ef1b4, opcode= 0x02
0x1b75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b7e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b82: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b87: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b8a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1b96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1b99: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ba5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bae: mov_imm:
	regs[5] = 0x2965fd02, opcode= 0x02
0x1bb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bbd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1bc0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bc7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bcc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bd2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bdb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1bde: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1be1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1be4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1be8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bf6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1bf9: mov_imm:
	regs[5] = 0x8e4f52e7, opcode= 0x02
0x1bff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c02: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c05: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c08: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c17: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c1d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c20: mov_imm:
	regs[5] = 0x968dae2a, opcode= 0x02
0x1c26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c2f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1c32: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c38: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c3f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c44: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c4d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c56: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c5c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1c5f: mov_imm:
	regs[5] = 0xb3735a3f, opcode= 0x02
0x1c66: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c6f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c74: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c7d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c80: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1c8f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c95: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c98: mov_imm:
	regs[5] = 0x57873f9f, opcode= 0x02
0x1c9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ca1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ca4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1caa: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cb0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1cb3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1cb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1cc2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1cc8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cd1: mov_imm:
	regs[5] = 0x2fd3aea, opcode= 0x02
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ce6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1ce9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1cec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1cef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cf8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1cfb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d07: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d10: mov_imm:
	regs[5] = 0xd6fa47a3, opcode= 0x02
0x1d16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d19: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d1c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d22: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d28: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d2c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d31: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d3a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d46: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1d49: mov_imm:
	regs[5] = 0x2201ef66, opcode= 0x02
0x1d4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d52: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1d56: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d5b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d5e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1d6d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d73: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d7c: mov_imm:
	regs[5] = 0xc9813bc, opcode= 0x02
0x1d82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d85: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d88: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d8e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d94: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d97: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1da0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1da3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1da6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1daa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1daf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1db2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1db5: mov_imm:
	regs[5] = 0xec41560e, opcode= 0x02
0x1dbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1dbe: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1dc1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1dc4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1dc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1dca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dd3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1dd9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1ddc: mov_imm:
	regs[5] = 0x150f8c1c, opcode= 0x02
0x1de2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1de5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1de8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1dee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1df4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1df7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1dfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1dfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e06: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e12: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e15: mov_imm:
	regs[5] = 0xa4011bef, opcode= 0x02
0x1e1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e1e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e21: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e24: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e33: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e39: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1e3c: mov_imm:
	regs[5] = 0xe3817234, opcode= 0x02
0x1e42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e45: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1e48: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e4e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e54: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e57: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e60: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e6c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e75: mov_imm:
	regs[5] = 0x55ec3954, opcode= 0x02
0x1e7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e84: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e8d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e90: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1e96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1e99: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ea5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1ea8: mov_imm:
	regs[5] = 0x94dce979, opcode= 0x02
0x1eae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1eb1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ec0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ec6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1eca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ecf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ed2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1ed5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1ed8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ee1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ee4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1ee7: mov_imm:
	regs[5] = 0x362da4c7, opcode= 0x02
0x1eed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ef0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1ef3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ef6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ef9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1efc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1eff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f05: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f0e: mov_imm:
	regs[5] = 0x9ed5e146, opcode= 0x02
0x1f15: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f1e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f23: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f32: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f35: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f3c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f44: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f48: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f50: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f53: mov_imm:
	regs[5] = 0x80699877, opcode= 0x02
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f62: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1f65: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f6e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1f74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1f77: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f7d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f86: mov_imm:
	regs[5] = 0x753f0ef9, opcode= 0x02
0x1f8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f8f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f98: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f9e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1fa4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1fa8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1fb0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1fb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fb6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fc2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1fc5: mov_imm:
	regs[5] = 0x3d88e9a4, opcode= 0x02
0x1fcb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1fd1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1fd4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1fd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x1fda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x1fdd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fe0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1fe3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1fe6: mov_imm:
	regs[5] = 0x7b0db32b, opcode= 0x02
0x1fed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ff2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ff5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ff8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2004: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x200a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x200e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2013: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2016: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2019: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2022: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x09
0x202b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x202e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2031: mov_imm:
	regs[5] = 0x9d9748fe, opcode= 0x02
0x2037: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x203a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2043: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x09
0x204c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x204f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2052: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x09
0x205b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x205e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2061: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2064: mov_imm:
	regs[5] = 0x5d0ed297, opcode= 0x02
0x206a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x206d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2070: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2076: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x207c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x207f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2082: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2085: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2088: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x208c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2091: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2094: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x09
0x209d: mov_imm:
	regs[5] = 0x743581c5, opcode= 0x02
0x20a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x20ac: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x20af: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x20b2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x20b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x20bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x20c1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x20c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20ca: mov_imm:
	regs[5] = 0xc6beaec4, opcode= 0x02
0x20d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x20d3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x20d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x20e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x20eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x20ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x20f4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x20f7: mov_imm:
	regs[5] = 0x42267515, opcode= 0x02
0x20fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2106: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2109: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2112: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x09
0x211b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x211e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2127: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x212a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2133: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2136: mov_imm:
	regs[5] = 0x8da67eaf, opcode= 0x02
0x213c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x213f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2148: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x214e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x09
0x215a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x215d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2160: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2163: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2166: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2169: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x216c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x216f: mov_imm:
	regs[5] = 0xaad14bb1, opcode= 0x02
0x2175: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2178: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2181: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2184: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2187: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2190: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2193: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2196: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2199: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21a2: mov_imm:
	regs[5] = 0xf534a8f4, opcode= 0x02
0x21a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x21ab: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x21ae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21ba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x21c3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x21cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21de: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x21e1: mov_imm:
	regs[5] = 0x782a8cbd, opcode= 0x02
0x21e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x21ea: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x21ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x21f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x21f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x21fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x21ff: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2202: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2205: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2208: mov_imm:
	regs[5] = 0xaa6bd968, opcode= 0x02
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2214: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2217: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2220: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x09
0x222c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2232: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2235: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2238: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x223b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x223e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2242: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2247: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x224a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x224d: mov_imm:
	regs[5] = 0x36a8790a, opcode= 0x02
0x2253: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2256: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2259: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2262: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2265: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2268: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x226b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x226e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2271: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2274: mov_imm:
	regs[5] = 0x86ad4779, opcode= 0x02
0x227a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x227d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2281: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2286: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x228c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2292: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2295: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2298: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x229b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x229e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x22aa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x22ad: mov_imm:
	regs[5] = 0x6d6c37a5, opcode= 0x02
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x22bc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x22c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x22d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x22e3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x22e6: mov_imm:
	regs[5] = 0xb621255f, opcode= 0x02
0x22ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x22ef: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x22f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2301: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2304: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2307: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x230a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x230d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2310: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2314: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2319: mov_imm:
	regs[5] = 0x3a3e2506, opcode= 0x02
0x231f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2328: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x232b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x232e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2331: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x09
0x233a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x233d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2340: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2349: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x234c: mov_imm:
	regs[5] = 0xca3f6026, opcode= 0x02
0x2352: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2355: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x09
0x235e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2364: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2370: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2373: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2376: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2379: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x237c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x237f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2388: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x238b: mov_imm:
	regs[5] = 0x3f24177e, opcode= 0x02
0x2391: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2394: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2397: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x239a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x239d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23aa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23af: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x23bb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23c4: mov_imm:
	regs[5] = 0x994ed229, opcode= 0x02
0x23ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x23cd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x23d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x23e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x23eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x23ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23fa: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x23fd: mov_imm:
	regs[5] = 0xd1596407, opcode= 0x02
0x2403: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2407: jmp_imm:
	pc += 0x1, opcode= 0x09
0x240c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x240f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2413: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2418: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x241b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x241f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2424: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2427: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x242a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x242d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2430: mov_imm:
	regs[5] = 0x272426e6, opcode= 0x02
0x2436: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x243f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2442: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x09
0x244e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2454: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x09
0x245d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2460: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2463: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2466: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2469: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x246c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2475: mov_imm:
	regs[5] = 0x2d7e025, opcode= 0x02
0x247b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x247e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2481: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2484: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2487: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x248a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x248d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2490: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2493: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2496: mov_imm:
	regs[5] = 0xbb5aaf71, opcode= 0x02
0x249c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24a5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x24a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x24c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24d8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24e1: mov_imm:
	regs[5] = 0x8c9ba18c, opcode= 0x02
0x24e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x24ea: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x24ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2502: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x09
0x250b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2514: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2517: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x251a: mov_imm:
	regs[5] = 0x455ef16c, opcode= 0x02
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2526: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2533: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2538: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x253e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2541: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2544: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2547: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x254a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x254d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2550: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2559: mov_imm:
	regs[5] = 0xc8f4fc4d, opcode= 0x02
0x255f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2562: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2565: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2568: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x256b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x256e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2577: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x257a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x257d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2580: mov_imm:
	regs[5] = 0x9c06331e, opcode= 0x02
0x2586: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x258f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2592: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2598: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x259e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x25a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x25a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x25b0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x25b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25b9: mov_imm:
	regs[5] = 0x36c348c0, opcode= 0x02
0x25bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x25c2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x25c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x25c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x25cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x25d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x25d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x25e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25f2: mov_imm:
	regs[5] = 0x32061dd3, opcode= 0x02
0x25f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x25fb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x25fe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x09
0x260a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2611: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2616: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2619: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x261c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2620: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2625: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x09
0x262e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2631: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2637: mov_imm:
	regs[5] = 0x2ba0811, opcode= 0x02
0x263d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2640: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2643: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2646: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x264a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x264f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2652: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2655: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2658: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x265b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x265e: mov_imm:
	regs[5] = 0xb353f7ee, opcode= 0x02
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x09
0x266a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x266d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2670: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2676: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x267c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x267f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2682: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2686: jmp_imm:
	pc += 0x1, opcode= 0x09
0x268b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2694: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2697: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x269a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x269d: mov_imm:
	regs[5] = 0x6fe7e769, opcode= 0x02
0x26a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26ac: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x26af: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x26bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x26c1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x26ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26d3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26dc: mov_imm:
	regs[5] = 0x6ed5940b, opcode= 0x02
0x26e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x26e5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x26e8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26f4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x26f7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x26fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2700: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2703: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x09
0x270c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2710: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2715: mov_imm:
	regs[5] = 0xa97cc11, opcode= 0x02
0x271b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x271e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2721: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2725: jmp_imm:
	pc += 0x1, opcode= 0x09
0x272a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2733: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x09
0x273c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2745: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x09
0x274e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2751: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2754: mov_imm:
	regs[5] = 0x4e6a6c4d, opcode= 0x02
0x275a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x275d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2766: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x276c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2778: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x277b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x277e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2787: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x278a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x278d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2791: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2796: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2799: mov_imm:
	regs[5] = 0x95fe6434, opcode= 0x02
0x279f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27a8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x27ab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27b4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x27ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x27bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x27c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27c9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x27cc: mov_imm:
	regs[5] = 0x48dd169d, opcode= 0x02
0x27d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x27d5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27de: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x27f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2800: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2805: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2809: jmp_imm:
	pc += 0x1, opcode= 0x09
0x280e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2812: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2817: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x281a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x281d: mov_imm:
	regs[5] = 0x6e694c43, opcode= 0x02
0x2823: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2826: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x282f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2838: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2841: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2844: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2848: jmp_imm:
	pc += 0x1, opcode= 0x09
0x284d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2850: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2853: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2856: mov_imm:
	regs[5] = 0x40a0583f, opcode= 0x02
0x285c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x285f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2862: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2868: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x286f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2874: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2877: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x287a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x287d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2881: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2886: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2889: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x288c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2895: mov_imm:
	regs[5] = 0xbb8ee36a, opcode= 0x02
0x289c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x28a4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x28a7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x28aa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x28b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x28b9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x28bc: mov_imm:
	regs[5] = 0xafb9d3ef, opcode= 0x02
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x28cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28d1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x28d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28e0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x28e3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x28e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x28e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x28ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28f2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x28f8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x28fb: mov_imm:
	regs[5] = 0x93bedc36, opcode= 0x02
0x2901: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2904: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2910: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2913: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2916: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x291a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x291f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2922: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2925: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2928: mov_imm:
	regs[5] = 0xc236d34e, opcode= 0x02
0x292e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2932: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2937: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2940: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2946: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x294d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2952: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x09
0x295b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x295e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2961: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x09
0x296a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x296d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2970: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2979: mov_imm:
	regs[5] = 0x95b6c70e, opcode= 0x02
0x297f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2982: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2985: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2989: jmp_imm:
	pc += 0x1, opcode= 0x09
0x298e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2991: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2994: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2998: jmp_imm:
	pc += 0x1, opcode= 0x09
0x299d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x29a3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x29a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29ac: mov_imm:
	regs[5] = 0x901d4645, opcode= 0x02
0x29b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29bb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x29be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29d0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29d9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x29dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x29e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x29e8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x29ee: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x29f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29f7: mov_imm:
	regs[5] = 0x818cc10, opcode= 0x02
0x29fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a06: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2a09: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a27: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a2d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a36: mov_imm:
	regs[5] = 0x88cacd84, opcode= 0x02
0x2a3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a3f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2a42: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a4e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a54: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a57: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a66: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a72: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2a75: mov_imm:
	regs[5] = 0x35645520, opcode= 0x02
0x2a7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a84: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2a87: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a8a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2a91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2a9a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a9f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2aa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2aa5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2aa8: mov_imm:
	regs[5] = 0x926934c3, opcode= 0x02
0x2aae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ab1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ac0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ac6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ac9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2acc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ad5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ade: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ae2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ae7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2aea: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2aed: mov_imm:
	regs[5] = 0x87c330fa, opcode= 0x02
0x2af3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2af6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2afa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b02: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b0b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b0f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b17: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b20: mov_imm:
	regs[5] = 0x50f48b8c, opcode= 0x02
0x2b26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b29: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b2c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b32: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b3e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b42: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b47: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b50: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b54: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b5c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b5f: mov_imm:
	regs[5] = 0x604bfe7d, opcode= 0x02
0x2b65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b6e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2b71: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b74: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2b7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2b7d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b89: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b8c: mov_imm:
	regs[5] = 0x309777ef, opcode= 0x02
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b9b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ba4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bb0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bbc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2bbf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2bc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2bc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2bc8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2bce: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2bd1: mov_imm:
	regs[5] = 0xa691d324, opcode= 0x02
0x2bd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2bda: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2bdd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2be0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2be3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2be6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2be9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2bef: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2bf2: mov_imm:
	regs[5] = 0x36dd55f1, opcode= 0x02
0x2bf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2bfb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c04: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c16: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c19: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c28: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c2e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c31: mov_imm:
	regs[5] = 0x78e73e91, opcode= 0x02
0x2c37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c3a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c3d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c40: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c55: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c5b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2c5e: mov_imm:
	regs[5] = 0xa00e00f6, opcode= 0x02
0x2c64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c67: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2c6a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c70: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c76: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c7f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2c86: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2c8e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c94: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c9d: mov_imm:
	regs[5] = 0xcc14fedd, opcode= 0x02
0x2ca3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ca6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2caf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2cb2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2cb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2cb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cc1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cc4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2cc7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2cca: mov_imm:
	regs[5] = 0x8015ee5d, opcode= 0x02
0x2cd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cd9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2cf1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2cf4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2cf7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2cfa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cfd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d06: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2d09: mov_imm:
	regs[5] = 0xb41ac649, opcode= 0x02
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d18: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d1b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d1e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d2d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d33: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d36: mov_imm:
	regs[5] = 0xb57d462c, opcode= 0x02
0x2d3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d3f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d48: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d4f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d54: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d5a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d5e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d63: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d72: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d7e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2d81: mov_imm:
	regs[5] = 0xe48625b5, opcode= 0x02
0x2d87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d8a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d8d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d90: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2da0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2da5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2da8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2dab: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2dae: mov_imm:
	regs[5] = 0x26380e7e, opcode= 0x02
0x2db5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2dbd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2dc0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2dc6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2dcc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2dcf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2dd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2dd5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2dd8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ddb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2dde: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2de1: mov_imm:
	regs[5] = 0x37a445c7, opcode= 0x02
0x2de7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2dea: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ded: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2df0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2df3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2df6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2df9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2dfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e00: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e05: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e09: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e0e: mov_imm:
	regs[5] = 0x2339423e, opcode= 0x02
0x2e14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e17: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e1a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e26: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e2c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e2f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e38: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e3b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e3e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2e41: mov_imm:
	regs[5] = 0x7f098512, opcode= 0x02
0x2e47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e4a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2e4d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e50: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e56: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e5a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e5f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e6b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e6e: mov_imm:
	regs[5] = 0x40489d6e, opcode= 0x02
0x2e74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e7d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e80: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e86: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e8c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e8f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2e95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2e98: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ea4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ead: mov_imm:
	regs[5] = 0xe2a28dcd, opcode= 0x02
0x2eb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ebc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ebf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ec8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ecc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ed1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2edd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ee0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ee3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ee6: mov_imm:
	regs[5] = 0xa46dc82e, opcode= 0x02
0x2eec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ef5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ef8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2efe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f04: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f07: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f10: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f1c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f1f: mov_imm:
	regs[5] = 0xdddd68e9, opcode= 0x02
0x2f25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f28: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2f2b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f2e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f3d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f43: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2f46: mov_imm:
	regs[5] = 0xfae5ecf3, opcode= 0x02
0x2f4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f55: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2f58: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f5e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f64: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f67: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2f6e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f7c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f80: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f88: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f8b: mov_imm:
	regs[5] = 0x283cb861, opcode= 0x02
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fa0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2fa4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fa9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2fac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2faf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x2fbb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fc7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2fca: mov_imm:
	regs[5] = 0xab76a52b, opcode= 0x02
0x2fd0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fd9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2fdc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fe2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fe9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ff1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ffa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x2ffd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3000: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3009: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x300c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x300f: mov_imm:
	regs[5] = 0x16c8a36e, opcode= 0x02
0x3016: jmp_imm:
	pc += 0x1, opcode= 0x09
0x301b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x301e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3021: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3024: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3027: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x302a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x302d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3030: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3033: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3036: mov_imm:
	regs[5] = 0xb9be9eda, opcode= 0x02
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3042: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3045: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x09
0x304e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3054: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3060: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3063: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3066: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3069: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x306c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x306f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3072: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3075: mov_imm:
	regs[5] = 0x55a0ad90, opcode= 0x02
0x307b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x307e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3081: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x09
0x308a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x308e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3093: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3096: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3099: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x309c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x309f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x30a2: mov_imm:
	regs[5] = 0x2bf7a02a, opcode= 0x02
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x30b1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x30b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x30c0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x30c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x30cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x30d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x30d8: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x30db: mov_imm:
	regs[5] = 0xf55d1942, opcode= 0x02
0x30e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ea: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x30ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x30f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x30f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x30f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x30f9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x30ff: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3102: mov_imm:
	regs[5] = 0x657ef7db, opcode= 0x02
0x3108: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x310b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x310e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3114: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x311b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3120: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3124: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3129: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x312c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x312f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3132: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3135: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x09
0x313e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3141: mov_imm:
	regs[5] = 0xd4f9a40e, opcode= 0x02
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x09
0x314d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3150: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3153: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3156: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3159: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3162: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3165: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3168: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x316b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x316e: mov_imm:
	regs[5] = 0x7e0005b3, opcode= 0x02
0x3175: jmp_imm:
	pc += 0x1, opcode= 0x09
0x317a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x317e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3183: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3187: jmp_imm:
	pc += 0x1, opcode= 0x09
0x318c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3192: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3198: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x319b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x319e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x31b0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x31b3: mov_imm:
	regs[5] = 0xb64e8f2e, opcode= 0x02
0x31b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x31bc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x31bf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x31c2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x31c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x31c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x31cb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x31d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31dd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x31e0: mov_imm:
	regs[5] = 0x5608b6c5, opcode= 0x02
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x31ef: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x31f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3201: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3207: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x320b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3210: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3213: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x09
0x321c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3220: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3225: mov_imm:
	regs[5] = 0x2fdcc42b, opcode= 0x02
0x322b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x322e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3232: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3237: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x323a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x323e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3243: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x09
0x324c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x324f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3252: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3255: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3258: mov_imm:
	regs[5] = 0x1bbb0888, opcode= 0x02
0x325e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3261: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3264: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x326a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3270: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3273: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x09
0x327c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3288: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x328b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3294: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3297: mov_imm:
	regs[5] = 0x167a947d, opcode= 0x02
0x329d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x32a0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x32a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x32a6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x32a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x32b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x32c1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32ca: mov_imm:
	regs[5] = 0xbd745a85, opcode= 0x02
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x32d9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x32f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x32fa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x09
0x330c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x330f: mov_imm:
	regs[5] = 0x894f1cf8, opcode= 0x02
0x3315: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3318: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x331b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x331e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3321: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3324: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3327: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3330: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3334: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3339: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3342: mov_imm:
	regs[5] = 0xf361e7ef, opcode= 0x02
0x3348: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x334c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3351: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3354: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3360: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3366: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3369: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x336c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3370: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3375: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x09
0x337e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3387: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x338a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x338e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3393: mov_imm:
	regs[5] = 0xed5363cc, opcode= 0x02
0x3399: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x339c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x339f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x33a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x33a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33b1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x33b7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x33ba: mov_imm:
	regs[5] = 0xe1e47a51, opcode= 0x02
0x33c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x33c3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33cc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33de: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33e1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x33e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x33ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x33f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33f6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x33f9: mov_imm:
	regs[5] = 0x6faf7eed, opcode= 0x02
0x33ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3402: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3405: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3408: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x340b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x340e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3411: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3414: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3417: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x341a: mov_imm:
	regs[5] = 0x40653750, opcode= 0x02
0x3420: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3423: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3426: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x342c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3438: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x343b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x343e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3441: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3444: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3447: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x344a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x344d: mov_imm:
	regs[5] = 0xf73428f3, opcode= 0x02
0x3453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3456: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3459: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x345c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3460: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3465: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3471: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3474: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3477: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3480: mov_imm:
	regs[5] = 0xf1a64278, opcode= 0x02
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x09
0x348c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3495: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3498: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x349e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34a4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x34a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x34b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34b6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x34c5: mov_imm:
	regs[5] = 0x368f83d8, opcode= 0x02
0x34cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x34ce: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x34d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x34d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x34d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x34da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34e3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x34e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34f2: mov_imm:
	regs[5] = 0xa96393f8, opcode= 0x02
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3501: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3504: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x350a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3510: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3514: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3519: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x351c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x351f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3528: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x352b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x352e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3537: mov_imm:
	regs[5] = 0x293e58bd, opcode= 0x02
0x353d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3541: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3546: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3549: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x354c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3550: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3555: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3558: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x355b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x355e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3561: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x09
0x356a: mov_imm:
	regs[5] = 0x576937ab, opcode= 0x02
0x3570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3573: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3576: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x357c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3588: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x358b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x358e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3594: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x09
0x359d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x35a0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x35a3: mov_imm:
	regs[5] = 0x4fab9657, opcode= 0x02
0x35aa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x35b2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x35b5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x35be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x35c1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35d3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x35d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35dc: mov_imm:
	regs[5] = 0x29e600a8, opcode= 0x02
0x35e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x35e5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x35e8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35ee: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35fa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3603: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3606: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3609: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x360c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3610: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3618: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x361c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3621: mov_imm:
	regs[5] = 0x73d6dbf4, opcode= 0x02
0x3627: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x362a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x362e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3633: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3636: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3639: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3645: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3649: jmp_imm:
	pc += 0x1, opcode= 0x09
0x364e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3652: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3657: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x365a: mov_imm:
	regs[5] = 0x67bf97e6, opcode= 0x02
0x3660: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3663: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3666: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x366c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3672: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3675: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3678: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x367b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x367e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3684: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3687: mov_imm:
	regs[5] = 0x3d403d58, opcode= 0x02
0x368d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3696: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x369a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x369f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x36a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x36a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36b1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x36b7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x36ba: mov_imm:
	regs[5] = 0xe25c34ed, opcode= 0x02
0x36c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x36c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36c9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36de: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x36e1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x36e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x36e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36f0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x36fc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3705: mov_imm:
	regs[5] = 0x45250e2a, opcode= 0x02
0x370b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x370e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3717: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x371a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x371d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x0a
0x3721: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3726: shr_regs:
	regs[3] >>= regs[21], opcode= 0x03
0x3729: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x372d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3732: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3735: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3738: mov_imm:
	regs[5] = 0x7dd14311, opcode= 0x02
0x373e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3741: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x09
0x374a: mov_imm:
	regs[30] = 0xa35cc76a, opcode= 0x02
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3756: mov_imm:
	regs[31] = 0xea974f15, opcode= 0x02
0x375d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3762: xor_regs:
	regs[0] ^= regs[30], opcode= 0x01
0x3765: xor_regs:
	regs[1] ^= regs[31], opcode= 0x01
max register index:31
