
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _659_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _659_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _659_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _663_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _663_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _673_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _673_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _674_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.394216   11.142081    6.140244   10.140244 ^ rst_n (in)
                                                         rst_n (net)
                     11.142081    0.000000   10.140244 ^ _674_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                             10.140244   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.800689   15.949311   library recovery time
                                             15.949311   data required time
---------------------------------------------------------------------------------------------
                                             15.949311   data required time
                                            -10.140244   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809068   slack (MET)


Startpoint: _659_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _659_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _659_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    91    0.308239    8.748029    6.444747    6.444747 ^ _659_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      8.748029    0.000000    6.444747 ^ _431_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004067    1.458890   -0.198407    6.246340 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _188_ (net)
                      1.458890    0.000000    6.246340 v _432_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003014    1.042932    0.638432    6.884772 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _056_ (net)
                      1.042932    0.000000    6.884772 ^ _659_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.884772   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _659_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.745929   19.004072   library setup time
                                             19.004072   data required time
---------------------------------------------------------------------------------------------
                                             19.004072   data required time
                                             -6.884772   data arrival time
---------------------------------------------------------------------------------------------
                                             12.119300   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.320548    0.872630    5.075545 ^ _379_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.320548    0.000000    5.075545 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.075545   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.628446   19.121555   library setup time
                                             19.121555   data required time
---------------------------------------------------------------------------------------------
                                             19.121555   data required time
                                             -5.075545   data arrival time
---------------------------------------------------------------------------------------------
                                             14.046009   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.018102    0.595946    0.449747    4.652662 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.595946    0.000000    4.652662 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.425363    0.381749    5.034411 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.425363    0.000000    5.034411 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034411   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650205   19.099796   library setup time
                                             19.099796   data required time
---------------------------------------------------------------------------------------------
                                             19.099796   data required time
                                             -5.034411   data arrival time
---------------------------------------------------------------------------------------------
                                             14.065385   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.018102    0.595946    0.449747    4.652662 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.595946    0.000000    4.652662 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.425363    0.381749    5.034411 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _005_ (net)
                      0.425363    0.000000    5.034411 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034411   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650205   19.099796   library setup time
                                             19.099796   data required time
---------------------------------------------------------------------------------------------
                                             19.099796   data required time
                                             -5.034411   data arrival time
---------------------------------------------------------------------------------------------
                                             14.065385   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.018102    0.595946    0.449747    4.652662 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.595946    0.000000    4.652662 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.425363    0.381749    5.034411 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.425363    0.000000    5.034411 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.034411   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650205   19.099796   library setup time
                                             19.099796   data required time
---------------------------------------------------------------------------------------------
                                             19.099796   data required time
                                             -5.034411   data arrival time
---------------------------------------------------------------------------------------------
                                             14.065385   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _663_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012808    0.448048    0.202915    4.202915 ^ ena (in)
                                                         ena (net)
                      0.448048    0.000000    4.202915 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.018102    0.595946    0.449747    4.652662 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.595946    0.000000    4.652662 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.429718    0.374290    5.026953 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.429718    0.000000    5.026953 ^ _663_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.026953   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.651109   19.098892   library setup time
                                             19.098892   data required time
---------------------------------------------------------------------------------------------
                                             19.098892   data required time
                                             -5.026953   data arrival time
---------------------------------------------------------------------------------------------
                                             14.071939   slack (MET)



