 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:50:27 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.42       0.42 f
  U716/Y (NBUFFX8_RVT)                     0.26       0.68 f
  U728/Y (XOR2X1_RVT)                      0.37       1.05 r
  U729/Y (NOR2X0_RVT)                      0.21       1.25 f
  U739/Y (OAI21X1_RVT)                     0.30       1.55 r
  U740/Y (AOI21X1_RVT)                     0.17       1.72 f
  U748/Y (OAI21X1_RVT)                     0.31       2.02 r
  U787/Y (AOI21X1_RVT)                     0.22       2.24 f
  U819/Y (OAI21X1_RVT)                     0.30       2.55 r
  U948/Y (AO21X1_RVT)                      0.20       2.74 r
  U1484/CO (FADDX1_RVT)                    0.25       2.99 r
  U1490/CO (FADDX1_RVT)                    0.26       3.25 r
  U1496/CO (FADDX1_RVT)                    0.26       3.51 r
  U1502/CO (FADDX1_RVT)                    0.26       3.77 r
  U1508/CO (FADDX1_RVT)                    0.26       4.03 r
  U1519/CO (FADDX1_RVT)                    0.24       4.27 r
  U1522/Y (XOR2X1_RVT)                     0.31       4.57 f
  U1523/Y (NAND2X0_RVT)                    0.12       4.70 r
  U1527/Y (NAND4X0_RVT)                    0.12       4.82 f
  Delay3_out1_reg[63]/D (DFFX1_RVT)        0.00       4.82 f
  data arrival time                                   4.82

  clock clk (rise edge)                    5.50       5.50
  clock network delay (ideal)              0.00       5.50
  Delay3_out1_reg[63]/CLK (DFFX1_RVT)      0.00       5.50 r
  library setup time                      -0.21       5.29
  data required time                                  5.29
  -----------------------------------------------------------
  data required time                                  5.29
  data arrival time                                  -4.82
  -----------------------------------------------------------
  slack (MET)                                         0.47


1
