library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_signed.all;
use ieee.std_logic_textio.all;
use std.textio.all;

entity flipflop is
port ( d, clk, en : in std_logic;
	   q 		  : out std_logic
);
end flipflop;

architecture arch of flipflop is
begin
process(clk)
begin
if(rising_edge(clk) and clk = '1' and en = '1'){
	q <= d;
end if;
end process;
end arch;