#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x56215dc5d000 .scope module, "banco_final_logic" "banco_final_logic" 2 4;
 .timescale 0 0;
v0x56215dcb02f0_0 .net "D0_pop", 0 0, v0x56215dcaf4d0_0;  1 drivers
v0x56215dcb03b0_0 .net "D1_pop", 0 0, v0x56215dcaf5c0_0;  1 drivers
v0x56215dcb0470_0 .net "clk", 0 0, v0x56215dcaf6d0_0;  1 drivers
v0x56215dcb0510_0 .net "data_out_D0", 5 0, v0x56215dca88e0_0;  1 drivers
v0x56215dcb05b0_0 .net "data_out_D1", 5 0, v0x56215dcaa850_0;  1 drivers
v0x56215dcb0650_0 .net "data_out_VC0", 5 0, v0x56215dcaf9a0_0;  1 drivers
v0x56215dcb07a0_0 .net "data_out_VC1", 5 0, v0x56215dcafa60_0;  1 drivers
v0x56215dcb08f0_0 .net "empty_fifo_VC0", 0 0, v0x56215dcafb20_0;  1 drivers
v0x56215dcb0990_0 .net "empty_fifo_VC1", 0 0, v0x56215dcafc50_0;  1 drivers
v0x56215dcb0ac0_0 .net "error_D0", 0 0, L_0x56215dcc1430;  1 drivers
v0x56215dcb0b60_0 .net "error_D1", 0 0, L_0x56215dcc2200;  1 drivers
v0x56215dcb0c00_0 .net "pop_VC0_fifo", 0 0, v0x56215dcac900_0;  1 drivers
v0x56215dcb0d30_0 .net "pop_VC1_fifo", 0 0, v0x56215dcaca90_0;  1 drivers
v0x56215dcb0e60_0 .net "reset_L", 0 0, v0x56215dcb0090_0;  1 drivers
S_0x56215dc5d190 .scope module, "final_logic_cond" "final_logic" 2 9, 3 5 0, S_0x56215dc5d000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "data_out_VC0";
    .port_info 1 /INPUT 6 "data_out_VC1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 1 "empty_fifo_VC0";
    .port_info 5 /INPUT 1 "empty_fifo_VC1";
    .port_info 6 /INPUT 1 "D0_pop";
    .port_info 7 /INPUT 1 "D1_pop";
    .port_info 8 /OUTPUT 6 "data_out_D0";
    .port_info 9 /OUTPUT 6 "data_out_D1";
    .port_info 10 /OUTPUT 1 "pop_VC0_fifo";
    .port_info 11 /OUTPUT 1 "pop_VC1_fifo";
    .port_info 12 /OUTPUT 1 "error_D1";
    .port_info 13 /OUTPUT 1 "error_D0";
P_0x56215dc8a620 .param/l "address_width" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x56215dc8a660 .param/l "data_width" 0 3 6, +C4<00000000000000000000000000000110>;
v0x56215dcadc70_0 .net "D0_out", 5 0, v0x56215dcab800_0;  1 drivers
v0x56215dcadd50_0 .net "D0_pop", 0 0, v0x56215dcaf4d0_0;  alias, 1 drivers
v0x56215dcade10_0 .net "D1_out", 5 0, v0x56215dcab9b0_0;  1 drivers
v0x56215dcadeb0_0 .net "D1_pop", 0 0, v0x56215dcaf5c0_0;  alias, 1 drivers
v0x56215dcadf80_0 .net "almost_empty_fifo_D0", 0 0, L_0x56215dcc1720;  1 drivers
v0x56215dcae070_0 .net "almost_empty_fifo_D1", 0 0, L_0x56215dcc2600;  1 drivers
v0x56215dcae140_0 .net "clk", 0 0, v0x56215dcaf6d0_0;  alias, 1 drivers
v0x56215dcae1e0_0 .net "data_out_D0", 5 0, v0x56215dca88e0_0;  alias, 1 drivers
v0x56215dcae2b0_0 .net "data_out_D1", 5 0, v0x56215dcaa850_0;  alias, 1 drivers
v0x56215dcae410_0 .net "data_out_VC0", 5 0, v0x56215dcaf9a0_0;  alias, 1 drivers
v0x56215dcae4b0_0 .net "data_out_VC1", 5 0, v0x56215dcafa60_0;  alias, 1 drivers
v0x56215dcae5a0_0 .net "empty_fifo_D0", 0 0, L_0x56215dcc1160;  1 drivers
v0x56215dcae640_0 .net "empty_fifo_D1", 0 0, L_0x56215dcc1f80;  1 drivers
v0x56215dcae6e0_0 .net "empty_fifo_VC0", 0 0, v0x56215dcafb20_0;  alias, 1 drivers
v0x56215dcae780_0 .net "empty_fifo_VC1", 0 0, v0x56215dcafc50_0;  alias, 1 drivers
v0x56215dcae820_0 .net "error_D0", 0 0, L_0x56215dcc1430;  alias, 1 drivers
v0x56215dcae8f0_0 .net "error_D1", 0 0, L_0x56215dcc2200;  alias, 1 drivers
v0x56215dcaead0_0 .net "full_fifo_D0", 0 0, L_0x56215dcc0fd0;  1 drivers
v0x56215dcaeba0_0 .net "full_fifo_D1", 0 0, L_0x56215dcc1cb0;  1 drivers
v0x56215dcaec70_0 .net "fulloralmostfull_D0", 0 0, L_0x56215dcc1a80;  1 drivers
v0x56215dcaed10_0 .net "fulloralmostfull_D1", 0 0, L_0x56215dcc28d0;  1 drivers
v0x56215dcaedb0_0 .net "pop_VC0_fifo", 0 0, v0x56215dcac900_0;  alias, 1 drivers
v0x56215dcaeea0_0 .net "pop_VC1_fifo", 0 0, v0x56215dcaca90_0;  alias, 1 drivers
v0x56215dcaef90_0 .net "reset_L", 0 0, v0x56215dcb0090_0;  alias, 1 drivers
o0x7fb23fceb528 .functor BUFZ 1, C4<z>; HiZ drive
v0x56215dcaf030_0 .net "wr_enable", 0 0, o0x7fb23fceb528;  0 drivers
S_0x56215dc4e690 .scope module, "u_D0_fifo" "D0_fifo" 3 34, 4 1 0, S_0x56215dc5d190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "wr_enable";
    .port_info 3 /INPUT 1 "rd_enable";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /OUTPUT 1 "full_fifo_D0";
    .port_info 6 /OUTPUT 1 "empty_fifo_D0";
    .port_info 7 /OUTPUT 1 "almost_full_fifo_D0";
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_D0";
    .port_info 9 /OUTPUT 1 "error_D0";
    .port_info 10 /OUTPUT 6 "data_out_D0";
P_0x56215dc8b8e0 .param/l "address_width" 0 4 3, +C4<00000000000000000000000000000010>;
P_0x56215dc8b920 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000000110>;
P_0x56215dc8b960 .param/l "size_fifo" 0 4 16, +C4<00000000000000000000000000000100>;
v0x56215dc79940_0 .net *"_ivl_0", 31 0, L_0x56215dcb0f00;  1 drivers
L_0x7fb23fca20a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dc79070_0 .net *"_ivl_11", 28 0, L_0x7fb23fca20a8;  1 drivers
L_0x7fb23fca20f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dc88250_0 .net/2u *"_ivl_12", 31 0, L_0x7fb23fca20f0;  1 drivers
v0x56215dc89090_0 .net *"_ivl_16", 31 0, L_0x56215dcc12f0;  1 drivers
L_0x7fb23fca2138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dc8a010_0 .net *"_ivl_19", 28 0, L_0x7fb23fca2138;  1 drivers
L_0x7fb23fca2180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56215dc80610_0 .net/2u *"_ivl_20", 31 0, L_0x7fb23fca2180;  1 drivers
v0x56215dc81450_0 .net *"_ivl_24", 31 0, L_0x56215dcc15f0;  1 drivers
L_0x7fb23fca21c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dca7de0_0 .net *"_ivl_27", 28 0, L_0x7fb23fca21c8;  1 drivers
L_0x7fb23fca2210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56215dca7ec0_0 .net/2u *"_ivl_28", 31 0, L_0x7fb23fca2210;  1 drivers
L_0x7fb23fca2018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dca7fa0_0 .net *"_ivl_3", 28 0, L_0x7fb23fca2018;  1 drivers
v0x56215dca8080_0 .net *"_ivl_32", 31 0, L_0x56215dcc1900;  1 drivers
L_0x7fb23fca2258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dca8160_0 .net *"_ivl_35", 28 0, L_0x7fb23fca2258;  1 drivers
L_0x7fb23fca22a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56215dca8240_0 .net/2u *"_ivl_36", 31 0, L_0x7fb23fca22a0;  1 drivers
L_0x7fb23fca2060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56215dca8320_0 .net/2u *"_ivl_4", 31 0, L_0x7fb23fca2060;  1 drivers
v0x56215dca8400_0 .net *"_ivl_8", 31 0, L_0x56215dcc1070;  1 drivers
v0x56215dca84e0_0 .net "almost_empty_fifo_D0", 0 0, L_0x56215dcc1720;  alias, 1 drivers
v0x56215dca85a0_0 .net "almost_full_fifo_D0", 0 0, L_0x56215dcc1a80;  alias, 1 drivers
v0x56215dca8660_0 .net "clk", 0 0, v0x56215dcaf6d0_0;  alias, 1 drivers
v0x56215dca8720_0 .var "cnt", 2 0;
v0x56215dca8800_0 .net "data_in", 5 0, v0x56215dcab800_0;  alias, 1 drivers
v0x56215dca88e0_0 .var "data_out_D0", 5 0;
v0x56215dca89c0_0 .net "empty_fifo_D0", 0 0, L_0x56215dcc1160;  alias, 1 drivers
v0x56215dca8a80_0 .net "error_D0", 0 0, L_0x56215dcc1430;  alias, 1 drivers
v0x56215dca8b40_0 .net "full_fifo_D0", 0 0, L_0x56215dcc0fd0;  alias, 1 drivers
v0x56215dca8c00 .array "mem", 3 0, 5 0;
v0x56215dca8cc0_0 .net "rd_enable", 0 0, v0x56215dcaf4d0_0;  alias, 1 drivers
v0x56215dca8d80_0 .var "rd_ptr", 1 0;
v0x56215dca8e60_0 .net "reset_L", 0 0, v0x56215dcb0090_0;  alias, 1 drivers
v0x56215dca8f20_0 .net "wr_enable", 0 0, o0x7fb23fceb528;  alias, 0 drivers
v0x56215dca8fe0_0 .var "wr_ptr", 1 0;
E_0x56215dc53d30 .event posedge, v0x56215dca8660_0;
L_0x56215dcb0f00 .concat [ 3 29 0 0], v0x56215dca8720_0, L_0x7fb23fca2018;
L_0x56215dcc0fd0 .cmp/eq 32, L_0x56215dcb0f00, L_0x7fb23fca2060;
L_0x56215dcc1070 .concat [ 3 29 0 0], v0x56215dca8720_0, L_0x7fb23fca20a8;
L_0x56215dcc1160 .cmp/eq 32, L_0x56215dcc1070, L_0x7fb23fca20f0;
L_0x56215dcc12f0 .concat [ 3 29 0 0], v0x56215dca8720_0, L_0x7fb23fca2138;
L_0x56215dcc1430 .cmp/gt 32, L_0x56215dcc12f0, L_0x7fb23fca2180;
L_0x56215dcc15f0 .concat [ 3 29 0 0], v0x56215dca8720_0, L_0x7fb23fca21c8;
L_0x56215dcc1720 .cmp/eq 32, L_0x56215dcc15f0, L_0x7fb23fca2210;
L_0x56215dcc1900 .concat [ 3 29 0 0], v0x56215dca8720_0, L_0x7fb23fca2258;
L_0x56215dcc1a80 .cmp/eq 32, L_0x56215dcc1900, L_0x7fb23fca22a0;
S_0x56215dca9220 .scope module, "u_D1_fifo" "D1_fifo" 3 48, 5 1 0, S_0x56215dc5d190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_L";
    .port_info 2 /INPUT 1 "wr_enable";
    .port_info 3 /INPUT 1 "rd_enable";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /OUTPUT 1 "full_fifo_D1";
    .port_info 6 /OUTPUT 1 "empty_fifo_D1";
    .port_info 7 /OUTPUT 1 "almost_full_fifo_D1";
    .port_info 8 /OUTPUT 1 "almost_empty_fifo_D1";
    .port_info 9 /OUTPUT 1 "error_D1";
    .port_info 10 /OUTPUT 6 "data_out_D1";
P_0x56215dc8d5d0 .param/l "address_width" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x56215dc8d610 .param/l "data_width" 0 5 2, +C4<00000000000000000000000000000110>;
P_0x56215dc8d650 .param/l "size_fifo" 0 5 16, +C4<00000000000000000000000000000100>;
v0x56215dca9600_0 .net *"_ivl_0", 31 0, L_0x56215dcc1c10;  1 drivers
L_0x7fb23fca2378 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dca96e0_0 .net *"_ivl_11", 28 0, L_0x7fb23fca2378;  1 drivers
L_0x7fb23fca23c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dca97c0_0 .net/2u *"_ivl_12", 31 0, L_0x7fb23fca23c0;  1 drivers
v0x56215dca98b0_0 .net *"_ivl_16", 31 0, L_0x56215dcc2110;  1 drivers
L_0x7fb23fca2408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dca9990_0 .net *"_ivl_19", 28 0, L_0x7fb23fca2408;  1 drivers
L_0x7fb23fca2450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56215dca9ac0_0 .net/2u *"_ivl_20", 31 0, L_0x7fb23fca2450;  1 drivers
v0x56215dca9ba0_0 .net *"_ivl_24", 31 0, L_0x56215dcc23c0;  1 drivers
L_0x7fb23fca2498 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dca9c80_0 .net *"_ivl_27", 28 0, L_0x7fb23fca2498;  1 drivers
L_0x7fb23fca24e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56215dca9d60_0 .net/2u *"_ivl_28", 31 0, L_0x7fb23fca24e0;  1 drivers
L_0x7fb23fca22e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dca9e40_0 .net *"_ivl_3", 28 0, L_0x7fb23fca22e8;  1 drivers
v0x56215dca9f20_0 .net *"_ivl_32", 31 0, L_0x56215dcc27e0;  1 drivers
L_0x7fb23fca2528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56215dcaa000_0 .net *"_ivl_35", 28 0, L_0x7fb23fca2528;  1 drivers
L_0x7fb23fca2570 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56215dcaa0e0_0 .net/2u *"_ivl_36", 31 0, L_0x7fb23fca2570;  1 drivers
L_0x7fb23fca2330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56215dcaa1c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb23fca2330;  1 drivers
v0x56215dcaa2a0_0 .net *"_ivl_8", 31 0, L_0x56215dcc1e40;  1 drivers
v0x56215dcaa380_0 .net "almost_empty_fifo_D1", 0 0, L_0x56215dcc2600;  alias, 1 drivers
v0x56215dcaa440_0 .net "almost_full_fifo_D1", 0 0, L_0x56215dcc28d0;  alias, 1 drivers
v0x56215dcaa610_0 .net "clk", 0 0, v0x56215dcaf6d0_0;  alias, 1 drivers
v0x56215dcaa6b0_0 .var "cnt", 2 0;
v0x56215dcaa770_0 .net "data_in", 5 0, v0x56215dcab9b0_0;  alias, 1 drivers
v0x56215dcaa850_0 .var "data_out_D1", 5 0;
v0x56215dcaa930_0 .net "empty_fifo_D1", 0 0, L_0x56215dcc1f80;  alias, 1 drivers
v0x56215dcaa9f0_0 .net "error_D1", 0 0, L_0x56215dcc2200;  alias, 1 drivers
v0x56215dcaaab0_0 .net "full_fifo_D1", 0 0, L_0x56215dcc1cb0;  alias, 1 drivers
v0x56215dcaab70 .array "mem", 3 0, 5 0;
v0x56215dcaac30_0 .net "rd_enable", 0 0, v0x56215dcaf5c0_0;  alias, 1 drivers
v0x56215dcaacf0_0 .var "rd_ptr", 1 0;
v0x56215dcaadd0_0 .net "reset_L", 0 0, v0x56215dcb0090_0;  alias, 1 drivers
v0x56215dcaaea0_0 .net "wr_enable", 0 0, o0x7fb23fceb528;  alias, 0 drivers
v0x56215dcaaf70_0 .var "wr_ptr", 1 0;
L_0x56215dcc1c10 .concat [ 3 29 0 0], v0x56215dcaa6b0_0, L_0x7fb23fca22e8;
L_0x56215dcc1cb0 .cmp/eq 32, L_0x56215dcc1c10, L_0x7fb23fca2330;
L_0x56215dcc1e40 .concat [ 3 29 0 0], v0x56215dcaa6b0_0, L_0x7fb23fca2378;
L_0x56215dcc1f80 .cmp/eq 32, L_0x56215dcc1e40, L_0x7fb23fca23c0;
L_0x56215dcc2110 .concat [ 3 29 0 0], v0x56215dcaa6b0_0, L_0x7fb23fca2408;
L_0x56215dcc2200 .cmp/gt 32, L_0x56215dcc2110, L_0x7fb23fca2450;
L_0x56215dcc23c0 .concat [ 3 29 0 0], v0x56215dcaa6b0_0, L_0x7fb23fca2498;
L_0x56215dcc2600 .cmp/eq 32, L_0x56215dcc23c0, L_0x7fb23fca24e0;
L_0x56215dcc27e0 .concat [ 3 29 0 0], v0x56215dcaa6b0_0, L_0x7fb23fca2528;
L_0x56215dcc28d0 .cmp/eq 32, L_0x56215dcc27e0, L_0x7fb23fca2570;
S_0x56215dcab1d0 .scope module, "u_arbitro_enrutamiento" "arbitro_enrutamiento" 3 19, 6 5 0, S_0x56215dc5d190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "VC0";
    .port_info 1 /INPUT 6 "VC1";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 1 "VC0_empty";
    .port_info 5 /INPUT 1 "VC1_empty";
    .port_info 6 /INPUT 1 "D1_pause";
    .port_info 7 /INPUT 1 "D0_pause";
    .port_info 8 /OUTPUT 1 "VC1_pop";
    .port_info 9 /OUTPUT 1 "VC0_pop";
    .port_info 10 /OUTPUT 1 "D0_push";
    .port_info 11 /OUTPUT 1 "D1_push";
    .port_info 12 /OUTPUT 6 "D0_out";
    .port_info 13 /OUTPUT 6 "D1_out";
v0x56215dcacdf0_0 .net "D0_out", 5 0, v0x56215dcab800_0;  alias, 1 drivers
v0x56215dcaced0_0 .net "D0_pause", 0 0, L_0x56215dcc1a80;  alias, 1 drivers
v0x56215dcacfe0_0 .net "D0_push", 0 0, v0x56215dcab910_0;  1 drivers
v0x56215dcad080_0 .net "D1_out", 5 0, v0x56215dcab9b0_0;  alias, 1 drivers
v0x56215dcad170_0 .net "D1_pause", 0 0, L_0x56215dcc28d0;  alias, 1 drivers
v0x56215dcad2b0_0 .net "D1_push", 0 0, v0x56215dcabab0_0;  1 drivers
v0x56215dcad350_0 .net "VC0", 5 0, v0x56215dcaf9a0_0;  alias, 1 drivers
v0x56215dcad3f0_0 .net "VC0_empty", 0 0, v0x56215dcafb20_0;  alias, 1 drivers
v0x56215dcad4e0_0 .net "VC0_pop", 0 0, v0x56215dcac900_0;  alias, 1 drivers
v0x56215dcad610_0 .net "VC1", 5 0, v0x56215dcafa60_0;  alias, 1 drivers
v0x56215dcad6b0_0 .net "VC1_empty", 0 0, v0x56215dcafc50_0;  alias, 1 drivers
v0x56215dcad750_0 .net "VC1_pop", 0 0, v0x56215dcaca90_0;  alias, 1 drivers
v0x56215dcad7f0_0 .net "clk", 0 0, v0x56215dcaf6d0_0;  alias, 1 drivers
v0x56215dcad920_0 .net "pop_delay_VC0", 0 0, v0x56215dcacbd0_0;  1 drivers
v0x56215dcad9c0_0 .net "pop_delay_VC1", 0 0, v0x56215dcacca0_0;  1 drivers
v0x56215dcadab0_0 .net "reset_L", 0 0, v0x56215dcb0090_0;  alias, 1 drivers
S_0x56215dcab4f0 .scope module, "u_arbitro_muxes" "arbitro_mux" 6 13, 7 1 0, S_0x56215dcab1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_L";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 6 "VC0";
    .port_info 3 /INPUT 6 "VC1";
    .port_info 4 /INPUT 1 "pop_delay_VC0";
    .port_info 5 /INPUT 1 "pop_delay_VC1";
    .port_info 6 /INPUT 1 "VC0_empty";
    .port_info 7 /INPUT 1 "VC1_empty";
    .port_info 8 /OUTPUT 6 "D0_out";
    .port_info 9 /OUTPUT 6 "D1_out";
    .port_info 10 /OUTPUT 1 "D0_push";
    .port_info 11 /OUTPUT 1 "D1_push";
v0x56215dcab800_0 .var "D0_out", 5 0;
v0x56215dcab910_0 .var "D0_push", 0 0;
v0x56215dcab9b0_0 .var "D1_out", 5 0;
v0x56215dcabab0_0 .var "D1_push", 0 0;
v0x56215dcabb50_0 .net "VC0", 5 0, v0x56215dcaf9a0_0;  alias, 1 drivers
v0x56215dcabc80_0 .net "VC0_empty", 0 0, v0x56215dcafb20_0;  alias, 1 drivers
v0x56215dcabd40_0 .net "VC1", 5 0, v0x56215dcafa60_0;  alias, 1 drivers
v0x56215dcabe20_0 .net "VC1_empty", 0 0, v0x56215dcafc50_0;  alias, 1 drivers
v0x56215dcabee0_0 .net "clk", 0 0, v0x56215dcaf6d0_0;  alias, 1 drivers
v0x56215dcabf80_0 .net "pop_delay_VC0", 0 0, v0x56215dcacbd0_0;  alias, 1 drivers
v0x56215dcac040_0 .net "pop_delay_VC1", 0 0, v0x56215dcacca0_0;  alias, 1 drivers
v0x56215dcac100_0 .net "reset_L", 0 0, v0x56215dcb0090_0;  alias, 1 drivers
S_0x56215dcac370 .scope module, "u_logica_pops" "logica_pops" 6 39, 8 1 0, S_0x56215dcab1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "VC0_empty";
    .port_info 1 /INPUT 1 "VC1_empty";
    .port_info 2 /INPUT 1 "D0_pause";
    .port_info 3 /INPUT 1 "D1_pause";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 1 "VC0_pop";
    .port_info 6 /OUTPUT 1 "VC1_pop";
    .port_info 7 /OUTPUT 1 "pop_delay_VC0";
    .port_info 8 /OUTPUT 1 "pop_delay_VC1";
v0x56215dcac6d0_0 .net "D0_pause", 0 0, L_0x56215dcc1a80;  alias, 1 drivers
v0x56215dcac790_0 .net "D1_pause", 0 0, L_0x56215dcc28d0;  alias, 1 drivers
v0x56215dcac830_0 .net "VC0_empty", 0 0, v0x56215dcafb20_0;  alias, 1 drivers
v0x56215dcac900_0 .var "VC0_pop", 0 0;
v0x56215dcac9a0_0 .net "VC1_empty", 0 0, v0x56215dcafc50_0;  alias, 1 drivers
v0x56215dcaca90_0 .var "VC1_pop", 0 0;
v0x56215dcacb30_0 .net "clk", 0 0, v0x56215dcaf6d0_0;  alias, 1 drivers
v0x56215dcacbd0_0 .var "pop_delay_VC0", 0 0;
v0x56215dcacca0_0 .var "pop_delay_VC1", 0 0;
E_0x56215dc56260 .event edge, v0x56215dca85a0_0, v0x56215dcaa440_0, v0x56215dcabe20_0, v0x56215dcabc80_0;
S_0x56215dcaf170 .scope module, "probador_final_logic" "probador_final_logic" 2 27, 9 1 0, S_0x56215dc5d000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "data_out_VC0";
    .port_info 1 /OUTPUT 6 "data_out_VC1";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "reset_L";
    .port_info 4 /OUTPUT 1 "empty_fifo_VC0";
    .port_info 5 /OUTPUT 1 "empty_fifo_VC1";
    .port_info 6 /OUTPUT 1 "D0_pop";
    .port_info 7 /OUTPUT 1 "D1_pop";
    .port_info 8 /INPUT 6 "data_out_D0";
    .port_info 9 /INPUT 6 "data_out_D1";
    .port_info 10 /INPUT 1 "pop_VC0_fifo";
    .port_info 11 /INPUT 1 "pop_VC1_fifo";
    .port_info 12 /INPUT 1 "error_D0";
    .port_info 13 /INPUT 1 "error_D1";
v0x56215dcaf4d0_0 .var "D0_pop", 0 0;
v0x56215dcaf5c0_0 .var "D1_pop", 0 0;
v0x56215dcaf6d0_0 .var "clk", 0 0;
v0x56215dcaf770_0 .net "data_out_D0", 5 0, v0x56215dca88e0_0;  alias, 1 drivers
v0x56215dcaf860_0 .net "data_out_D1", 5 0, v0x56215dcaa850_0;  alias, 1 drivers
v0x56215dcaf9a0_0 .var "data_out_VC0", 5 0;
v0x56215dcafa60_0 .var "data_out_VC1", 5 0;
v0x56215dcafb20_0 .var "empty_fifo_VC0", 0 0;
v0x56215dcafc50_0 .var "empty_fifo_VC1", 0 0;
v0x56215dcafe10_0 .net "error_D0", 0 0, L_0x56215dcc1430;  alias, 1 drivers
v0x56215dcafeb0_0 .net "error_D1", 0 0, L_0x56215dcc2200;  alias, 1 drivers
v0x56215dcaff50_0 .net "pop_VC0_fifo", 0 0, v0x56215dcac900_0;  alias, 1 drivers
v0x56215dcafff0_0 .net "pop_VC1_fifo", 0 0, v0x56215dcaca90_0;  alias, 1 drivers
v0x56215dcb0090_0 .var "reset_L", 0 0;
    .scope S_0x56215dcab4f0;
T_0 ;
    %wait E_0x56215dc53d30;
    %load/vec4 v0x56215dcac100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcab910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcabab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56215dcabc80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56215dcabf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x56215dcabb50_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x56215dcabb50_0;
    %assign/vec4 v0x56215dcab800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcab910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcabab0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x56215dcabb50_0;
    %assign/vec4 v0x56215dcab9b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcabab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcab910_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcab910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcabab0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x56215dcabe20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x56215dcac040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x56215dcabd40_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v0x56215dcabd40_0;
    %assign/vec4 v0x56215dcab800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcab910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcabab0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x56215dcabd40_0;
    %assign/vec4 v0x56215dcab9b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcab910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcabab0_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcab910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcabab0_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcab9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcab910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcabab0_0, 0;
T_0.9 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56215dcac370;
T_1 ;
    %wait E_0x56215dc53d30;
    %load/vec4 v0x56215dcac900_0;
    %assign/vec4 v0x56215dcacbd0_0, 0;
    %load/vec4 v0x56215dcaca90_0;
    %assign/vec4 v0x56215dcacca0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56215dcac370;
T_2 ;
    %wait E_0x56215dc56260;
    %load/vec4 v0x56215dcac6d0_0;
    %load/vec4 v0x56215dcac790_0;
    %or;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x56215dcac9a0_0;
    %inv;
    %load/vec4 v0x56215dcac830_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56215dcaca90_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56215dcaca90_0, 0, 1;
T_2.3 ;
    %load/vec4 v0x56215dcac830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56215dcac900_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56215dcac900_0, 0, 1;
T_2.5 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56215dcac900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56215dcaca90_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56215dc4e690;
T_3 ;
    %wait E_0x56215dc53d30;
    %load/vec4 v0x56215dca8e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56215dca8fe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56215dca8f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x56215dca8800_0;
    %load/vec4 v0x56215dca8fe0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56215dca8c00, 0, 4;
    %load/vec4 v0x56215dca8fe0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56215dca8fe0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56215dc4e690;
T_4 ;
    %wait E_0x56215dc53d30;
    %load/vec4 v0x56215dca8e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56215dca8d80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dca88e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56215dca8cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x56215dca8d80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56215dca8c00, 4;
    %assign/vec4 v0x56215dca88e0_0, 0;
    %load/vec4 v0x56215dca8d80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56215dca8d80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dca88e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56215dc4e690;
T_5 ;
    %wait E_0x56215dc53d30;
    %load/vec4 v0x56215dca8e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56215dca8720_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56215dca8f20_0;
    %load/vec4 v0x56215dca8cc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %load/vec4 v0x56215dca8720_0;
    %assign/vec4 v0x56215dca8720_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x56215dca8720_0;
    %assign/vec4 v0x56215dca8720_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x56215dca8720_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56215dca8720_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x56215dca8720_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56215dca8720_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x56215dca8720_0;
    %assign/vec4 v0x56215dca8720_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56215dca9220;
T_6 ;
    %wait E_0x56215dc53d30;
    %load/vec4 v0x56215dcaadd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56215dcaaf70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56215dcaaea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x56215dcaa770_0;
    %load/vec4 v0x56215dcaaf70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56215dcaab70, 0, 4;
    %load/vec4 v0x56215dcaaf70_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56215dcaaf70_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56215dca9220;
T_7 ;
    %wait E_0x56215dc53d30;
    %load/vec4 v0x56215dcaadd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56215dcaacf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcaa850_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56215dcaac30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x56215dcaacf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x56215dcaab70, 4;
    %assign/vec4 v0x56215dcaa850_0, 0;
    %load/vec4 v0x56215dcaacf0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56215dcaacf0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x56215dcaa850_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56215dca9220;
T_8 ;
    %wait E_0x56215dc53d30;
    %load/vec4 v0x56215dcaadd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56215dcaa6b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56215dcaaea0_0;
    %load/vec4 v0x56215dcaac30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %load/vec4 v0x56215dcaa6b0_0;
    %assign/vec4 v0x56215dcaa6b0_0, 0;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0x56215dcaa6b0_0;
    %assign/vec4 v0x56215dcaa6b0_0, 0;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0x56215dcaa6b0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56215dcaa6b0_0, 0;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0x56215dcaa6b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x56215dcaa6b0_0, 0;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x56215dcaa6b0_0;
    %assign/vec4 v0x56215dcaa6b0_0, 0;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56215dcaf170;
T_9 ;
    %vpi_call 9 9 "$dumpfile", "final_logic.vcd" {0 0 0};
    %vpi_call 9 10 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcb0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcafb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcafc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcaf4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcaf5c0_0, 0;
    %wait E_0x56215dc53d30;
    %wait E_0x56215dc53d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcb0090_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x56215dcaf9a0_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x56215dcafa60_0, 0;
    %wait E_0x56215dc53d30;
    %pushi/vec4 37, 0, 6;
    %assign/vec4 v0x56215dcaf9a0_0, 0;
    %pushi/vec4 44, 0, 6;
    %assign/vec4 v0x56215dcafa60_0, 0;
    %wait E_0x56215dc53d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcafb20_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x56215dcaf9a0_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x56215dcafa60_0, 0;
    %wait E_0x56215dc53d30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcaf4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcaf5c0_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x56215dcaf9a0_0, 0;
    %pushi/vec4 53, 0, 6;
    %assign/vec4 v0x56215dcafa60_0, 0;
    %wait E_0x56215dc53d30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcaf4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56215dcaf5c0_0, 0;
    %pushi/vec4 54, 0, 6;
    %assign/vec4 v0x56215dcaf9a0_0, 0;
    %pushi/vec4 52, 0, 6;
    %assign/vec4 v0x56215dcafa60_0, 0;
    %wait E_0x56215dc53d30;
    %pushi/vec4 61, 0, 6;
    %assign/vec4 v0x56215dcaf9a0_0, 0;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x56215dcafa60_0, 0;
    %wait E_0x56215dc53d30;
    %wait E_0x56215dc53d30;
    %vpi_call 9 53 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x56215dcaf170;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56215dcaf6d0_0, 0;
    %end;
    .thread T_10;
    .scope S_0x56215dcaf170;
T_11 ;
    %delay 1, 0;
    %load/vec4 v0x56215dcaf6d0_0;
    %inv;
    %assign/vec4 v0x56215dcaf6d0_0, 0;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./final_logic/banco_final_logic.v";
    "././final_logic/final_logic.v";
    "././final_logic/D0_fifo.v";
    "././final_logic/D1_fifo.v";
    "././arbitro_muxes/arbitro_enrutamiento.v";
    "././arbitro_muxes/arbitro_mux.v";
    "././arbitro_muxes/logica_pops.v";
    "././final_logic/probador_final_logic.v";
