Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Jan 10 11:35:58 2024
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |              29 |           10 |
| Yes          | No                    | Yes                    |              16 |            9 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                  | reset_conditioner/in0          |                2 |              4 |
|  clk_IBUF_BUFG | fourhexdisplay/nibble[3]_i_1_n_0 |                                |                4 |              4 |
|  clk_IBUF_BUFG | fourhexdisplay/sel[3]_i_2_n_0    | fourhexdisplay/sel[3]_i_1_n_0  |                2 |              4 |
|  clk_IBUF_BUFG | fourhexdisplay/hold[7]_i_2_n_0   | fourhexdisplay/hold[7]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | count0                           | reset_conditioner/Q[0]         |                9 |             16 |
|  clk_IBUF_BUFG | reset_conditioner/E[0]           |                                |                6 |             25 |
|  clk_IBUF_BUFG |                                  |                                |               10 |             36 |
+----------------+----------------------------------+--------------------------------+------------------+----------------+


