<root><simulation><result_generated_time />2023-05-16 17:53:12<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 7, 'OX': 7, 'IY': 21, 'IX': 21, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 1176}<total_data_reuse />{'W': 49, 'I': 24.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />28/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [256, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8), ('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('C', 32)]], [], []]<O />[[[('C', 8)], [('C', 32)]], [[('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('OY', 7), ('K', 2), ('OX', 7)], [('FY', 3), ('FX', 3)], []]<I />[[('K', 3), ('OY', 7), ('K', 2), ('OX', 7)], [('FY', 3), ('FX', 3)], []]<O />[[('K', 3)], [('OY', 7), ('K', 2), ('OX', 7), ('FY', 3), ('FX', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [4.0, 2.21, 2.71, 1.0], 'O': [256.0, 1, 9, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 442368, 442368], 'I': [392, 903168, 903168], 'O': [24, 9408, 9408], 'O_partial': [24, 9408, 0], 'O_final': [0, 0, 9408]}<actual_mem_utilization_individual />{'W': [0.09, 0.01, 0.0], 'I': [0.77, 0.03, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.04, 0.0], 'I': [0.77, 0.04, 0.0], 'O': [0.05, 0.04, 0.0]}<effective_mem_size_bit />{'W': [48, 147456, 442368], 'I': [392, 903168, 903168], 'O': [8, 9408, 9408], 'O_partial': [8, 9408, 0], 'O_final': [0, 0, 9408]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 4, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [256, 256, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [256.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2709504, 55296], [55296, 55296], [55296, 0]]<I />[[225792, 306431], [306431, 112896], [112896, 0]]<O />[[(9408, 10584), (10584, 9408)], [(9408, 10584), (1176, 0)], [(0, 1176), (0, 0)]]<O_partial />[[(9408, 10584), (10584, 9408)], [(9408, 10584), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1176, 0)], [(0, 1176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[338688, 6912], [864, 864], [216, 0]]<I />[[28224, 38304], [4788, 1764], [441, 0]]<O />[[(1176, 1323), (1323, 1176)], [(147, 165), (18, 0)], [(0, 5), (0, 0)]]<O_partial />[([1176, 1323], [1323, 1176]), ([147, 165], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [18, 0]), ([0, 5], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />0</mac_count></basic_info><energy><total_energy />5924870.4<mem_energy_breakdown><W />[116.3, 171.2, 287.7]<I />[23.4, 668.0, 587.3]<O />[1.8, 32.8, 6.1]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />0.0<total />5922975.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4927<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4927<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />5370<latency_cycle_without_data_loading />2646<ideal_computing_cycle />2646<data_loading><load_cycle_total />2724<load_cycle_individual />{'W': [96, 864, 0], 'I': [196, 1764, 0]}<load_cycle_combined />{'W': 864, 'I': 1764}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2645], [-2344, -1584], [-2646, -2646]], 'I': [[-2645], [-2304, -784], [-2646, -2646]], 'O': [[-2646], [-2646, -2646], [-2628, -2641]]}<mem_stall_cycle_shared />{'W': [[-2645], [-2344, 0], [0, 0]], 'I': [[-2645], [-2304, 0], [0, 0]], 'O': [[-2646], [-2646, -2646], [-2628, -2641]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 442368, 442368], 'I': [392, 903168, 903168], 'O': [24, 9408, 9408], 'O_partial': [24, 9408, 0], 'O_final': [0, 0, 9408]}<data_size_each_level_total />{'W': [49152, 442368, 442368], 'I': [100352, 903168, 903168], 'O': [96, 9408, 9408]}<loop_cycles_each_level />{'W': [294, 2646, 2646], 'I': [294, 2646, 2646], 'O': [3, 2646, 2646]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [1, 9, 1], 'O': [1, 9, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 167.2]], 'I': [[8.0, 1.3], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 8.0], [32.0, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [1170.3, 167.2], [167.2, 167.2]], 'I': [[8.0, 1.3], [341.3, 3072.0], [3072.0, 341.3]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [167.2, 167.2], [167.2, 0]], 'I': [[8.0, 1.3], [341.3, 341.3], [341.3, 0]], 'O': [[8.0, 8.0], [32.0, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [544.1, 540.5], [508.5, 3.6]], 'I': [[8.0, 1.3], [544.1, 540.5], [508.5, 3.6]], 'O': [[8.0, 8.0], [544.1, 540.5], [508.5, 3.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 2646], [294, 294, 9], [2646, 2646, 1]], 'I': [[1, 1, 2646], [294, 294, 9], [2646, 2646, 1]], 'O': [[1, 1, 2646], [3, 3, 882], [2646, 2646, 1]]}<trans_time_real />{'W': [[0, 1, 2646], [[1, 294, 9], [96, 294, 9]], [[864, 2646, 1], [216, 2646, 1]]], 'I': [[0, 1, 2646], [[6, 294, 9], [196, 294, 9]], [[1764, 2646, 1], [441, 2646, 1]]], 'O': [[0, 1, 2646], [[0, 3, 882], [0, 3, 882]], [[18, 2646, 1], [5, 2646, 1]]]}<single_stall_cycle />{'W': [[-1], [-293, -198], [-1782, -2430]], 'I': [[-1], [-288, -98], [-882, -2205]], 'O': [[-1], [-3, -3], [-2628, -2641]]}<single_stall_count />{'W': [2645, 8, 0], 'I': [2645, 8, 0], 'O': [2646, 882, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [18, 0]}, 1: {'W': [768, 0], 'I': [1568, 0], 'O': [0, 18]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2646, -2646], [-2628, -2646]], 1: [[-310, -2646], [-2646, -2628]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>