Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 04e4bc4d5b1f45d88a7a91fb9fb73507 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_Eje2_behav xil_defaultlib.TB_Eje2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/sdany/OneDrive/Documents/Eje2/TopEje2.sv" Line 6. Module TopEje2(width=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/sdany/OneDrive/Documents/Eje2/Mux.sv" Line 5. Module Mux(WIDTH=15) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux(WIDTH=15)
Compiling module xil_defaultlib.TopEje2(width=15)
Compiling module xil_defaultlib.TB_Eje2
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_Eje2_behav
