# sram_verilog_1024x32
This project is about a 1024 bit x 32 bit single-port SRAM design with common read and write addresses implemented using Verilog HDL in Open Source Simulator EDA Playground.

# Contents
1. Introduction
2. SRAM Block Diagram
3. Verilog Modules
4. Ports & Pin Description
5. Write Cycle Timing Diagram
6. Read Cycle Timing Diagram
7. Truth Table of SRAM Model
8. Output Waveform
