// Seed: 118993291
module module_0 ();
  logic id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd57
) (
    input tri _id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    output logic id_4,
    output supply1 id_5,
    output wire id_6
    , id_11,
    input wor id_7,
    input wire id_8,
    input supply0 id_9
);
  wire [1 : id_0] id_12;
  parameter id_13 = -1;
  assign id_4 = 1;
  initial @(1 or posedge id_9 * (1) or posedge id_0 <= -1) id_4 <= id_7;
  module_0 modCall_1 ();
endmodule
