

================================================================
== Vivado HLS Report for 'fully_connected'
================================================================
* Date:           Mon Mar 11 15:18:11 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fullyconnected
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  60010|  60010|  60010|  60010|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- LOOP1_LOOP2  |  60008|  60008|        12|          3|          1|  20000|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    204|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     355|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      6|     776|   1374|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |fully_connected_fdEe_U1  |fully_connected_fdEe  |        0|      2|  227|  403|    0|
    |fully_connected_feOg_U2  |fully_connected_feOg  |        0|      3|  128|  320|    0|
    |fully_connected_ffYi_U3  |fully_connected_ffYi  |        0|      0|   66|  239|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fully_connected_mg8j_U4  |fully_connected_mg8j  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fullyconnected_bias_U   |fully_connected_fbkb  |        1|  0|   0|    0|     50|   32|     1|         1600|
    |fullyconnected_weigh_U  |fully_connected_fcud  |       64|  0|   0|    0|  20000|   32|     1|       640000|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                   |                      |       65|  0|   0|    0|  20050|   64|     2|       641600|
    +------------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln9_fu_190_p2        |     +    |      0|  0|  21|          15|           1|
    |i_fu_196_p2              |     +    |      0|  0|  15|           6|           1|
    |j_fu_241_p2              |     +    |      0|  0|  15|           9|           1|
    |and_ln20_fu_298_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_1_fu_254_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln14_fu_202_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln20_1_fu_286_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln20_fu_280_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_184_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln20_fu_292_p2        |    or    |      0|  0|   2|           1|           1|
    |dense_out_d0             |  select  |      0|  0|  32|           1|           1|
    |select_ln15_1_fu_208_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln15_2_fu_216_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln15_fu_246_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 204|         101|          50|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_137_p4             |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_126_p4  |   9|          2|   15|         30|
    |ap_phi_mux_j_0_phi_fu_160_p4             |   9|          2|    9|         18|
    |ap_phi_mux_sum_0_phi_fu_148_p4           |   9|          2|   32|         64|
    |grp_fu_167_p0                            |  15|          3|   32|         96|
    |grp_fu_167_p1                            |  15|          3|   32|         96|
    |i_0_reg_133                              |   9|          2|    6|         12|
    |indvar_flatten_reg_122                   |   9|          2|   15|         30|
    |j_0_reg_156                              |   9|          2|    9|         18|
    |sum_0_reg_144                            |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 144|         30|  190|        448|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln9_reg_325                      |  15|   0|   15|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |i_0_reg_133                          |   6|   0|    6|          0|
    |icmp_ln14_1_reg_382                  |   1|   0|    1|          0|
    |icmp_ln14_reg_330                    |   1|   0|    1|          0|
    |icmp_ln9_reg_321                     |   1|   0|    1|          0|
    |indvar_flatten_reg_122               |  15|   0|   15|          0|
    |j_0_reg_156                          |   9|   0|    9|          0|
    |j_reg_371                            |   9|   0|    9|          0|
    |select_ln15_1_reg_335                |   9|   0|    9|          0|
    |select_ln15_2_reg_340                |   6|   0|    6|          0|
    |select_ln15_2_reg_340_pp0_iter1_reg  |   6|   0|    6|          0|
    |sum_0_reg_144                        |  32|   0|   32|          0|
    |sum_reg_391                          |  32|   0|   32|          0|
    |tmp_2_reg_366                        |  32|   0|   32|          0|
    |tmp_reg_407                          |  32|   0|   32|          0|
    |zext_ln15_reg_386                    |   6|   0|   64|         58|
    |zext_ln15_reg_386_pp0_iter3_reg      |   6|   0|   64|         58|
    |icmp_ln14_1_reg_382                  |  64|  32|    1|          0|
    |icmp_ln9_reg_321                     |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 355|  64|  345|        116|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_start             |  in |    1| ap_ctrl_hs | fully_connected | return value |
|ap_done              | out |    1| ap_ctrl_hs | fully_connected | return value |
|ap_idle              | out |    1| ap_ctrl_hs | fully_connected | return value |
|ap_ready             | out |    1| ap_ctrl_hs | fully_connected | return value |
|flat_array_address0  | out |    9|  ap_memory |    flat_array   |     array    |
|flat_array_ce0       | out |    1|  ap_memory |    flat_array   |     array    |
|flat_array_q0        |  in |   32|  ap_memory |    flat_array   |     array    |
|dense_out_address0   | out |    6|  ap_memory |    dense_out    |     array    |
|dense_out_ce0        | out |    1|  ap_memory |    dense_out    |     array    |
|dense_out_we0        | out |    1|  ap_memory |    dense_out    |     array    |
|dense_out_d0         | out |   32|  ap_memory |    dense_out    |     array    |
+---------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %flat_array) nounwind, !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x float]* %dense_out) nounwind, !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @fully_connected_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 12.2>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %add_ln9, %ifFalse ]" [fullyconnected/fully_connected.cpp:9]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %select_ln15_2, %ifFalse ]" [fullyconnected/fully_connected.cpp:15]   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %0 ], [ %sum, %ifFalse ]"   --->   Operation 21 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %0 ], [ %j, %ifFalse ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.31ns)   --->   "%icmp_ln9 = icmp eq i15 %indvar_flatten, -12768" [fullyconnected/fully_connected.cpp:9]   --->   Operation 23 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%add_ln9 = add i15 %indvar_flatten, 1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 24 'add' 'add_ln9' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %LOOP2" [fullyconnected/fully_connected.cpp:9]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [fullyconnected/fully_connected.cpp:9]   --->   Operation 26 'add' 'i' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.66ns)   --->   "%icmp_ln14 = icmp eq i9 %j_0, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 27 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%select_ln15_1 = select i1 %icmp_ln14, i9 0, i9 %j_0" [fullyconnected/fully_connected.cpp:15]   --->   Operation 28 'select' 'select_ln15_1' <Predicate = (!icmp_ln9)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.18ns)   --->   "%select_ln15_2 = select i1 %icmp_ln14, i6 %i, i6 %i_0" [fullyconnected/fully_connected.cpp:15]   --->   Operation 29 'select' 'select_ln15_2' <Predicate = (!icmp_ln9)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln15_2 to i15" [fullyconnected/fully_connected.cpp:14]   --->   Operation 30 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i9 %select_ln15_1 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 31 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i9 %select_ln15_1 to i15" [fullyconnected/fully_connected.cpp:15]   --->   Operation 32 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.36ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i15 %zext_ln15_2, 50" [fullyconnected/fully_connected.cpp:15]   --->   Operation 33 'mul' 'mul_ln15' <Predicate = (!icmp_ln9)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln15 = add i15 %mul_ln15, %zext_ln14" [fullyconnected/fully_connected.cpp:15]   --->   Operation 34 'add' 'add_ln15' <Predicate = (!icmp_ln9)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i15 %add_ln15 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 35 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fullyconnected_weigh_1 = getelementptr [20000 x float]* @fullyconnected_weigh, i64 0, i64 %zext_ln15_3" [fullyconnected/fully_connected.cpp:15]   --->   Operation 36 'getelementptr' 'fullyconnected_weigh_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln15_1" [fullyconnected/fully_connected.cpp:15]   --->   Operation 37 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 38 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%fullyconnected_weigh_2 = load float* %fullyconnected_weigh_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 39 'load' 'fullyconnected_weigh_2' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20000> <ROM>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 40 'load' 'flat_array_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%fullyconnected_weigh_2 = load float* %fullyconnected_weigh_1, align 4" [fullyconnected/fully_connected.cpp:15]   --->   Operation 41 'load' 'fullyconnected_weigh_2' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20000> <ROM>
ST_3 : Operation 42 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %flat_array_load, %fullyconnected_weigh_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 42 'fmul' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.3>
ST_4 : Operation 43 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %flat_array_load, %fullyconnected_weigh_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 43 'fmul' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln15_1, 1" [fullyconnected/fully_connected.cpp:14]   --->   Operation 44 'add' 'j' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.2>
ST_5 : Operation 45 [1/1] (0.69ns)   --->   "%select_ln15 = select i1 %icmp_ln14, float 0.000000e+00, float %sum_0" [fullyconnected/fully_connected.cpp:15]   --->   Operation 45 'select' 'select_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [4/4] (10.5ns)   --->   "%sum = fadd float %select_ln15, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 46 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.66ns)   --->   "%icmp_ln14_1 = icmp eq i9 %j, -112" [fullyconnected/fully_connected.cpp:14]   --->   Operation 47 'icmp' 'icmp_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %ifTrue, label %ifFalse" [fullyconnected/fully_connected.cpp:14]   --->   Operation 48 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 21.7>
ST_6 : Operation 49 [3/4] (10.5ns)   --->   "%sum = fadd float %select_ln15, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 49 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 21.7>
ST_7 : Operation 50 [2/4] (10.5ns)   --->   "%sum = fadd float %select_ln15, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 50 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 21.7>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %select_ln15_2 to i64" [fullyconnected/fully_connected.cpp:15]   --->   Operation 51 'zext' 'zext_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_8 : Operation 52 [1/4] (10.5ns)   --->   "%sum = fadd float %select_ln15, %tmp_2" [fullyconnected/fully_connected.cpp:15]   --->   Operation 52 'fadd' 'sum' <Predicate = (!icmp_ln9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%fullyconnected_bias_s = getelementptr inbounds [50 x float]* @fullyconnected_bias, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 53 'getelementptr' 'fullyconnected_bias_s' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (3.25ns)   --->   "%fullyconnected_bias_1 = load float* %fullyconnected_bias_s, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 54 'load' 'fullyconnected_bias_1' <Predicate = (icmp_ln14_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20000> <ROM>

State 9 <SV = 8> <Delay = 13.7>
ST_9 : Operation 55 [1/2] (3.25ns)   --->   "%fullyconnected_bias_1 = load float* %fullyconnected_bias_s, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 55 'load' 'fullyconnected_bias_1' <Predicate = (icmp_ln14_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20000> <ROM>
ST_9 : Operation 56 [4/4] (10.5ns)   --->   "%tmp = fadd float %sum, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 56 'fadd' 'tmp' <Predicate = (icmp_ln14_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 57 [3/4] (10.5ns)   --->   "%tmp = fadd float %sum, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 57 'fadd' 'tmp' <Predicate = (icmp_ln14_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 58 [2/4] (10.5ns)   --->   "%tmp = fadd float %sum, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 58 'fadd' 'tmp' <Predicate = (icmp_ln14_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 15.9>
ST_12 : Operation 59 [1/4] (10.5ns)   --->   "%tmp = fadd float %sum, %fullyconnected_bias_1" [fullyconnected/fully_connected.cpp:18]   --->   Operation 59 'fadd' 'tmp' <Predicate = (icmp_ln14_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp olt float %tmp, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 60 'fcmp' 'tmp_5' <Predicate = (icmp_ln14_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 9.66>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @LOOP1_LOOP2_str)"   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20000, i64 20000, i64 20000) nounwind"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1) nounwind" [fullyconnected/fully_connected.cpp:14]   --->   Operation 64 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fullyconnected/fully_connected.cpp:15]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_4) nounwind" [fullyconnected/fully_connected.cpp:16]   --->   Operation 66 'specregionend' 'empty_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%dense_out_addr = getelementptr [50 x float]* %dense_out, i64 0, i64 %zext_ln15" [fullyconnected/fully_connected.cpp:18]   --->   Operation 67 'getelementptr' 'dense_out_addr' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast float %tmp to i32" [fullyconnected/fully_connected.cpp:20]   --->   Operation 68 'bitcast' 'bitcast_ln20' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20, i32 23, i32 30)" [fullyconnected/fully_connected.cpp:20]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20 to i23" [fullyconnected/fully_connected.cpp:20]   --->   Operation 70 'trunc' 'trunc_ln20' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp ne i8 %tmp_1, -1" [fullyconnected/fully_connected.cpp:20]   --->   Operation 71 'icmp' 'icmp_ln20' <Predicate = (icmp_ln14_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 72 [1/1] (2.44ns)   --->   "%icmp_ln20_1 = icmp eq i23 %trunc_ln20, 0" [fullyconnected/fully_connected.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln20_1' <Predicate = (icmp_ln14_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_1, %icmp_ln20" [fullyconnected/fully_connected.cpp:20]   --->   Operation 73 'or' 'or_ln20' <Predicate = (icmp_ln14_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp olt float %tmp, 0.000000e+00" [fullyconnected/fully_connected.cpp:20]   --->   Operation 74 'fcmp' 'tmp_5' <Predicate = (icmp_ln14_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, %tmp_5" [fullyconnected/fully_connected.cpp:20]   --->   Operation 75 'and' 'and_ln20' <Predicate = (icmp_ln14_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, float 0.000000e+00, float %tmp" [fullyconnected/fully_connected.cpp:20]   --->   Operation 76 'select' 'select_ln20' <Predicate = (icmp_ln14_1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (3.25ns)   --->   "store float %select_ln20, float* %dense_out_addr, align 4" [fullyconnected/fully_connected.cpp:18]   --->   Operation 77 'store' <Predicate = (icmp_ln14_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 78 'br' <Predicate = (icmp_ln14_1)> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 79 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [fullyconnected/fully_connected.cpp:24]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fullyconnected_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fullyconnected_weigh]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000]
br_ln9                 (br               ) [ 011111111111110]
indvar_flatten         (phi              ) [ 001000000000000]
i_0                    (phi              ) [ 001000000000000]
sum_0                  (phi              ) [ 001111000000000]
j_0                    (phi              ) [ 001000000000000]
icmp_ln9               (icmp             ) [ 001111111111110]
add_ln9                (add              ) [ 011111111111110]
br_ln9                 (br               ) [ 000000000000000]
i                      (add              ) [ 000000000000000]
icmp_ln14              (icmp             ) [ 001111000000000]
select_ln15_1          (select           ) [ 000110000000000]
select_ln15_2          (select           ) [ 011111111111110]
zext_ln14              (zext             ) [ 000000000000000]
zext_ln15_1            (zext             ) [ 000000000000000]
zext_ln15_2            (zext             ) [ 000000000000000]
mul_ln15               (mul              ) [ 000000000000000]
add_ln15               (add              ) [ 000000000000000]
zext_ln15_3            (zext             ) [ 000000000000000]
fullyconnected_weigh_1 (getelementptr    ) [ 000100000000000]
flat_array_addr        (getelementptr    ) [ 000100000000000]
flat_array_load        (load             ) [ 000010000000000]
fullyconnected_weigh_2 (load             ) [ 000010000000000]
tmp_2                  (fmul             ) [ 001111111000000]
j                      (add              ) [ 011111111111110]
select_ln15            (select           ) [ 001110111000000]
icmp_ln14_1            (icmp             ) [ 001110111111110]
br_ln14                (br               ) [ 000000000000000]
zext_ln15              (zext             ) [ 001110000111110]
sum                    (fadd             ) [ 011110000111110]
fullyconnected_bias_s  (getelementptr    ) [ 000100000100000]
fullyconnected_bias_1  (load             ) [ 001110000011100]
tmp                    (fadd             ) [ 000010000000010]
specloopname_ln0       (specloopname     ) [ 000000000000000]
empty                  (speclooptripcount) [ 000000000000000]
specloopname_ln14      (specloopname     ) [ 000000000000000]
tmp_4                  (specregionbegin  ) [ 000000000000000]
specpipeline_ln15      (specpipeline     ) [ 000000000000000]
empty_4                (specregionend    ) [ 000000000000000]
dense_out_addr         (getelementptr    ) [ 000000000000000]
bitcast_ln20           (bitcast          ) [ 000000000000000]
tmp_1                  (partselect       ) [ 000000000000000]
trunc_ln20             (trunc            ) [ 000000000000000]
icmp_ln20              (icmp             ) [ 000000000000000]
icmp_ln20_1            (icmp             ) [ 000000000000000]
or_ln20                (or               ) [ 000000000000000]
tmp_5                  (fcmp             ) [ 000000000000000]
and_ln20               (and              ) [ 000000000000000]
select_ln20            (select           ) [ 000000000000000]
store_ln18             (store            ) [ 000000000000000]
br_ln0                 (br               ) [ 000000000000000]
br_ln0                 (br               ) [ 011111111111110]
ret_ln24               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fullyconnected_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullyconnected_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fullyconnected_weigh">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullyconnected_weigh"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fully_connected_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP1_LOOP2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="fullyconnected_weigh_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="15" slack="0"/>
<pin id="74" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fullyconnected_weigh_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="flat_array_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="15" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fullyconnected_weigh_2/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="fullyconnected_bias_s_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fullyconnected_bias_s/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fullyconnected_bias_1/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="dense_out_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="5"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_addr/13 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln18_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/13 "/>
</bind>
</comp>

<comp id="122" class="1005" name="indvar_flatten_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="1"/>
<pin id="124" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="1"/>
<pin id="135" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="sum_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="sum_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="1"/>
<pin id="158" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="9" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/5 tmp/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="15" slack="0"/>
<pin id="186" dir="0" index="1" bw="15" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln9_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln14_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="9" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln15_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln15_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln14_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln15_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln15_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln15_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="2"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln15_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="3"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="3"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln14_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="1"/>
<pin id="256" dir="0" index="1" bw="9" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln15_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="6"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="bitcast_ln20_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/13 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="0" index="3" bw="6" slack="0"/>
<pin id="271" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln20_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/13 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln20_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/13 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln20_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="23" slack="0"/>
<pin id="288" dir="0" index="1" bw="23" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/13 "/>
</bind>
</comp>

<comp id="292" class="1004" name="or_ln20_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/13 "/>
</bind>
</comp>

<comp id="298" class="1004" name="and_ln20_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/13 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln20_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="1"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/13 "/>
</bind>
</comp>

<comp id="312" class="1007" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="15" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln15/2 add_ln15/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln9_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_ln9_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="15" slack="0"/>
<pin id="327" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln14_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="3"/>
<pin id="332" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="335" class="1005" name="select_ln15_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="2"/>
<pin id="337" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="select_ln15_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="fullyconnected_weigh_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="15" slack="1"/>
<pin id="348" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="fullyconnected_weigh_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="flat_array_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="1"/>
<pin id="353" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="flat_array_load_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="361" class="1005" name="fullyconnected_weigh_2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fullyconnected_weigh_2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="j_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="377" class="1005" name="select_ln15_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15 "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln14_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="3"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="zext_ln15_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="5"/>
<pin id="388" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="391" class="1005" name="sum_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="397" class="1005" name="fullyconnected_bias_s_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="1"/>
<pin id="399" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="fullyconnected_bias_s "/>
</bind>
</comp>

<comp id="402" class="1005" name="fullyconnected_bias_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fullyconnected_bias_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="70" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="103" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="84" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="90" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="167" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="126" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="126" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="137" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="160" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="160" pin="4"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="202" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="196" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="137" pin="4"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="208" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="236"><net_src comp="208" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="144" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="263" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="266" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="276" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="280" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="178" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="18" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="304" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="317"><net_src comp="233" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="224" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="324"><net_src comp="184" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="190" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="333"><net_src comp="202" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="338"><net_src comp="208" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="343"><net_src comp="216" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="349"><net_src comp="70" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="354"><net_src comp="77" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="359"><net_src comp="84" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="364"><net_src comp="90" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="369"><net_src comp="172" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="374"><net_src comp="241" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="380"><net_src comp="246" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="385"><net_src comp="254" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="259" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="394"><net_src comp="167" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="400"><net_src comp="96" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="405"><net_src comp="103" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="410"><net_src comp="167" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="304" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_out | {13 }
 - Input state : 
	Port: fully_connected : flat_array | {2 3 }
	Port: fully_connected : fullyconnected_bias | {8 9 }
	Port: fully_connected : fullyconnected_weigh | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		add_ln9 : 1
		br_ln9 : 2
		i : 1
		icmp_ln14 : 1
		select_ln15_1 : 2
		select_ln15_2 : 2
		zext_ln14 : 3
		zext_ln15_1 : 3
		zext_ln15_2 : 3
		mul_ln15 : 4
		add_ln15 : 5
		zext_ln15_3 : 6
		fullyconnected_weigh_1 : 7
		flat_array_addr : 4
		flat_array_load : 5
		fullyconnected_weigh_2 : 8
	State 3
		tmp_2 : 1
	State 4
	State 5
		sum : 1
		br_ln14 : 1
	State 6
	State 7
	State 8
		fullyconnected_bias_s : 1
		fullyconnected_bias_1 : 2
	State 9
		tmp : 1
	State 10
	State 11
	State 12
		tmp_5 : 1
	State 13
		empty_4 : 1
		tmp_1 : 1
		trunc_ln20 : 1
		icmp_ln20 : 2
		icmp_ln20_1 : 2
		or_ln20 : 3
		and_ln20 : 3
		select_ln20 : 3
		store_ln18 : 4
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_167      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_172      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_178      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          | select_ln15_1_fu_208 |    0    |    0    |    9    |
|  select  | select_ln15_2_fu_216 |    0    |    0    |    6    |
|          |  select_ln15_fu_246  |    0    |    0    |    32   |
|          |  select_ln20_fu_304  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_184   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_202   |    0    |    0    |    13   |
|   icmp   |  icmp_ln14_1_fu_254  |    0    |    0    |    13   |
|          |   icmp_ln20_fu_280   |    0    |    0    |    11   |
|          |  icmp_ln20_1_fu_286  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_190    |    0    |    0    |    21   |
|    add   |       i_fu_196       |    0    |    0    |    15   |
|          |       j_fu_241       |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln20_fu_292    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln20_fu_298   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_312      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln14_fu_224   |    0    |    0    |    0    |
|          |  zext_ln15_1_fu_228  |    0    |    0    |    0    |
|   zext   |  zext_ln15_2_fu_233  |    0    |    0    |    0    |
|          |  zext_ln15_3_fu_237  |    0    |    0    |    0    |
|          |   zext_ln15_fu_259   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_1_fu_266     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln20_fu_276  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   421   |   1164  |
|----------|----------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
| fullyconnected_bias|    1   |    0   |    0   |
|fullyconnected_weigh|   64   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   65   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|        add_ln9_reg_325       |   15   |
|    flat_array_addr_reg_351   |    9   |
|    flat_array_load_reg_356   |   32   |
| fullyconnected_bias_1_reg_402|   32   |
| fullyconnected_bias_s_reg_397|    6   |
|fullyconnected_weigh_1_reg_346|   15   |
|fullyconnected_weigh_2_reg_361|   32   |
|          i_0_reg_133         |    6   |
|      icmp_ln14_1_reg_382     |    1   |
|       icmp_ln14_reg_330      |    1   |
|       icmp_ln9_reg_321       |    1   |
|    indvar_flatten_reg_122    |   15   |
|          j_0_reg_156         |    9   |
|           j_reg_371          |    9   |
|     select_ln15_1_reg_335    |    9   |
|     select_ln15_2_reg_340    |    6   |
|      select_ln15_reg_377     |   32   |
|         sum_0_reg_144        |   32   |
|          sum_reg_391         |   32   |
|         tmp_2_reg_366        |   32   |
|          tmp_reg_407         |   32   |
|       zext_ln15_reg_386      |   64   |
+------------------------------+--------+
|             Total            |   422  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   6  |   12   ||    9    |
|   sum_0_reg_144   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_167    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_167    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_172    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_172    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_178    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   508  || 16.0125 ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   421  |  1164  |
|   Memory  |   65   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   93   |
|  Register |    -   |    -   |    -   |   422  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   65   |    6   |   16   |   843  |  1257  |
+-----------+--------+--------+--------+--------+--------+
