sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/pkg/arbiter/arb_rr.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/pkg/functions/optimsoc_functions.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/pkg/config/optimsoc_config.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/pkg/constants/optimsoc_constants.sv

sv work ../../../../../../mpsoc-riscv/soc/bench/verilog/glip/glip_channel.sv
sv work ../../../../../../mpsoc-riscv/soc/bench/verilog/glip/glip_tcp_toplevel.sv
sv work ../../../../../../mpsoc-riscv/soc/bench/verilog/monitor/r3_checker.sv
sv work ../../../../../../mpsoc-riscv/soc/bench/verilog/monitor/trace_monitor.sv

sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interfaces/riscv/mriscv_trace_exec.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/debug_interface.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/ctm/riscv/mriscv/osd_ctm_mriscv.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/him/osd_him.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/mam/wishbone/mam_ahb3_adapter.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_ahb3_if.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_ahb3.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/stm/riscv/mriscv/osd_stm_mriscv.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_ahb3.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/debug_ring.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
sv work ../../../../../../mpsoc-riscv/soc/dbg/rtl/verilog/soc/interconnect/ring_router.sv

sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv
sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv
sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv
sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv
sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv
sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv
sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv
sv work ../../../../../../mpsoc-riscv/soc/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv

sv work ../../../../../../mpsoc-riscv/soc/mpi/rtl/verilog/ahb3/core/mpi_buffer.sv
sv work ../../../../../../mpsoc-riscv/soc/mpi/rtl/verilog/ahb3/core/mpi_buffer_endpoint.sv
sv work ../../../../../../mpsoc-riscv/soc/mpi/rtl/verilog/ahb3/ahb3/mpi_ahb3.sv

sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/core/noc_buffer.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/core/noc_demux.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/core/noc_mux.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/router/noc_router.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/router/noc_router_input.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/router/noc_router_lookup.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/router/noc_router_output.sv
sv work ../../../../../../mpsoc-riscv/soc/noc/rtl/verilog/topology/noc_mesh2d.sv

sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/control/riscv_cfgrs.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/control/riscv_ctrl_cappuccino.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/control/riscv_pcu.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/control/riscv_pic.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/control/riscv_ticktimer.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/decode/riscv_decode.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/riscv_execute_alu.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/riscv_execute_ctrl_cappuccino.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/riscv_rf_cappuccino.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/riscv_ahb3_mux_cappuccino.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_addsub.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_cmp.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_f2i.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_i2f.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_muldiv.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_rnd.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/execute/pfpu32/pfpu32_top.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/fetch/riscv_cache_lru.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/fetch/riscv_fetch_cappuccino.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/fetch/riscv_icache.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/fetch/riscv_immu.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/memory/riscv_dcache.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/memory/riscv_dmmu.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/memory/riscv_lsu_cappuccino.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/memory/riscv_store_buffer.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_branch_prediction.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_branch_predictor_gshare.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_branch_predictor_saturation_counter.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_branch_predictor_simple.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_bus_if_ahb332.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_core.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_cpu_cappuccino.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_cpu.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/core/riscv_decode_execute_cappuccino.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/memory/riscv_simple_dpram_sclk.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/memory/riscv_true_dpram_sclk.sv
sv work ../../../../../../mpsoc-riscv/soc/pu/rtl/verilog/module/riscv_module.sv

sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/adapter/networkadapter_conf.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/adapter/networkadapter_ct.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/bootrom/bootrom.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/interconnection/bus/ahb3_bus_b3.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/interconnection/decode/ahb3_decode.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/interconnection/mux/ahb3_mux.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/spram/sram_sp_impl_plain.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/spram/sram_sp.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/spram/ahb3_sram_sp.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/spram/ahb32sram.sv
sv work ../../../../../../mpsoc-riscv/soc/rtl/verilog/soc/riscv_tile.sv

sv work ../../../../../../mpsoc/riscv/bench/verilog/testbench.sv

sv work ../../../../../../mpsoc/riscv/rtl/verilog/design.sv
