cellMap,*SingleChannel_ST,*SingleChannel_ST,*Stimulator_IMP,*schematic
netMap,*SingleChannel_ST,*gnd!,*0
netMap,*SingleChannel_ST,*vdd3!,*vdd3!
netMap,*SingleChannel_ST,*vdde!,*vdde!
netMap,*SingleChannel_ST,*vdd!,*vdd!
instMap,*SingleChannel_ST,*I0,*I0
instMaster,*SingleChannel_ST,*I0,*Stimulator_IMP_CurrentSource_All_ST_schematic,*CurrentSource_All_ST
instMap,*SingleChannel_ST,*I2,*I2
instMaster,*SingleChannel_ST,*I2,*Stimulator_IMP_HalfBridge_ST_schematic,*HalfBridge_ST
instMap,*SingleChannel_ST,*I1,*I1
instMaster,*SingleChannel_ST,*I1,*Stimulator_IMP_HalfBridge_ST_schematic,*HalfBridge_ST
portMap,*SingleChannel_ST,*CtrlHS_1,*CtrlHS_1
portMap,*SingleChannel_ST,*CtrlHS_2,*CtrlHS_2
portMap,*SingleChannel_ST,*CtrlLS_1,*CtrlLS_1
portMap,*SingleChannel_ST,*CtrlLS_2,*CtrlLS_2
portMap,*SingleChannel_ST,*Enable_ST,*Enable_ST
portMap,*SingleChannel_ST,*Iext,*Iext
portMap,*SingleChannel_ST,*Mag0_ST,*Mag0_ST
portMap,*SingleChannel_ST,*Mag1_ST,*Mag1_ST
portMap,*SingleChannel_ST,*Mag2_ST,*Mag2_ST
portMap,*SingleChannel_ST,*Mag3_ST,*Mag3_ST
portMap,*SingleChannel_ST,*Mag4_ST,*Mag4_ST
portMap,*SingleChannel_ST,*gnd!,*0
portMap,*SingleChannel_ST,*out1,*out1
portMap,*SingleChannel_ST,*out2,*out2
portMap,*SingleChannel_ST,*inh_vdd3!,*vdd3!
portMap,*SingleChannel_ST,*inh_vdde!,*vdde!
portMap,*SingleChannel_ST,*vddh,*vddh
