# do mejia_assign6_Nov19.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:40 on Nov 22,2020
# vcom -work work mejia_assign6_Nov19.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity mejia_divider_Nov19
# -- Compiling architecture structure of mejia_divider_Nov19
# End time: 21:28:41 on Nov 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:28:41 on Nov 22,2020
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mejia_divider_Nov19_vhd_vec_tst
# -- Compiling architecture mejia_divider_Nov19_arch of mejia_divider_Nov19_vhd_vec_tst
# End time: 21:28:41 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.mejia_divider_Nov19_vhd_vec_tst 
# Start time: 21:28:41 on Nov 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mejia_divider_nov19_vhd_vec_tst(mejia_divider_nov19_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.mejia_divider_nov19(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_clkena(behavior)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 463476 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#32
# End time: 21:28:43 on Nov 22,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
