{"position": "Design Manager", "company": "Intel Corporation", "profiles": ["Languages Chinese, English  Chinese, English  Chinese, English  Skills Mixed Signal SoC IC Project Management Strategic Thinking Innovation High Speed Interfaces PCIe Microprocessors Clocking PLL Low-power Design Intel Silicon SERDES Debugging See 1+ \u00a0 \u00a0 See less Skills  Mixed Signal SoC IC Project Management Strategic Thinking Innovation High Speed Interfaces PCIe Microprocessors Clocking PLL Low-power Design Intel Silicon SERDES Debugging See 1+ \u00a0 \u00a0 See less Mixed Signal SoC IC Project Management Strategic Thinking Innovation High Speed Interfaces PCIe Microprocessors Clocking PLL Low-power Design Intel Silicon SERDES Debugging See 1+ \u00a0 \u00a0 See less Mixed Signal SoC IC Project Management Strategic Thinking Innovation High Speed Interfaces PCIe Microprocessors Clocking PLL Low-power Design Intel Silicon SERDES Debugging See 1+ \u00a0 \u00a0 See less ", "Experience Construction Design Manager Intel Corporation June 2013  \u2013 Present (2 years 3 months) Ronler Acres - Hillsboro, OR Construction Design Manager - responsible for execution of tool install design program for semiconductor manufacturing facilities via management of external A&E firms.  \n \nStrategic project planning for technology ramps including contracting strategy and RFP generation, schedule and resource leveling, scope development, execution of design, design quality and performance against schedule management, and project scope change control to ensure accurate cost accounting and forecasting. \n \nInterfacing and collaborating with adjacent business groups including finance, procurement, factory customers, construction project managers, and peer design managers at global manufacturing sites. Construction Design Manager Intel Corporation June 2013  \u2013 Present (2 years 3 months) Ronler Acres - Hillsboro, OR Construction Design Manager - responsible for execution of tool install design program for semiconductor manufacturing facilities via management of external A&E firms.  \n \nStrategic project planning for technology ramps including contracting strategy and RFP generation, schedule and resource leveling, scope development, execution of design, design quality and performance against schedule management, and project scope change control to ensure accurate cost accounting and forecasting. \n \nInterfacing and collaborating with adjacent business groups including finance, procurement, factory customers, construction project managers, and peer design managers at global manufacturing sites. Construction Design Manager Intel Corporation June 2013  \u2013 Present (2 years 3 months) Ronler Acres - Hillsboro, OR Construction Design Manager - responsible for execution of tool install design program for semiconductor manufacturing facilities via management of external A&E firms.  \n \nStrategic project planning for technology ramps including contracting strategy and RFP generation, schedule and resource leveling, scope development, execution of design, design quality and performance against schedule management, and project scope change control to ensure accurate cost accounting and forecasting. \n \nInterfacing and collaborating with adjacent business groups including finance, procurement, factory customers, construction project managers, and peer design managers at global manufacturing sites. Skills Civil Engineering AutoCAD Structural Engineering BIM Concrete Revit LEED AP Construction Management LEED Submittals Construction Contract Management Projects Sustainable Design Sustainability Seismic Design Green Building Structural Analysis MathCAD RISA See 5+ \u00a0 \u00a0 See less Skills  Civil Engineering AutoCAD Structural Engineering BIM Concrete Revit LEED AP Construction Management LEED Submittals Construction Contract Management Projects Sustainable Design Sustainability Seismic Design Green Building Structural Analysis MathCAD RISA See 5+ \u00a0 \u00a0 See less Civil Engineering AutoCAD Structural Engineering BIM Concrete Revit LEED AP Construction Management LEED Submittals Construction Contract Management Projects Sustainable Design Sustainability Seismic Design Green Building Structural Analysis MathCAD RISA See 5+ \u00a0 \u00a0 See less Civil Engineering AutoCAD Structural Engineering BIM Concrete Revit LEED AP Construction Management LEED Submittals Construction Contract Management Projects Sustainable Design Sustainability Seismic Design Green Building Structural Analysis MathCAD RISA See 5+ \u00a0 \u00a0 See less Education Stanford University MS,  Civil Engineering 2004  \u2013 2006 University of Oregon MBA,  Oregon Executive MBA 2010  \u2013 2012 Oregon State University BS,  Civil Engineering 1999  \u2013 2004 University of Michigan Visiting Researcher,  Structural Engineering 2006  \u2013 2006 Visiting Researcher Stellenbosch University/Universiteit Stellenbosch Visiting Researcher,  Structural Engineering 2005  \u2013 2005 Visiting Researcher Stanford University MS,  Civil Engineering 2004  \u2013 2006 Stanford University MS,  Civil Engineering 2004  \u2013 2006 Stanford University MS,  Civil Engineering 2004  \u2013 2006 University of Oregon MBA,  Oregon Executive MBA 2010  \u2013 2012 University of Oregon MBA,  Oregon Executive MBA 2010  \u2013 2012 University of Oregon MBA,  Oregon Executive MBA 2010  \u2013 2012 Oregon State University BS,  Civil Engineering 1999  \u2013 2004 Oregon State University BS,  Civil Engineering 1999  \u2013 2004 Oregon State University BS,  Civil Engineering 1999  \u2013 2004 University of Michigan Visiting Researcher,  Structural Engineering 2006  \u2013 2006 Visiting Researcher University of Michigan Visiting Researcher,  Structural Engineering 2006  \u2013 2006 Visiting Researcher University of Michigan Visiting Researcher,  Structural Engineering 2006  \u2013 2006 Visiting Researcher Stellenbosch University/Universiteit Stellenbosch Visiting Researcher,  Structural Engineering 2005  \u2013 2005 Visiting Researcher Stellenbosch University/Universiteit Stellenbosch Visiting Researcher,  Structural Engineering 2005  \u2013 2005 Visiting Researcher Stellenbosch University/Universiteit Stellenbosch Visiting Researcher,  Structural Engineering 2005  \u2013 2005 Visiting Researcher ", "Skills Performance Consulting Needs Analysis Quality Assurance Instructor-led Training Performance Appraisal Organizational... Leadership Development People Skills Performance Management Employee Relations Management Training Delivery Workforce Planning Coaching Management Development Interviews Talent Management Onboarding Recruiting Conflict Resolution Training Human Resources Learning Management Change Management Employee Training Talent Acquisition Leadership Organizational... Program Management Career Development Employee Engagement Personnel Management Workshop Facilitation Blended Learning Instructional Design Performance Improvement ADDIE Executive Coaching Culture Change Succession Planning Organizational Design E-Learning Learning Management... Technical Training HR Consulting Organizational Learning Deferred Compensation See 32+ \u00a0 \u00a0 See less Skills  Performance Consulting Needs Analysis Quality Assurance Instructor-led Training Performance Appraisal Organizational... Leadership Development People Skills Performance Management Employee Relations Management Training Delivery Workforce Planning Coaching Management Development Interviews Talent Management Onboarding Recruiting Conflict Resolution Training Human Resources Learning Management Change Management Employee Training Talent Acquisition Leadership Organizational... Program Management Career Development Employee Engagement Personnel Management Workshop Facilitation Blended Learning Instructional Design Performance Improvement ADDIE Executive Coaching Culture Change Succession Planning Organizational Design E-Learning Learning Management... Technical Training HR Consulting Organizational Learning Deferred Compensation See 32+ \u00a0 \u00a0 See less Performance Consulting Needs Analysis Quality Assurance Instructor-led Training Performance Appraisal Organizational... Leadership Development People Skills Performance Management Employee Relations Management Training Delivery Workforce Planning Coaching Management Development Interviews Talent Management Onboarding Recruiting Conflict Resolution Training Human Resources Learning Management Change Management Employee Training Talent Acquisition Leadership Organizational... Program Management Career Development Employee Engagement Personnel Management Workshop Facilitation Blended Learning Instructional Design Performance Improvement ADDIE Executive Coaching Culture Change Succession Planning Organizational Design E-Learning Learning Management... Technical Training HR Consulting Organizational Learning Deferred Compensation See 32+ \u00a0 \u00a0 See less Performance Consulting Needs Analysis Quality Assurance Instructor-led Training Performance Appraisal Organizational... Leadership Development People Skills Performance Management Employee Relations Management Training Delivery Workforce Planning Coaching Management Development Interviews Talent Management Onboarding Recruiting Conflict Resolution Training Human Resources Learning Management Change Management Employee Training Talent Acquisition Leadership Organizational... Program Management Career Development Employee Engagement Personnel Management Workshop Facilitation Blended Learning Instructional Design Performance Improvement ADDIE Executive Coaching Culture Change Succession Planning Organizational Design E-Learning Learning Management... Technical Training HR Consulting Organizational Learning Deferred Compensation See 32+ \u00a0 \u00a0 See less ", "Languages Persian Persian Persian Skills Circuit Design RTL coding Computer Architecture DFX DFT VLSI R&D SoC Testing RTL design Semiconductors RTL Design IC Verilog ASIC Debugging Microprocessors CMOS Electrical Engineering EDA Simulations Mixed Signal Embedded Systems Processors Computer Engineering See 10+ \u00a0 \u00a0 See less Skills  Circuit Design RTL coding Computer Architecture DFX DFT VLSI R&D SoC Testing RTL design Semiconductors RTL Design IC Verilog ASIC Debugging Microprocessors CMOS Electrical Engineering EDA Simulations Mixed Signal Embedded Systems Processors Computer Engineering See 10+ \u00a0 \u00a0 See less Circuit Design RTL coding Computer Architecture DFX DFT VLSI R&D SoC Testing RTL design Semiconductors RTL Design IC Verilog ASIC Debugging Microprocessors CMOS Electrical Engineering EDA Simulations Mixed Signal Embedded Systems Processors Computer Engineering See 10+ \u00a0 \u00a0 See less Circuit Design RTL coding Computer Architecture DFX DFT VLSI R&D SoC Testing RTL design Semiconductors RTL Design IC Verilog ASIC Debugging Microprocessors CMOS Electrical Engineering EDA Simulations Mixed Signal Embedded Systems Processors Computer Engineering See 10+ \u00a0 \u00a0 See less ", "Skills ASIC Verilog RTL design SoC SystemVerilog Static Timing Analysis Semiconductors Hardware Architecture VLSI Microprocessors Competitive Analysis Strategy Microarchitecture Logic Design Timing Closure FPGA Debugging EDA Low-power Design Functional Verification Integrated Circuit... See 6+ \u00a0 \u00a0 See less Skills  ASIC Verilog RTL design SoC SystemVerilog Static Timing Analysis Semiconductors Hardware Architecture VLSI Microprocessors Competitive Analysis Strategy Microarchitecture Logic Design Timing Closure FPGA Debugging EDA Low-power Design Functional Verification Integrated Circuit... See 6+ \u00a0 \u00a0 See less ASIC Verilog RTL design SoC SystemVerilog Static Timing Analysis Semiconductors Hardware Architecture VLSI Microprocessors Competitive Analysis Strategy Microarchitecture Logic Design Timing Closure FPGA Debugging EDA Low-power Design Functional Verification Integrated Circuit... See 6+ \u00a0 \u00a0 See less ASIC Verilog RTL design SoC SystemVerilog Static Timing Analysis Semiconductors Hardware Architecture VLSI Microprocessors Competitive Analysis Strategy Microarchitecture Logic Design Timing Closure FPGA Debugging EDA Low-power Design Functional Verification Integrated Circuit... See 6+ \u00a0 \u00a0 See less ", "Experience Physical Design Manager Intel Corporation Physical Design Manager Intel Corporation Physical Design Manager Intel Corporation Education University of California, Berkeley 1983  \u2013 1985 University of California, Berkeley 1983  \u2013 1985 University of California, Berkeley 1983  \u2013 1985 University of California, Berkeley 1983  \u2013 1985 ", "Skills SoC DFT VLSI Debugging ASIC Wireless RTL design Static Timing Analysis Verilog Logic Design Timing Closure Physical Design IC Semiconductors Primetime RTL coding Low-power Design Silicon TCL Hardware Architecture Logic Synthesis Microarchitecture ATPG Perl Spyglass Timing BIST JTAG Test Engineering SystemVerilog Specman Mixed Signal Digital Signal... Processors Functional Verification NCSim Integrated Circuit... EDA CMOS AMBA AHB Microprocessors Formal Verification FPGA PCIe ModelSim See 30+ \u00a0 \u00a0 See less Skills  SoC DFT VLSI Debugging ASIC Wireless RTL design Static Timing Analysis Verilog Logic Design Timing Closure Physical Design IC Semiconductors Primetime RTL coding Low-power Design Silicon TCL Hardware Architecture Logic Synthesis Microarchitecture ATPG Perl Spyglass Timing BIST JTAG Test Engineering SystemVerilog Specman Mixed Signal Digital Signal... Processors Functional Verification NCSim Integrated Circuit... EDA CMOS AMBA AHB Microprocessors Formal Verification FPGA PCIe ModelSim See 30+ \u00a0 \u00a0 See less SoC DFT VLSI Debugging ASIC Wireless RTL design Static Timing Analysis Verilog Logic Design Timing Closure Physical Design IC Semiconductors Primetime RTL coding Low-power Design Silicon TCL Hardware Architecture Logic Synthesis Microarchitecture ATPG Perl Spyglass Timing BIST JTAG Test Engineering SystemVerilog Specman Mixed Signal Digital Signal... Processors Functional Verification NCSim Integrated Circuit... EDA CMOS AMBA AHB Microprocessors Formal Verification FPGA PCIe ModelSim See 30+ \u00a0 \u00a0 See less SoC DFT VLSI Debugging ASIC Wireless RTL design Static Timing Analysis Verilog Logic Design Timing Closure Physical Design IC Semiconductors Primetime RTL coding Low-power Design Silicon TCL Hardware Architecture Logic Synthesis Microarchitecture ATPG Perl Spyglass Timing BIST JTAG Test Engineering SystemVerilog Specman Mixed Signal Digital Signal... Processors Functional Verification NCSim Integrated Circuit... EDA CMOS AMBA AHB Microprocessors Formal Verification FPGA PCIe ModelSim See 30+ \u00a0 \u00a0 See less ", "Languages Russian Hebrew Ukrainian Russian Hebrew Ukrainian Russian Hebrew Ukrainian Skills Electrical Engineering Engineering Management Semiconductors Engineering Systems Engineering Intel Automation Programming SCADA Integration Project Engineering Electronics Process Control Cross-functional Team... Root Cause Analysis Manufacturing... System Architecture Semiconductor Industry MS Project Instrumentation Microsoft Project Project Planning See 7+ \u00a0 \u00a0 See less Skills  Electrical Engineering Engineering Management Semiconductors Engineering Systems Engineering Intel Automation Programming SCADA Integration Project Engineering Electronics Process Control Cross-functional Team... Root Cause Analysis Manufacturing... System Architecture Semiconductor Industry MS Project Instrumentation Microsoft Project Project Planning See 7+ \u00a0 \u00a0 See less Electrical Engineering Engineering Management Semiconductors Engineering Systems Engineering Intel Automation Programming SCADA Integration Project Engineering Electronics Process Control Cross-functional Team... Root Cause Analysis Manufacturing... System Architecture Semiconductor Industry MS Project Instrumentation Microsoft Project Project Planning See 7+ \u00a0 \u00a0 See less Electrical Engineering Engineering Management Semiconductors Engineering Systems Engineering Intel Automation Programming SCADA Integration Project Engineering Electronics Process Control Cross-functional Team... Root Cause Analysis Manufacturing... System Architecture Semiconductor Industry MS Project Instrumentation Microsoft Project Project Planning See 7+ \u00a0 \u00a0 See less ", "Skills SoC Processors Semiconductors Microprocessors Computer Architecture Intel Engineering Leadership Debugging IC ASIC Architecture RTL design Enterprise Software VLSI Architectures Cross-functional Team... Emulation Verilog Program Management See 5+ \u00a0 \u00a0 See less Skills  SoC Processors Semiconductors Microprocessors Computer Architecture Intel Engineering Leadership Debugging IC ASIC Architecture RTL design Enterprise Software VLSI Architectures Cross-functional Team... Emulation Verilog Program Management See 5+ \u00a0 \u00a0 See less SoC Processors Semiconductors Microprocessors Computer Architecture Intel Engineering Leadership Debugging IC ASIC Architecture RTL design Enterprise Software VLSI Architectures Cross-functional Team... Emulation Verilog Program Management See 5+ \u00a0 \u00a0 See less SoC Processors Semiconductors Microprocessors Computer Architecture Intel Engineering Leadership Debugging IC ASIC Architecture RTL design Enterprise Software VLSI Architectures Cross-functional Team... Emulation Verilog Program Management See 5+ \u00a0 \u00a0 See less ", "Experience SoC Silicon Design Manager Intel Corporation August 2008  \u2013 Present (7 years 1 month) Successfully managed the silicon design execution for more than five complex SoCs. The team specialized in full chip SOC RTL assembly, DFX and clocking architecture and design, as well as SOC structural design (fullchip synthesis). Senior Component Design Engineer Intel Corporation August 2000  \u2013  August 2008  (8 years 1 month) Logic design and validation on a variety of products ranging from enterprise chipsets and Itanium processors to SOC designs targeting gateway and consumer electronic markets. SoC Silicon Design Manager Intel Corporation August 2008  \u2013 Present (7 years 1 month) Successfully managed the silicon design execution for more than five complex SoCs. The team specialized in full chip SOC RTL assembly, DFX and clocking architecture and design, as well as SOC structural design (fullchip synthesis). SoC Silicon Design Manager Intel Corporation August 2008  \u2013 Present (7 years 1 month) Successfully managed the silicon design execution for more than five complex SoCs. The team specialized in full chip SOC RTL assembly, DFX and clocking architecture and design, as well as SOC structural design (fullchip synthesis). Senior Component Design Engineer Intel Corporation August 2000  \u2013  August 2008  (8 years 1 month) Logic design and validation on a variety of products ranging from enterprise chipsets and Itanium processors to SOC designs targeting gateway and consumer electronic markets. Senior Component Design Engineer Intel Corporation August 2000  \u2013  August 2008  (8 years 1 month) Logic design and validation on a variety of products ranging from enterprise chipsets and Itanium processors to SOC designs targeting gateway and consumer electronic markets. Skills SoC Processors ASIC Verilog Debugging Semiconductors FPGA Hardware Architecture EDA Intel Silicon Logic Design Logic Synthesis Computer Architecture RTL design Integrated Circuit... Static Timing Analysis Microprocessors Consumer Electronics RTL Design SystemVerilog See 6+ \u00a0 \u00a0 See less Skills  SoC Processors ASIC Verilog Debugging Semiconductors FPGA Hardware Architecture EDA Intel Silicon Logic Design Logic Synthesis Computer Architecture RTL design Integrated Circuit... Static Timing Analysis Microprocessors Consumer Electronics RTL Design SystemVerilog See 6+ \u00a0 \u00a0 See less SoC Processors ASIC Verilog Debugging Semiconductors FPGA Hardware Architecture EDA Intel Silicon Logic Design Logic Synthesis Computer Architecture RTL design Integrated Circuit... Static Timing Analysis Microprocessors Consumer Electronics RTL Design SystemVerilog See 6+ \u00a0 \u00a0 See less SoC Processors ASIC Verilog Debugging Semiconductors FPGA Hardware Architecture EDA Intel Silicon Logic Design Logic Synthesis Computer Architecture RTL design Integrated Circuit... Static Timing Analysis Microprocessors Consumer Electronics RTL Design SystemVerilog See 6+ \u00a0 \u00a0 See less Education Arizona State University - W. P. Carey School of Business MBA,  Business 2005  \u2013 2007 Tulane University BSE,  Computer Engineering 1996  \u2013 2000 Arizona State University - W. P. Carey School of Business MBA,  Business 2005  \u2013 2007 Arizona State University - W. P. Carey School of Business MBA,  Business 2005  \u2013 2007 Arizona State University - W. P. Carey School of Business MBA,  Business 2005  \u2013 2007 Tulane University BSE,  Computer Engineering 1996  \u2013 2000 Tulane University BSE,  Computer Engineering 1996  \u2013 2000 Tulane University BSE,  Computer Engineering 1996  \u2013 2000 ", "Skills TCL Perl Unix Shell Scripting ASIC Physical Design Verilog EDA Timing Closure SoC VLSI Logic Synthesis Floorplanning Circuit Design Logic Design SystemVerilog Processors See 1+ \u00a0 \u00a0 See less Skills  TCL Perl Unix Shell Scripting ASIC Physical Design Verilog EDA Timing Closure SoC VLSI Logic Synthesis Floorplanning Circuit Design Logic Design SystemVerilog Processors See 1+ \u00a0 \u00a0 See less TCL Perl Unix Shell Scripting ASIC Physical Design Verilog EDA Timing Closure SoC VLSI Logic Synthesis Floorplanning Circuit Design Logic Design SystemVerilog Processors See 1+ \u00a0 \u00a0 See less TCL Perl Unix Shell Scripting ASIC Physical Design Verilog EDA Timing Closure SoC VLSI Logic Synthesis Floorplanning Circuit Design Logic Design SystemVerilog Processors See 1+ \u00a0 \u00a0 See less ", "Skills Microprocessors SoC ASIC Static Timing Analysis Processors VLSI CMOS Verilog Integrated Circuit... IC Low-power Design RTL design RTL Design Semiconductors Debugging Computer Architecture See 1+ \u00a0 \u00a0 See less Skills  Microprocessors SoC ASIC Static Timing Analysis Processors VLSI CMOS Verilog Integrated Circuit... IC Low-power Design RTL design RTL Design Semiconductors Debugging Computer Architecture See 1+ \u00a0 \u00a0 See less Microprocessors SoC ASIC Static Timing Analysis Processors VLSI CMOS Verilog Integrated Circuit... IC Low-power Design RTL design RTL Design Semiconductors Debugging Computer Architecture See 1+ \u00a0 \u00a0 See less Microprocessors SoC ASIC Static Timing Analysis Processors VLSI CMOS Verilog Integrated Circuit... IC Low-power Design RTL design RTL Design Semiconductors Debugging Computer Architecture See 1+ \u00a0 \u00a0 See less ", "Summary Semiconductor Professional with 20+ years of experience in complete SOC design (concept ->silicon) implementation including design collateral components (DDK, Memory compilers, Test Vehicle ) development & qualification.  \n \nExpertise in building teams \u2013 seed, build & lead  \n \nDemonstrated strength/Expertise in handling the complete BU operations  \n \nLed teams across geographies and have been collaborating with stakeholders/people world-wide. \n \nProven track record of successfully delivering 1st pass silicon products. \n \nSkilled at handling multiple tasks and projects in challenging global environments with excellent team management skills.  \n \nFocus on driving Cost reduction, Quality, Design cycle time reduction, Continuous process improvements. \n \nSpecialties: SOC Design & Implementaion \nTechnology IP development & qualification \nDesign Flows & Methodology -- Develop & Deploy \nPhysical Design, Verification & Integration \nTeam Development Summary Semiconductor Professional with 20+ years of experience in complete SOC design (concept ->silicon) implementation including design collateral components (DDK, Memory compilers, Test Vehicle ) development & qualification.  \n \nExpertise in building teams \u2013 seed, build & lead  \n \nDemonstrated strength/Expertise in handling the complete BU operations  \n \nLed teams across geographies and have been collaborating with stakeholders/people world-wide. \n \nProven track record of successfully delivering 1st pass silicon products. \n \nSkilled at handling multiple tasks and projects in challenging global environments with excellent team management skills.  \n \nFocus on driving Cost reduction, Quality, Design cycle time reduction, Continuous process improvements. \n \nSpecialties: SOC Design & Implementaion \nTechnology IP development & qualification \nDesign Flows & Methodology -- Develop & Deploy \nPhysical Design, Verification & Integration \nTeam Development Semiconductor Professional with 20+ years of experience in complete SOC design (concept ->silicon) implementation including design collateral components (DDK, Memory compilers, Test Vehicle ) development & qualification.  \n \nExpertise in building teams \u2013 seed, build & lead  \n \nDemonstrated strength/Expertise in handling the complete BU operations  \n \nLed teams across geographies and have been collaborating with stakeholders/people world-wide. \n \nProven track record of successfully delivering 1st pass silicon products. \n \nSkilled at handling multiple tasks and projects in challenging global environments with excellent team management skills.  \n \nFocus on driving Cost reduction, Quality, Design cycle time reduction, Continuous process improvements. \n \nSpecialties: SOC Design & Implementaion \nTechnology IP development & qualification \nDesign Flows & Methodology -- Develop & Deploy \nPhysical Design, Verification & Integration \nTeam Development Semiconductor Professional with 20+ years of experience in complete SOC design (concept ->silicon) implementation including design collateral components (DDK, Memory compilers, Test Vehicle ) development & qualification.  \n \nExpertise in building teams \u2013 seed, build & lead  \n \nDemonstrated strength/Expertise in handling the complete BU operations  \n \nLed teams across geographies and have been collaborating with stakeholders/people world-wide. \n \nProven track record of successfully delivering 1st pass silicon products. \n \nSkilled at handling multiple tasks and projects in challenging global environments with excellent team management skills.  \n \nFocus on driving Cost reduction, Quality, Design cycle time reduction, Continuous process improvements. \n \nSpecialties: SOC Design & Implementaion \nTechnology IP development & qualification \nDesign Flows & Methodology -- Develop & Deploy \nPhysical Design, Verification & Integration \nTeam Development Experience Senior Design Manager Intel Corporation August 2013  \u2013 Present (2 years 1 month) Mixed Signal IP Group Design Technology Manager - India Region Freescale Semiconductor January 2007  \u2013  July 2013  (6 years 7 months) Leading design technology team to provide best-in class, highly optimized, custimized & quality IP solutions for our product groups. \n-- Std cell Lib development global ownership for all technologies \n-- Memory compiler design & development \n-- Test Vehicle to certify components \n-- Apps support Design Manager Freescale Semiconductor / Motorola SPS June 1999  \u2013  2007  (8 years) Responsibe for complete SoC product development for wireless applications. \n \nPhysical design Lead for activities in India for projects critical for Motorola/FSL business. \nDemonstrated strength in building and leading multiple teams. \nExpertise in Physical design, Verification and Integration \nMethodology Driver for Physical Design flows  \nWorld-wide collaboration and reuse of physical design flows. \nBuild bench strength and guided engineers globally Project Lead Duet Technologies Inc January 1997  \u2013  May 1999  (2 years 5 months) Responsible for DDK Library Development & Validation  \n \nLibrary Modeling and Validation  \nQA of TSMC 0.18 Std cell libraries  \nValidation of Rockwell CAE libraries  \nRegression Tests for Synopsys tools  \nPhysical Design tool kit ( CMDE ) Validation and QA for LSI View logic, Mentor, Cadence, Synopsys libraries for AMD SRA CARE , IIT Delhi 1993  \u2013  1995  (2 years) Low power analog circuit design for hearing aid Senior Design Manager Intel Corporation August 2013  \u2013 Present (2 years 1 month) Mixed Signal IP Group Senior Design Manager Intel Corporation August 2013  \u2013 Present (2 years 1 month) Mixed Signal IP Group Design Technology Manager - India Region Freescale Semiconductor January 2007  \u2013  July 2013  (6 years 7 months) Leading design technology team to provide best-in class, highly optimized, custimized & quality IP solutions for our product groups. \n-- Std cell Lib development global ownership for all technologies \n-- Memory compiler design & development \n-- Test Vehicle to certify components \n-- Apps support Design Technology Manager - India Region Freescale Semiconductor January 2007  \u2013  July 2013  (6 years 7 months) Leading design technology team to provide best-in class, highly optimized, custimized & quality IP solutions for our product groups. \n-- Std cell Lib development global ownership for all technologies \n-- Memory compiler design & development \n-- Test Vehicle to certify components \n-- Apps support Design Manager Freescale Semiconductor / Motorola SPS June 1999  \u2013  2007  (8 years) Responsibe for complete SoC product development for wireless applications. \n \nPhysical design Lead for activities in India for projects critical for Motorola/FSL business. \nDemonstrated strength in building and leading multiple teams. \nExpertise in Physical design, Verification and Integration \nMethodology Driver for Physical Design flows  \nWorld-wide collaboration and reuse of physical design flows. \nBuild bench strength and guided engineers globally Design Manager Freescale Semiconductor / Motorola SPS June 1999  \u2013  2007  (8 years) Responsibe for complete SoC product development for wireless applications. \n \nPhysical design Lead for activities in India for projects critical for Motorola/FSL business. \nDemonstrated strength in building and leading multiple teams. \nExpertise in Physical design, Verification and Integration \nMethodology Driver for Physical Design flows  \nWorld-wide collaboration and reuse of physical design flows. \nBuild bench strength and guided engineers globally Project Lead Duet Technologies Inc January 1997  \u2013  May 1999  (2 years 5 months) Responsible for DDK Library Development & Validation  \n \nLibrary Modeling and Validation  \nQA of TSMC 0.18 Std cell libraries  \nValidation of Rockwell CAE libraries  \nRegression Tests for Synopsys tools  \nPhysical Design tool kit ( CMDE ) Validation and QA for LSI View logic, Mentor, Cadence, Synopsys libraries for AMD Project Lead Duet Technologies Inc January 1997  \u2013  May 1999  (2 years 5 months) Responsible for DDK Library Development & Validation  \n \nLibrary Modeling and Validation  \nQA of TSMC 0.18 Std cell libraries  \nValidation of Rockwell CAE libraries  \nRegression Tests for Synopsys tools  \nPhysical Design tool kit ( CMDE ) Validation and QA for LSI View logic, Mentor, Cadence, Synopsys libraries for AMD SRA CARE , IIT Delhi 1993  \u2013  1995  (2 years) Low power analog circuit design for hearing aid SRA CARE , IIT Delhi 1993  \u2013  1995  (2 years) Low power analog circuit design for hearing aid Skills SOC Design Physical Design Building Strong Teams ASIC VLSI Semiconductors SoC IC Static Timing Analysis EDA High Performance Teams Cadence Virtuoso ModelSim VHDL DRC RTL design Floorplanning Physical Verification Integrated Circuit... Functional Verification Timing Closure SystemVerilog CMOS DDK design Memories Primetime DFT Mixed Signal Verilog Cadence LVS RTL coding TCL Logic Synthesis Silicon Logic Design Analog Circuit Design PLL Spectre Processors Analog Microprocessors Circuit Design Formal Verification Low-power Design Power Management SRAM RTL Design See 33+ \u00a0 \u00a0 See less Skills  SOC Design Physical Design Building Strong Teams ASIC VLSI Semiconductors SoC IC Static Timing Analysis EDA High Performance Teams Cadence Virtuoso ModelSim VHDL DRC RTL design Floorplanning Physical Verification Integrated Circuit... Functional Verification Timing Closure SystemVerilog CMOS DDK design Memories Primetime DFT Mixed Signal Verilog Cadence LVS RTL coding TCL Logic Synthesis Silicon Logic Design Analog Circuit Design PLL Spectre Processors Analog Microprocessors Circuit Design Formal Verification Low-power Design Power Management SRAM RTL Design See 33+ \u00a0 \u00a0 See less SOC Design Physical Design Building Strong Teams ASIC VLSI Semiconductors SoC IC Static Timing Analysis EDA High Performance Teams Cadence Virtuoso ModelSim VHDL DRC RTL design Floorplanning Physical Verification Integrated Circuit... Functional Verification Timing Closure SystemVerilog CMOS DDK design Memories Primetime DFT Mixed Signal Verilog Cadence LVS RTL coding TCL Logic Synthesis Silicon Logic Design Analog Circuit Design PLL Spectre Processors Analog Microprocessors Circuit Design Formal Verification Low-power Design Power Management SRAM RTL Design See 33+ \u00a0 \u00a0 See less SOC Design Physical Design Building Strong Teams ASIC VLSI Semiconductors SoC IC Static Timing Analysis EDA High Performance Teams Cadence Virtuoso ModelSim VHDL DRC RTL design Floorplanning Physical Verification Integrated Circuit... Functional Verification Timing Closure SystemVerilog CMOS DDK design Memories Primetime DFT Mixed Signal Verilog Cadence LVS RTL coding TCL Logic Synthesis Silicon Logic Design Analog Circuit Design PLL Spectre Processors Analog Microprocessors Circuit Design Formal Verification Low-power Design Power Management SRAM RTL Design See 33+ \u00a0 \u00a0 See less Education Birla Institute of Technology and Science M.E.,  Microelectronics 1995  \u2013 1996 Engineering College, Kota B.E.,  Electronics & Communication 1988  \u2013 1993 Birla Institute of Technology and Science M.E.,  Microelectronics 1995  \u2013 1996 Birla Institute of Technology and Science M.E.,  Microelectronics 1995  \u2013 1996 Birla Institute of Technology and Science M.E.,  Microelectronics 1995  \u2013 1996 Engineering College, Kota B.E.,  Electronics & Communication 1988  \u2013 1993 Engineering College, Kota B.E.,  Electronics & Communication 1988  \u2013 1993 Engineering College, Kota B.E.,  Electronics & Communication 1988  \u2013 1993 ", "Experience Mechanical Team Lead Intel Corporation 2011  \u2013 Present (4 years) DuPont, WA Scoped, planned, designed, and developed HVM Solid State Drive Enclosures meeting cost and schedule constraints using internal and external design resources  \n\u2022\tInterfaced extensively with Asian ODM partners and vendors for DFx reviews and compliance.  \n\u2022\tDesigned Intel\u2019s first thixomolded SSD enclosure and carried through to production. Mechanical Architect Intel Corporation 2006  \u2013  2011  (5 years) DuPont, WA Returned to Individual Contributor after group downsizing. Vetted, designed, and developed several client laptop and all-in-one systems, concepts, and prototypes. \n\u2022\tBalanced inputs from Principal Engineers, ID, and manufacturing and produced to unique all-in-one system for OEM, from initial concept to retail shelf, using applied design expertise and negotiation skills.  \n\u2022\tProvided design, direction, and support for all rapid prototype components, expediting system level decisions and delivering key hardware for milestones during development of two Gateway HVM systems \n\u2022\tDesigned, procured, delivered Laptop Reference Design prototypes using common building blocks \n\u2022\tCreated innovative snap together hinge-less tablet/keyboard interface utilizing friction cam  \n\u2022\tHeld weekly mentoring sessions with junior engineers in Shanghai Mechanical Design Manager Intel Corporation 2005  \u2013  2006  (1 year) DuPont, WA Given Management role after unexpected departure of team manager. Managed team of mechanical and thermal engineers and technicians to deliver several concept and production-level desktop system designs. \n\u2022\tLed team to consistently deliver designs on time and within budget.  \n\u2022\tDeveloped Product Life Cycle process tailored to group\u2019s project resulting is clear expectations, ownership, and review milestones for system development. Mechanical Architect Intel Corporation 2003  \u2013  2005  (2 years) DuPont, WA Vetted, designed, and developed several desktop and living room systems and concepts. \n\u2022\tDeveloped Intel\u2019s First Consumer Electronic (CE) Concept Platform for the Living Room \n\u2022\tInterfaced and guided European OEM on their first CE PC design by working with Taiwan ODM \n\u2022\tArchitected new concepts in conjunction with cross functional team  \n\u2022\tQuickly developed, procured, and delivered numerous show units \n\u2022\tDebugged, modified, and assembled show units until functional and cosmetically appealing Mechanical Design Manager Intel Corporation 2000  \u2013  2003  (3 years) DuPont, WA Managed group of mechanical design engineers and technicians to deliver Intel reference cooling and retention designs for server processors and chipsets \n\u2022\tLead Design Integrator for Xeon processor cooling solutions. Lead mechanical, structural and thermal engineers to develop the CPU thermal and mechanical retention solutions for rack servers. \n\u2022\tPatent award for integrated heat sink removal tool \n\u2022\tDeveloped Intel\u2019s first liquid cooling system for a 1U server \n\u2022\tCo-developed with vendor a R134a phase change cooling system for a 1U server Lead Mechanical Engineer Intel 1997  \u2013  2000  (3 years) DuPont, WA Lead the concept team in designing and developing smaller innovative desktop PCs using Pro/Engineer.  \n\u2022\tInterfaced with industrial designers and customers to create initial system layout, detail design, thermal and acoustic design, material selection, bill of materials, prototype procurement, part and tool quotes, tool sampling and first article inspections. Mechanical Engineer Siemens - Pelton and Crane 1991  \u2013  1996  (5 years) Charlotte, NC Lead US Engineer for new multi-national development of a new dental operatory chair. Created final design and procured production tooling for castings, molded plastics, and sheetmetal. Interfaced with industrial designers in the conceptual stages to develop initial prototypes. System Administrator of CAD system, managed databases and provided user support. Project Engineer Collier-Keyworth 1989  \u2013  1991  (2 years) Liberty, NC Designed and developed variety of office chair tilting mechanisms from stamped sheetmetal and weldments. Created cost reduction designs by utilizing highly formed surfaced sheetmetal. Managed Drafting personnel, CAD/CAM systems, and the R&D laboratory. Senior Mechanical Engineer Pratt & Whitney 1985  \u2013  1989  (4 years) West Palm Beach, Florida Developed and improved a number of innovative aerospace engine and engine component designs, including Space Shuttle Main Engine LOX preburner impeller, final rotational balancing system for the SSME LOX assembly, Tantalum bellows controller for the RL-10A-4 rocket engine, as well as other turbofan jet engines. Mechanical Team Lead Intel Corporation 2011  \u2013 Present (4 years) DuPont, WA Scoped, planned, designed, and developed HVM Solid State Drive Enclosures meeting cost and schedule constraints using internal and external design resources  \n\u2022\tInterfaced extensively with Asian ODM partners and vendors for DFx reviews and compliance.  \n\u2022\tDesigned Intel\u2019s first thixomolded SSD enclosure and carried through to production. Mechanical Team Lead Intel Corporation 2011  \u2013 Present (4 years) DuPont, WA Scoped, planned, designed, and developed HVM Solid State Drive Enclosures meeting cost and schedule constraints using internal and external design resources  \n\u2022\tInterfaced extensively with Asian ODM partners and vendors for DFx reviews and compliance.  \n\u2022\tDesigned Intel\u2019s first thixomolded SSD enclosure and carried through to production. Mechanical Architect Intel Corporation 2006  \u2013  2011  (5 years) DuPont, WA Returned to Individual Contributor after group downsizing. Vetted, designed, and developed several client laptop and all-in-one systems, concepts, and prototypes. \n\u2022\tBalanced inputs from Principal Engineers, ID, and manufacturing and produced to unique all-in-one system for OEM, from initial concept to retail shelf, using applied design expertise and negotiation skills.  \n\u2022\tProvided design, direction, and support for all rapid prototype components, expediting system level decisions and delivering key hardware for milestones during development of two Gateway HVM systems \n\u2022\tDesigned, procured, delivered Laptop Reference Design prototypes using common building blocks \n\u2022\tCreated innovative snap together hinge-less tablet/keyboard interface utilizing friction cam  \n\u2022\tHeld weekly mentoring sessions with junior engineers in Shanghai Mechanical Architect Intel Corporation 2006  \u2013  2011  (5 years) DuPont, WA Returned to Individual Contributor after group downsizing. Vetted, designed, and developed several client laptop and all-in-one systems, concepts, and prototypes. \n\u2022\tBalanced inputs from Principal Engineers, ID, and manufacturing and produced to unique all-in-one system for OEM, from initial concept to retail shelf, using applied design expertise and negotiation skills.  \n\u2022\tProvided design, direction, and support for all rapid prototype components, expediting system level decisions and delivering key hardware for milestones during development of two Gateway HVM systems \n\u2022\tDesigned, procured, delivered Laptop Reference Design prototypes using common building blocks \n\u2022\tCreated innovative snap together hinge-less tablet/keyboard interface utilizing friction cam  \n\u2022\tHeld weekly mentoring sessions with junior engineers in Shanghai Mechanical Design Manager Intel Corporation 2005  \u2013  2006  (1 year) DuPont, WA Given Management role after unexpected departure of team manager. Managed team of mechanical and thermal engineers and technicians to deliver several concept and production-level desktop system designs. \n\u2022\tLed team to consistently deliver designs on time and within budget.  \n\u2022\tDeveloped Product Life Cycle process tailored to group\u2019s project resulting is clear expectations, ownership, and review milestones for system development. Mechanical Design Manager Intel Corporation 2005  \u2013  2006  (1 year) DuPont, WA Given Management role after unexpected departure of team manager. Managed team of mechanical and thermal engineers and technicians to deliver several concept and production-level desktop system designs. \n\u2022\tLed team to consistently deliver designs on time and within budget.  \n\u2022\tDeveloped Product Life Cycle process tailored to group\u2019s project resulting is clear expectations, ownership, and review milestones for system development. Mechanical Architect Intel Corporation 2003  \u2013  2005  (2 years) DuPont, WA Vetted, designed, and developed several desktop and living room systems and concepts. \n\u2022\tDeveloped Intel\u2019s First Consumer Electronic (CE) Concept Platform for the Living Room \n\u2022\tInterfaced and guided European OEM on their first CE PC design by working with Taiwan ODM \n\u2022\tArchitected new concepts in conjunction with cross functional team  \n\u2022\tQuickly developed, procured, and delivered numerous show units \n\u2022\tDebugged, modified, and assembled show units until functional and cosmetically appealing Mechanical Architect Intel Corporation 2003  \u2013  2005  (2 years) DuPont, WA Vetted, designed, and developed several desktop and living room systems and concepts. \n\u2022\tDeveloped Intel\u2019s First Consumer Electronic (CE) Concept Platform for the Living Room \n\u2022\tInterfaced and guided European OEM on their first CE PC design by working with Taiwan ODM \n\u2022\tArchitected new concepts in conjunction with cross functional team  \n\u2022\tQuickly developed, procured, and delivered numerous show units \n\u2022\tDebugged, modified, and assembled show units until functional and cosmetically appealing Mechanical Design Manager Intel Corporation 2000  \u2013  2003  (3 years) DuPont, WA Managed group of mechanical design engineers and technicians to deliver Intel reference cooling and retention designs for server processors and chipsets \n\u2022\tLead Design Integrator for Xeon processor cooling solutions. Lead mechanical, structural and thermal engineers to develop the CPU thermal and mechanical retention solutions for rack servers. \n\u2022\tPatent award for integrated heat sink removal tool \n\u2022\tDeveloped Intel\u2019s first liquid cooling system for a 1U server \n\u2022\tCo-developed with vendor a R134a phase change cooling system for a 1U server Mechanical Design Manager Intel Corporation 2000  \u2013  2003  (3 years) DuPont, WA Managed group of mechanical design engineers and technicians to deliver Intel reference cooling and retention designs for server processors and chipsets \n\u2022\tLead Design Integrator for Xeon processor cooling solutions. Lead mechanical, structural and thermal engineers to develop the CPU thermal and mechanical retention solutions for rack servers. \n\u2022\tPatent award for integrated heat sink removal tool \n\u2022\tDeveloped Intel\u2019s first liquid cooling system for a 1U server \n\u2022\tCo-developed with vendor a R134a phase change cooling system for a 1U server Lead Mechanical Engineer Intel 1997  \u2013  2000  (3 years) DuPont, WA Lead the concept team in designing and developing smaller innovative desktop PCs using Pro/Engineer.  \n\u2022\tInterfaced with industrial designers and customers to create initial system layout, detail design, thermal and acoustic design, material selection, bill of materials, prototype procurement, part and tool quotes, tool sampling and first article inspections. Lead Mechanical Engineer Intel 1997  \u2013  2000  (3 years) DuPont, WA Lead the concept team in designing and developing smaller innovative desktop PCs using Pro/Engineer.  \n\u2022\tInterfaced with industrial designers and customers to create initial system layout, detail design, thermal and acoustic design, material selection, bill of materials, prototype procurement, part and tool quotes, tool sampling and first article inspections. Mechanical Engineer Siemens - Pelton and Crane 1991  \u2013  1996  (5 years) Charlotte, NC Lead US Engineer for new multi-national development of a new dental operatory chair. Created final design and procured production tooling for castings, molded plastics, and sheetmetal. Interfaced with industrial designers in the conceptual stages to develop initial prototypes. System Administrator of CAD system, managed databases and provided user support. Mechanical Engineer Siemens - Pelton and Crane 1991  \u2013  1996  (5 years) Charlotte, NC Lead US Engineer for new multi-national development of a new dental operatory chair. Created final design and procured production tooling for castings, molded plastics, and sheetmetal. Interfaced with industrial designers in the conceptual stages to develop initial prototypes. System Administrator of CAD system, managed databases and provided user support. Project Engineer Collier-Keyworth 1989  \u2013  1991  (2 years) Liberty, NC Designed and developed variety of office chair tilting mechanisms from stamped sheetmetal and weldments. Created cost reduction designs by utilizing highly formed surfaced sheetmetal. Managed Drafting personnel, CAD/CAM systems, and the R&D laboratory. Project Engineer Collier-Keyworth 1989  \u2013  1991  (2 years) Liberty, NC Designed and developed variety of office chair tilting mechanisms from stamped sheetmetal and weldments. Created cost reduction designs by utilizing highly formed surfaced sheetmetal. Managed Drafting personnel, CAD/CAM systems, and the R&D laboratory. Senior Mechanical Engineer Pratt & Whitney 1985  \u2013  1989  (4 years) West Palm Beach, Florida Developed and improved a number of innovative aerospace engine and engine component designs, including Space Shuttle Main Engine LOX preburner impeller, final rotational balancing system for the SSME LOX assembly, Tantalum bellows controller for the RL-10A-4 rocket engine, as well as other turbofan jet engines. Senior Mechanical Engineer Pratt & Whitney 1985  \u2013  1989  (4 years) West Palm Beach, Florida Developed and improved a number of innovative aerospace engine and engine component designs, including Space Shuttle Main Engine LOX preburner impeller, final rotational balancing system for the SSME LOX assembly, Tantalum bellows controller for the RL-10A-4 rocket engine, as well as other turbofan jet engines. Skills Program Management Semiconductors Engineering Management CAD Manufacturing Design for Manufacturing Mechanical Engineering Engineering Embedded Systems Intel Product Design Product Management Pro Engineer Product Engineering Solidworks Thermal Analysis Product Development Cross-functional Team... Design of Experiments Processors Electronics Testing Sheet Metal IC Debugging PCB design Semiconductor Industry Manufacturing... See 13+ \u00a0 \u00a0 See less Skills  Program Management Semiconductors Engineering Management CAD Manufacturing Design for Manufacturing Mechanical Engineering Engineering Embedded Systems Intel Product Design Product Management Pro Engineer Product Engineering Solidworks Thermal Analysis Product Development Cross-functional Team... Design of Experiments Processors Electronics Testing Sheet Metal IC Debugging PCB design Semiconductor Industry Manufacturing... See 13+ \u00a0 \u00a0 See less Program Management Semiconductors Engineering Management CAD Manufacturing Design for Manufacturing Mechanical Engineering Engineering Embedded Systems Intel Product Design Product Management Pro Engineer Product Engineering Solidworks Thermal Analysis Product Development Cross-functional Team... Design of Experiments Processors Electronics Testing Sheet Metal IC Debugging PCB design Semiconductor Industry Manufacturing... See 13+ \u00a0 \u00a0 See less Program Management Semiconductors Engineering Management CAD Manufacturing Design for Manufacturing Mechanical Engineering Engineering Embedded Systems Intel Product Design Product Management Pro Engineer Product Engineering Solidworks Thermal Analysis Product Development Cross-functional Team... Design of Experiments Processors Electronics Testing Sheet Metal IC Debugging PCB design Semiconductor Industry Manufacturing... See 13+ \u00a0 \u00a0 See less Education North Carolina State University Bachelor of Science (BS),  Mechanical Engineering 1981  \u2013 1985 North Carolina State University Bachelor of Science (BS),  Mechanical Engineering 1981  \u2013 1985 North Carolina State University Bachelor of Science (BS),  Mechanical Engineering 1981  \u2013 1985 North Carolina State University Bachelor of Science (BS),  Mechanical Engineering 1981  \u2013 1985 ", "Skills ASIC VLSI design High performance design... Static Timing Analysis Semiconductors Microprocessors IC X86 Physical Design SoC Intel RTL design Timing Closure Verilog Functional Verification VLSI Logic Design Low-power Design See 3+ \u00a0 \u00a0 See less Skills  ASIC VLSI design High performance design... Static Timing Analysis Semiconductors Microprocessors IC X86 Physical Design SoC Intel RTL design Timing Closure Verilog Functional Verification VLSI Logic Design Low-power Design See 3+ \u00a0 \u00a0 See less ASIC VLSI design High performance design... Static Timing Analysis Semiconductors Microprocessors IC X86 Physical Design SoC Intel RTL design Timing Closure Verilog Functional Verification VLSI Logic Design Low-power Design See 3+ \u00a0 \u00a0 See less ASIC VLSI design High performance design... Static Timing Analysis Semiconductors Microprocessors IC X86 Physical Design SoC Intel RTL design Timing Closure Verilog Functional Verification VLSI Logic Design Low-power Design See 3+ \u00a0 \u00a0 See less ", "Skills PCIe Mixed Signal Electrical Engineering Low-power Design ASIC Skills  PCIe Mixed Signal Electrical Engineering Low-power Design ASIC PCIe Mixed Signal Electrical Engineering Low-power Design ASIC PCIe Mixed Signal Electrical Engineering Low-power Design ASIC "]}