Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L axi_bram_ctrl_v4_1_1 -L blk_mem_gen_v8_4_3 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_19 -L fifo_generator_v13_2_4 -L axi_data_fifo_v2_1_18 -L axi_crossbar_v2_1_20 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_13 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_21 -L xlconcat_v2_1_3 -L axi_protocol_converter_v2_1_19 -L axi_clock_converter_v2_1_18 -L axi_dwidth_converter_v2_1_19 -L axi_mmu_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/new/reservation_station.v:230]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_axi_aruser' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v:5057]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_axi_awuser' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v:5070]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'm_axi_wuser' [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.ip_user_files/bd/cpu_design/sim/cpu_design.v:5088]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_1.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package ieee.math_real
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.axi_simple_master_v1_0(C_M00_AXI...
Compiling module xil_defaultlib.cpu_design_axi_simple_master_0_2
Compiling module xil_defaultlib.l1_cache
Compiling module xil_defaultlib.cpu_design_l1_cache_0_0
Compiling module xil_defaultlib.memory_attribute_table
Compiling module xil_defaultlib.loadstore_functionunit
Compiling module xil_defaultlib.cpu_design_loadstore_functionun_...
Compiling module xil_defaultlib.loadstoreunit
Compiling module xil_defaultlib.cpu_design_loadstoreunit_0_0
Compiling module xil_defaultlib.LoadStore_imp_1PLFT48
Compiling module xil_defaultlib.dispatcher
Compiling module xil_defaultlib.cpu_design_dispatcher_0_0
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.cpu_design_registers_0_0
Compiling module xil_defaultlib.renamebuffer
Compiling module xil_defaultlib.cpu_design_renamebuffer_0_0
Compiling module xil_defaultlib.priority_arbiter(SIZE_LOG2=4)
Compiling module xil_defaultlib.roundrobin_arbiter(SIZE_LOG2=4)
Compiling module xil_defaultlib.priority_arbiter(SIZE_LOG2=2)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.function_unit_wrapper(RESERVE_ST...
Compiling module xil_defaultlib.function_unit_wrapper(RESERVE_ST...
Compiling module xil_defaultlib.reservestation
Compiling module xil_defaultlib.cpu_design_reservestation_0_0
Compiling module xil_defaultlib.rob
Compiling module xil_defaultlib.cpu_design_rob_0_0
Compiling module xil_defaultlib.CPUBackEnd_imp_1ABZDV0
Compiling module xil_defaultlib.cpu_design_axi_simple_master_0_0
Compiling module xil_defaultlib.cpu_design_axi_simple_master_0_1
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.cpu_design_branch_predictor_0_1
Compiling module xil_defaultlib.decode_bundle
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.cpu_design_decoder_0_0
Compiling module xil_defaultlib.if_controller
Compiling module xil_defaultlib.cpu_design_if_controller_0_0
Compiling module xil_defaultlib.if_insn_queue
Compiling module xil_defaultlib.cpu_design_if_insn_queue_0_0
Compiling module xil_defaultlib.if_memory_accessor
Compiling module xil_defaultlib.cpu_design_if_memory_accessor_0_...
Compiling module xil_defaultlib.if_tlb_fetcher
Compiling module xil_defaultlib.cpu_design_if_tlb_fetcher_0_0
Compiling module xil_defaultlib.jump_predictor
Compiling module xil_defaultlib.cpu_design_jump_predictor_0_0
Compiling module xil_defaultlib.pc_counter
Compiling module xil_defaultlib.cpu_design_pc_counter_0_0
Compiling module xil_defaultlib.CPUFrontEnd_imp_D5RT6D
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.ua_narrow [\ua_narrow(c_axi_data_width=64,c...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_1.SRL_FIFO [\SRL_FIFO(c_data_bits=3,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_b...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_1.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=10...]
Compiling architecture cpu_design_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.cpu_design_axi_bram_ctrl_1_0 [cpu_design_axi_bram_ctrl_1_0_def...]
Compiling architecture implementation of entity interrupt_control_v3_1_4.interrupt_control [\interrupt_control(c_num_ce=16,c...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=5,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture imp of entity axi_gpio_v2_0_21.GPIO_Core [\GPIO_Core(c_aw=9,c_interrupt_pr...]
Compiling architecture imp of entity axi_gpio_v2_0_21.axi_gpio [\axi_gpio(c_family="artix7",c_al...]
Compiling architecture cpu_design_axi_gpio_0_1_arch of entity xil_defaultlib.cpu_design_axi_gpio_0_1 [cpu_design_axi_gpio_0_1_default]
Compiling architecture imp of entity axi_intc_v4_1_13.intc_core [\intc_core(c_family="artix7",c_k...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=3,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=9,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=1,c_aw=1,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture imp of entity axi_intc_v4_1_13.axi_intc [\axi_intc(c_family="artix7",c_in...]
Compiling architecture cpu_design_axi_intc_0_0_arch of entity xil_defaultlib.cpu_design_axi_intc_0_0 [cpu_design_axi_intc_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_FOLC1X
Compiling module xil_defaultlib.m01_couplers_imp_Q1SWZN
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_fifo(...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_s...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_bhv_ver_p...
Compiling module fifo_generator_v13_2_4.fifo_generator_v13_2_4_CONV_VER(...
Compiling module fifo_generator_v13_2_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_a_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_w_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_b_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_a_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_r_d...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_axi...
Compiling module axi_dwidth_converter_v2_1_19.axi_dwidth_converter_v2_1_19_top...
Compiling module xil_defaultlib.cpu_design_auto_ds_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.cpu_design_auto_pc_0
Compiling module xil_defaultlib.m02_couplers_imp_1V87W7D
Compiling module xil_defaultlib.cpu_design_auto_ds_1
Compiling module xil_defaultlib.cpu_design_auto_pc_1
Compiling module xil_defaultlib.m03_couplers_imp_15Y1F9R
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_b...
Compiling module axi_protocol_converter_v2_1_19.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.cpu_design_auto_pc_2
Compiling module xil_defaultlib.m04_couplers_imp_WUQ97G
Compiling module xil_defaultlib.s00_couplers_imp_P6IB2C
Compiling module axi_mmu_v2_1_17.axi_mmu_v2_1_17_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_17.axi_mmu_v2_1_17_decerr_slave(C_A...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_mmu_v2_1_17.axi_mmu_v2_1_17_top(C_FAMILY="ar...
Compiling module xil_defaultlib.cpu_design_s00_mmu_0
Compiling module xil_defaultlib.s01_couplers_imp_HNUA4I
Compiling module xil_defaultlib.cpu_design_s01_mmu_0
Compiling module xil_defaultlib.s02_couplers_imp_13YY3GO
Compiling module xil_defaultlib.s03_couplers_imp_1W3CVV2
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_arbiter_res...
Compiling module unisims_ver.MUXF7
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_splitter
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_route...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_si_transact...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_decode...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_19.axi_register_slice_v2_1_19_axi_r...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_reg_s...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_18.axi_data_fifo_v2_1_18_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_addr_arbite...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_decerr_slav...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_crossbar(C_...
Compiling module axi_crossbar_v2_1_20.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.cpu_design_xbar_0
Compiling module xil_defaultlib.cpu_design_axi_interconnect_0_0
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.cpu_design_blk_mem_gen_1_0
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module xil_defaultlib.cpu_design_clk_wiz_0_1_clk_wiz
Compiling module xil_defaultlib.cpu_design_clk_wiz_0_1
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture cpu_design_proc_sys_reset_0_0_arch of entity xil_defaultlib.cpu_design_proc_sys_reset_0_0 [cpu_design_proc_sys_reset_0_0_de...]
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=1000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=1000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=1000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=1...
Compiling module xil_defaultlib.thinpad_uart_serial
Compiling module xil_defaultlib.thinpad_serial_v1_0
Compiling module xil_defaultlib.cpu_design_thinpad_serial_0_0
Compiling module xil_defaultlib.sram_burster
Compiling module xil_defaultlib.thinpad_sram_v1_0_S00_AXI(C_S_AX...
Compiling module xil_defaultlib.thinpad_sram_v1_0(C_S00_AXI_ID_W...
Compiling module xil_defaultlib.cpu_design_thinpad_sram_0_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat_default
Compiling module xil_defaultlib.cpu_design_xlconcat_0_0
Compiling module xil_defaultlib.cpu_design
Compiling module xil_defaultlib.cpu_design_wrapper
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
