
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008069                       # Number of seconds simulated
sim_ticks                                  8068603500                       # Number of ticks simulated
final_tick                                 8068603500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193572                       # Simulator instruction rate (inst/s)
host_op_rate                                   382768                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               82896531                       # Simulator tick rate (ticks/s)
host_mem_usage                                 704636                       # Number of bytes of host memory used
host_seconds                                    97.33                       # Real time elapsed on the host
sim_insts                                    18840998                       # Number of instructions simulated
sim_ops                                      37256148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1046784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1156480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18070                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13595413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         129735462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143330875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13595413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13595413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13595413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        129735462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            143330875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001101750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36469                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1156480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1156480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8068519000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    669.883991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   456.570177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.242659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          266     15.43%     15.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          194     11.25%     26.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          123      7.13%     33.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      3.02%     36.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      4.18%     41.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      2.61%     43.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      2.78%     46.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      1.51%     47.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          898     52.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1724                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst       109696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1046784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13595413.382253818214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 129735461.657026514411                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     80364250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    515118500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46886.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31494.16                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    256670250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               595482750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   90350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14204.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32954.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       143.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16337                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     446514.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6318900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3335805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                63888720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         132762240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            128736210                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10417920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       486338250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       124156320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1570050600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2528704335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            313.400496                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           7753054500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     23465500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      56160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6363295250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    323311750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     235875250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1066495750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6054720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3206775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                65131080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         124771920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            130139550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              8973600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       469786020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        97444320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1582367640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2489517825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            308.543830                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           7755473250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     17095000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      52780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6472198500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    253757750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     242572750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1030199500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7166222                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7166222                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            270876                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6338030                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  204903                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              12964                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         6338030                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4455263                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1882767                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        94850                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3598190                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1876247                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         25003                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          5120                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3052600                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           510                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         16137208                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4282316                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       26156767                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7166222                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4660166                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11358154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  542500                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1857                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          197                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3052249                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 58043                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           15914095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.282941                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.478134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7561187     47.51%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   315880      1.98%     49.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   355653      2.23%     51.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   608224      3.82%     55.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   472253      2.97%     58.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   569239      3.58%     62.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1470310      9.24%     71.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   654683      4.11%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3906666     24.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15914095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.444081                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.620898                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4230132                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3742763                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7045511                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                624439                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 271250                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               50590660                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 271250                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4492597                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1255994                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2781                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7332052                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2559421                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               49304314                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13245                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 280739                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    815                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2158644                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            60806873                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             128512130                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         71323058                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            961036                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              45620795                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 15186078                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 62                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             55                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2151558                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3906507                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2054125                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            118400                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31437                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   46721293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1340                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  43491825                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            297655                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9466484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14258899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15914095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.732912                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.591916                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5512094     34.64%     34.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1322206      8.31%     42.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1441717      9.06%     52.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1316668      8.27%     60.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1583243      9.95%     70.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1399579      8.79%     79.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1695729     10.66%     89.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1311932      8.24%     97.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              330927      2.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15914095                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1519376     97.33%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8442      0.54%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16545      1.06%     98.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12778      0.82%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2480      0.16%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1380      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            203634      0.47%      0.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              36889962     84.82%     85.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                97321      0.22%     85.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                310719      0.71%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   9      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                83329      0.19%     86.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16712      0.04%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16747      0.04%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               6      0.00%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          253550      0.58%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               4      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            141      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3480119      8.00%     95.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1842662      4.24%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          229418      0.53%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          67466      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               43491825                       # Type of FU issued
system.cpu.iq.rate                           2.695127                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1561010                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035892                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          103408807                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          55264195                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     42010304                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1347603                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             925110                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       628553                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               44169454                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  679747                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           237378                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       863721                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1676                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       324207                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          102                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 271250                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1050951                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                180568                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            46722633                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13091                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3906507                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2054125                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                482                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     43                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                180349                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            205                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         140568                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       197678                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               338246                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              42855555                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3597486                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            636270                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5473692                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5586899                       # Number of branches executed
system.cpu.iew.exec_stores                    1876206                       # Number of stores executed
system.cpu.iew.exec_rate                     2.655698                       # Inst execution rate
system.cpu.iew.wb_sent                       42744844                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      42638857                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  32349364                       # num instructions producing a value
system.cpu.iew.wb_consumers                  53958532                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.642270                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.599523                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9466564                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            271105                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14593284                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.552965                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.869201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5608516     38.43%     38.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1740685     11.93%     50.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1054618      7.23%     57.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2080855     14.26%     71.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       690246      4.73%     76.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       717328      4.92%     81.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       301794      2.07%     83.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       188662      1.29%     84.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2210580     15.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14593284                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18840998                       # Number of instructions committed
system.cpu.commit.committedOps               37256148                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4772704                       # Number of memory references committed
system.cpu.commit.loads                       3042786                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.branches                    5027278                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     524454                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  36830473                       # Number of committed integer instructions.
system.cpu.commit.function_calls               155715                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       141611      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         31674397     85.02%     85.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           80317      0.22%     85.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           286512      0.77%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           66284      0.18%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16704      0.04%     86.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          16744      0.04%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            6      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       200830      0.54%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            4      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2872063      7.71%     94.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1676819      4.50%     99.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       170723      0.46%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        53099      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          37256148                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2210580                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     59105416                       # The number of ROB reads
system.cpu.rob.rob_writes                    94769320                       # The number of ROB writes
system.cpu.timesIdled                           27333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          223113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18840998                       # Number of Instructions Simulated
system.cpu.committedOps                      37256148                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.856494                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.856494                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.167550                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.167550                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 59904202                       # number of integer regfile reads
system.cpu.int_regfile_writes                35323134                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    780232                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   300049                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  30350236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 16666495                       # number of cc regfile writes
system.cpu.misc_regfile_reads                16808508                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.775177                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4842683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             74378                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.109078                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.775177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          817                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10206770                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10206770                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3064530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3064530                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1703774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1703774                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4768304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4768304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4768304                       # number of overall hits
system.cpu.dcache.overall_hits::total         4768304                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       271745                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271745                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        26147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        26147                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       297892                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         297892                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       297892                       # number of overall misses
system.cpu.dcache.overall_misses::total        297892                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2746658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2746658000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1490792500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1490792500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   4237450500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4237450500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4237450500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4237450500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3336275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3336275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1729921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1729921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5066196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5066196                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5066196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5066196                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.081452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081452                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015115                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058800                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058800                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10107.483118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10107.483118                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57015.814434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57015.814434                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14224.787843                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14224.787843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14224.787843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14224.787843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1093                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.025641                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73120                       # number of writebacks
system.cpu.dcache.writebacks::total             73120                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       223510                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       223510                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       223513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       223513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       223513                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       223513                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48235                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48235                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        26144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26144                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        74379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        74379                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        74379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        74379                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    604898500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    604898500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1464556000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1464556000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2069454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2069454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2069454500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2069454500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014458                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014681                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014681                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014681                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014681                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12540.655126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12540.655126                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56018.818849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56018.818849                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27823.101951                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27823.101951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27823.101951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27823.101951                       # average overall mshr miss latency
system.cpu.dcache.replacements                  73354                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           497.427551                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3045785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             52710                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.783817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   497.427551                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.971538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.971538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          144                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6157204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6157204                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2993075                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2993075                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2993075                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2993075                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2993075                       # number of overall hits
system.cpu.icache.overall_hits::total         2993075                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        59172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         59172                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        59172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          59172                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        59172                       # number of overall misses
system.cpu.icache.overall_misses::total         59172                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    913062000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    913062000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    913062000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    913062000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    913062000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    913062000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3052247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3052247                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3052247                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3052247                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3052247                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3052247                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019386                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019386                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019386                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15430.642872                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15430.642872                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15430.642872                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15430.642872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15430.642872                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15430.642872                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1724                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.851852                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        52197                       # number of writebacks
system.cpu.icache.writebacks::total             52197                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         6461                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6461                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         6461                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6461                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         6461                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6461                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        52711                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        52711                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        52711                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        52711                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        52711                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        52711                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    782990500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    782990500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    782990500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    782990500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    782990500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    782990500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017270                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017270                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017270                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017270                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14854.404204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14854.404204                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14854.404204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14854.404204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14854.404204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14854.404204                       # average overall mshr miss latency
system.cpu.icache.replacements                  52197                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12701.746161                       # Cycle average of tags in use
system.l2.tags.total_refs                      252635                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18070                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.980908                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1226.028071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11475.718090                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.037415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.350211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.387627                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         18070                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17567                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.551453                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2039158                       # Number of tag accesses
system.l2.tags.data_accesses                  2039158                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        73120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73120                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        52194                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            52194                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             10040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10040                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst          50996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50996                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         47982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47982                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                50996                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                58022                       # number of demand (read+write) hits
system.l2.demand_hits::total                   109018                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               50996                       # number of overall hits
system.l2.overall_hits::.cpu.data               58022                       # number of overall hits
system.l2.overall_hits::total                  109018                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16103                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1715                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1715                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             253                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1715                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16356                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18071                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1715                       # number of overall misses
system.l2.overall_misses::.cpu.data             16356                       # number of overall misses
system.l2.overall_misses::total                 18071                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1319804000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1319804000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    168012500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    168012500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     27870000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     27870000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    168012500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1347674000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1515686500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    168012500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1347674000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1515686500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        73120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        52194                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        52194                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         26143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst        52711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          52711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        48235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst            52711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            74378                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               127089                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           52711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           74378                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              127089                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.615958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.615958                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.032536                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.032536                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005245                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.032536                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.219904                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.032536                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.219904                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142192                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81960.131652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81960.131652                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97966.472303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97966.472303                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110158.102767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110158.102767                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 97966.472303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82396.307166                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83873.969343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97966.472303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82396.307166                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83873.969343                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16103                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1715                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1715                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          253                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          253                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18071                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1158774000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1158774000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    150872500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    150872500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     25340000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     25340000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    150872500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1184114000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1334986500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    150872500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1184114000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1334986500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.615958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.615958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.032536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.032536                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005245                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.032536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.219904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142192                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.032536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.219904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142192                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71960.131652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71960.131652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87972.303207                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87972.303207                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100158.102767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100158.102767                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87972.303207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72396.307166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73874.522716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87972.303207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72396.307166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73874.522716                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         18070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1967                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16103                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1967                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        36140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        36140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1156480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1156480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1156480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18070                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20649500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95258250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       252641                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       125554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8068603500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            100945                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        52197                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             234                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26143                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         52711                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48235                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       157618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       222112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                379730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6714048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9439872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16153920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           127090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000079                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008870                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 127080     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             127090                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          251637500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          79067994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         111567500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
