{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758388014526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758388014528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 20 14:06:54 2025 " "Processing started: Sat Sep 20 14:06:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758388014528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388014528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeFila -c testeFila " "Command: quartus_map --read_settings_files=on --write_settings_files=off testeFila -c testeFila" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388014528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758388015988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758388015991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388051114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388051114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388051116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388051116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388051127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388051127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "vga_module.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/vga_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388051157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388051157 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncs control.v(120) " "Verilog HDL Implicit Net warning at control.v(120): created implicit net for \"syncs\"" {  } { { "control.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388051158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758388051624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control.v(30) " "Verilog HDL assignment warning at control.v(30): truncated value with size 32 to match size of target (2)" {  } { { "control.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758388051627 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 control.v(75) " "Verilog HDL assignment warning at control.v(75): truncated value with size 32 to match size of target (17)" {  } { { "control.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758388051630 "|control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sync control.v(13) " "Output port \"sync\" at control.v(13) has no driver" {  } { { "control.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758388051634 "|control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk control.v(14) " "Output port \"clk\" at control.v(14) has no driver" {  } { { "control.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758388051636 "|control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "control.v" "ram_inst" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388051715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/ram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388052054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/ram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388052057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoria_bahia.mif " "Parameter \"init_file\" = \"memoria_bahia.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 76800 " "Parameter \"numwords_b\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388052057 ""}  } { { "ram.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/ram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758388052057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3r2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3r2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3r2 " "Found entity 1: altsyncram_t3r2" {  } { { "db/altsyncram_t3r2.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/altsyncram_t3r2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388052312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388052312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3r2 ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t3r2:auto_generated " "Elaborating entity \"altsyncram_t3r2\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t3r2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/lucas/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388052313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388052480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388052480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t3r2:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t3r2:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_t3r2.tdf" "decode2" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/altsyncram_t3r2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388052482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388052606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388052606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t3r2:auto_generated\|decode_g2a:rden_decode_a " "Elaborating entity \"decode_g2a\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t3r2:auto_generated\|decode_g2a:rden_decode_a\"" {  } { { "db/altsyncram_t3r2.tdf" "rden_decode_a" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/altsyncram_t3r2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388052609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388052762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388052762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t3r2:auto_generated\|mux_7hb:mux4 " "Elaborating entity \"mux_7hb\" for hierarchy \"ram:ram_inst\|altsyncram:altsyncram_component\|altsyncram_t3r2:auto_generated\|mux_7hb:mux4\"" {  } { { "db/altsyncram_t3r2.tdf" "mux4" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/altsyncram_t3r2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388052763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_inst\"" {  } { { "control.v" "fifo_inst" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388052811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:fifo_inst\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758388053217 ""}  } { { "fifo.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758388053217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7nd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7nd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7nd1 " "Found entity 1: scfifo_7nd1" {  } { { "db/scfifo_7nd1.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/scfifo_7nd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388053351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388053351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7nd1 fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated " "Elaborating entity \"scfifo_7nd1\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/lucas/intelFPGA_lite/23.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_90c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_90c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_90c1 " "Found entity 1: a_dpfifo_90c1" {  } { { "db/a_dpfifo_90c1.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/a_dpfifo_90c1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388053366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388053366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_90c1 fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo " "Elaborating entity \"a_dpfifo_90c1\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\"" {  } { { "db/scfifo_7nd1.tdf" "dpfifo" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/scfifo_7nd1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kep1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kep1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kep1 " "Found entity 1: altsyncram_kep1" {  } { { "db/altsyncram_kep1.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/altsyncram_kep1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388053488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388053488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kep1 fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|altsyncram_kep1:FIFOram " "Elaborating entity \"altsyncram_kep1\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|altsyncram_kep1:FIFOram\"" {  } { { "db/a_dpfifo_90c1.tdf" "FIFOram" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/a_dpfifo_90c1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388053609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388053609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_90c1.tdf" "almost_full_comparer" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/a_dpfifo_90c1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cmpr_8l8:two_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cmpr_8l8:two_comparison\"" {  } { { "db/a_dpfifo_90c1.tdf" "two_comparison" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/a_dpfifo_90c1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388053741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388053741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cntr_j2b:rd_ptr_msb " "Elaborating entity \"cntr_j2b\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cntr_j2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_90c1.tdf" "rd_ptr_msb" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/a_dpfifo_90c1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/cntr_037.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388053883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388053883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_90c1.tdf" "usedw_counter" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/a_dpfifo_90c1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388053885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/cntr_k2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758388054014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388054014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cntr_k2b:wr_ptr " "Elaborating entity \"cntr_k2b\" for hierarchy \"fifo:fifo_inst\|scfifo:scfifo_component\|scfifo_7nd1:auto_generated\|a_dpfifo_90c1:dpfifo\|cntr_k2b:wr_ptr\"" {  } { { "db/a_dpfifo_90c1.tdf" "wr_ptr" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/db/a_dpfifo_90c1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388054015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_module vga_module:vga " "Elaborating entity \"vga_module\" for hierarchy \"vga_module:vga\"" {  } { { "control.v" "vga" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388054021 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "control.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758388056912 "|control|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk GND " "Pin \"clk\" is stuck at GND" {  } { { "control.v" "" { Text "/home/lucas/Uefs/pbls/tec499/testeFile/control.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758388056912 "|control|clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758388056912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758388057191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758388058005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758388058734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758388058734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "427 " "Implemented 427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758388059278 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758388059278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758388059278 ""} { "Info" "ICUT_CUT_TM_RAMS" "88 " "Implemented 88 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1758388059278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758388059278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758388059315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 20 14:07:39 2025 " "Processing ended: Sat Sep 20 14:07:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758388059315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758388059315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758388059315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758388059315 ""}
