

================================================================
== Vitis HLS Report for 'MixColumns'
================================================================
* Date:           Thu Apr 17 13:41:36 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 18, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 0" [source/AESfunctions.cpp:74]   --->   Operation 19 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:77]   --->   Operation 20 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%state_addr_27 = getelementptr i8 %state, i64 0, i64 1" [source/AESfunctions.cpp:77]   --->   Operation 21 'getelementptr' 'state_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%state_load_27 = load i4 %state_addr_27" [source/AESfunctions.cpp:77]   --->   Operation 22 'load' 'state_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:77]   --->   Operation 23 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %state_load" [source/AESfunctions.cpp:77]   --->   Operation 24 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%mul02_addr = getelementptr i8 %mul02, i64 0, i64 %zext_ln77" [source/AESfunctions.cpp:77]   --->   Operation 25 'getelementptr' 'mul02_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%mul02_load = load i8 %mul02_addr" [source/AESfunctions.cpp:77]   --->   Operation 26 'load' 'mul02_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%state_load_27 = load i4 %state_addr_27" [source/AESfunctions.cpp:77]   --->   Operation 27 'load' 'state_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i8 %state_load_27" [source/AESfunctions.cpp:77]   --->   Operation 28 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%mul03_addr = getelementptr i8 %mul03, i64 0, i64 %zext_ln77_1" [source/AESfunctions.cpp:77]   --->   Operation 29 'getelementptr' 'mul03_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%mul03_load = load i8 %mul03_addr" [source/AESfunctions.cpp:77]   --->   Operation 30 'load' 'mul03_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_28 = getelementptr i8 %state, i64 0, i64 2" [source/AESfunctions.cpp:77]   --->   Operation 31 'getelementptr' 'state_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%state_load_28 = load i4 %state_addr_28" [source/AESfunctions.cpp:77]   --->   Operation 32 'load' 'state_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%state_addr_29 = getelementptr i8 %state, i64 0, i64 3" [source/AESfunctions.cpp:77]   --->   Operation 33 'getelementptr' 'state_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%state_load_29 = load i4 %state_addr_29" [source/AESfunctions.cpp:77]   --->   Operation 34 'load' 'state_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%mul02_load = load i8 %mul02_addr" [source/AESfunctions.cpp:77]   --->   Operation 35 'load' 'mul02_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%mul03_load = load i8 %mul03_addr" [source/AESfunctions.cpp:77]   --->   Operation 36 'load' 'mul03_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%state_load_28 = load i4 %state_addr_28" [source/AESfunctions.cpp:77]   --->   Operation 37 'load' 'state_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%state_load_29 = load i4 %state_addr_29" [source/AESfunctions.cpp:77]   --->   Operation 38 'load' 'state_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_2)   --->   "%xor_ln77 = xor i8 %mul03_load, i8 %mul02_load" [source/AESfunctions.cpp:77]   --->   Operation 39 'xor' 'xor_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_2)   --->   "%xor_ln77_1 = xor i8 %state_load_28, i8 %state_load_29" [source/AESfunctions.cpp:77]   --->   Operation 40 'xor' 'xor_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln77_2 = xor i8 %xor_ln77_1, i8 %xor_ln77" [source/AESfunctions.cpp:77]   --->   Operation 41 'xor' 'xor_ln77_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%mul02_addr_1 = getelementptr i8 %mul02, i64 0, i64 %zext_ln77_1" [source/AESfunctions.cpp:78]   --->   Operation 42 'getelementptr' 'mul02_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%mul02_load_1 = load i8 %mul02_addr_1" [source/AESfunctions.cpp:78]   --->   Operation 43 'load' 'mul02_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %state_load_28" [source/AESfunctions.cpp:78]   --->   Operation 44 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%mul03_addr_1 = getelementptr i8 %mul03, i64 0, i64 %zext_ln78" [source/AESfunctions.cpp:78]   --->   Operation 45 'getelementptr' 'mul03_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%mul03_load_1 = load i8 %mul03_addr_1" [source/AESfunctions.cpp:78]   --->   Operation 46 'load' 'mul03_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%state_addr_30 = getelementptr i8 %state, i64 0, i64 4" [source/AESfunctions.cpp:82]   --->   Operation 47 'getelementptr' 'state_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.32ns)   --->   "%state_load_30 = load i4 %state_addr_30" [source/AESfunctions.cpp:82]   --->   Operation 48 'load' 'state_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%state_addr_31 = getelementptr i8 %state, i64 0, i64 5" [source/AESfunctions.cpp:82]   --->   Operation 49 'getelementptr' 'state_addr_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%state_load_31 = load i4 %state_addr_31" [source/AESfunctions.cpp:82]   --->   Operation 50 'load' 'state_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%mul02_load_1 = load i8 %mul02_addr_1" [source/AESfunctions.cpp:78]   --->   Operation 51 'load' 'mul02_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 52 [1/2] (3.25ns)   --->   "%mul03_load_1 = load i8 %mul03_addr_1" [source/AESfunctions.cpp:78]   --->   Operation 52 'load' 'mul03_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln78_2)   --->   "%xor_ln78 = xor i8 %state_load_29, i8 %state_load" [source/AESfunctions.cpp:78]   --->   Operation 53 'xor' 'xor_ln78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln78_2)   --->   "%xor_ln78_1 = xor i8 %mul02_load_1, i8 %mul03_load_1" [source/AESfunctions.cpp:78]   --->   Operation 54 'xor' 'xor_ln78_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln78_2 = xor i8 %xor_ln78_1, i8 %xor_ln78" [source/AESfunctions.cpp:78]   --->   Operation 55 'xor' 'xor_ln78_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%mul02_addr_2 = getelementptr i8 %mul02, i64 0, i64 %zext_ln78" [source/AESfunctions.cpp:79]   --->   Operation 56 'getelementptr' 'mul02_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%mul02_load_2 = load i8 %mul02_addr_2" [source/AESfunctions.cpp:79]   --->   Operation 57 'load' 'mul02_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %state_load_29" [source/AESfunctions.cpp:79]   --->   Operation 58 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%mul03_addr_2 = getelementptr i8 %mul03, i64 0, i64 %zext_ln79" [source/AESfunctions.cpp:79]   --->   Operation 59 'getelementptr' 'mul03_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%mul03_load_2 = load i8 %mul03_addr_2" [source/AESfunctions.cpp:79]   --->   Operation 60 'load' 'mul03_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 61 [1/2] (2.32ns)   --->   "%state_load_30 = load i4 %state_addr_30" [source/AESfunctions.cpp:82]   --->   Operation 61 'load' 'state_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%state_load_31 = load i4 %state_addr_31" [source/AESfunctions.cpp:82]   --->   Operation 62 'load' 'state_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr_32 = getelementptr i8 %state, i64 0, i64 6" [source/AESfunctions.cpp:82]   --->   Operation 63 'getelementptr' 'state_addr_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.32ns)   --->   "%state_load_32 = load i4 %state_addr_32" [source/AESfunctions.cpp:82]   --->   Operation 64 'load' 'state_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%state_addr_33 = getelementptr i8 %state, i64 0, i64 7" [source/AESfunctions.cpp:82]   --->   Operation 65 'getelementptr' 'state_addr_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (2.32ns)   --->   "%state_load_33 = load i4 %state_addr_33" [source/AESfunctions.cpp:82]   --->   Operation 66 'load' 'state_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%mul02_load_2 = load i8 %mul02_addr_2" [source/AESfunctions.cpp:79]   --->   Operation 67 'load' 'mul02_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%mul03_load_2 = load i8 %mul03_addr_2" [source/AESfunctions.cpp:79]   --->   Operation 68 'load' 'mul03_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%xor_ln79 = xor i8 %state_load_27, i8 %state_load" [source/AESfunctions.cpp:79]   --->   Operation 69 'xor' 'xor_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_2)   --->   "%xor_ln79_1 = xor i8 %mul02_load_2, i8 %mul03_load_2" [source/AESfunctions.cpp:79]   --->   Operation 70 'xor' 'xor_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln79_2 = xor i8 %xor_ln79_1, i8 %xor_ln79" [source/AESfunctions.cpp:79]   --->   Operation 71 'xor' 'xor_ln79_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%mul03_addr_3 = getelementptr i8 %mul03, i64 0, i64 %zext_ln77" [source/AESfunctions.cpp:80]   --->   Operation 72 'getelementptr' 'mul03_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%mul03_load_3 = load i8 %mul03_addr_3" [source/AESfunctions.cpp:80]   --->   Operation 73 'load' 'mul03_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mul02_addr_3 = getelementptr i8 %mul02, i64 0, i64 %zext_ln79" [source/AESfunctions.cpp:80]   --->   Operation 74 'getelementptr' 'mul02_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (3.25ns)   --->   "%mul02_load_3 = load i8 %mul02_addr_3" [source/AESfunctions.cpp:80]   --->   Operation 75 'load' 'mul02_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 76 [1/2] (2.32ns)   --->   "%state_load_32 = load i4 %state_addr_32" [source/AESfunctions.cpp:82]   --->   Operation 76 'load' 'state_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 77 [1/2] (2.32ns)   --->   "%state_load_33 = load i4 %state_addr_33" [source/AESfunctions.cpp:82]   --->   Operation 77 'load' 'state_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%state_addr_34 = getelementptr i8 %state, i64 0, i64 8" [source/AESfunctions.cpp:87]   --->   Operation 78 'getelementptr' 'state_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (2.32ns)   --->   "%state_load_34 = load i4 %state_addr_34" [source/AESfunctions.cpp:87]   --->   Operation 79 'load' 'state_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%state_addr_35 = getelementptr i8 %state, i64 0, i64 9" [source/AESfunctions.cpp:87]   --->   Operation 80 'getelementptr' 'state_addr_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (2.32ns)   --->   "%state_load_35 = load i4 %state_addr_35" [source/AESfunctions.cpp:87]   --->   Operation 81 'load' 'state_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 4.24>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%mul03_load_3 = load i8 %mul03_addr_3" [source/AESfunctions.cpp:80]   --->   Operation 82 'load' 'mul03_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 83 [1/2] (3.25ns)   --->   "%mul02_load_3 = load i8 %mul02_addr_3" [source/AESfunctions.cpp:80]   --->   Operation 83 'load' 'mul02_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln80_2)   --->   "%xor_ln80 = xor i8 %state_load_28, i8 %state_load_27" [source/AESfunctions.cpp:80]   --->   Operation 84 'xor' 'xor_ln80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln80_2)   --->   "%xor_ln80_1 = xor i8 %mul03_load_3, i8 %mul02_load_3" [source/AESfunctions.cpp:80]   --->   Operation 85 'xor' 'xor_ln80_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln80_2 = xor i8 %xor_ln80_1, i8 %xor_ln80" [source/AESfunctions.cpp:80]   --->   Operation 86 'xor' 'xor_ln80_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i8 %state_load_30" [source/AESfunctions.cpp:82]   --->   Operation 87 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%mul02_addr_4 = getelementptr i8 %mul02, i64 0, i64 %zext_ln82" [source/AESfunctions.cpp:82]   --->   Operation 88 'getelementptr' 'mul02_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (3.25ns)   --->   "%mul02_load_4 = load i8 %mul02_addr_4" [source/AESfunctions.cpp:82]   --->   Operation 89 'load' 'mul02_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i8 %state_load_31" [source/AESfunctions.cpp:82]   --->   Operation 90 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%mul03_addr_4 = getelementptr i8 %mul03, i64 0, i64 %zext_ln82_1" [source/AESfunctions.cpp:82]   --->   Operation 91 'getelementptr' 'mul03_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (3.25ns)   --->   "%mul03_load_4 = load i8 %mul03_addr_4" [source/AESfunctions.cpp:82]   --->   Operation 92 'load' 'mul03_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 93 [1/2] (2.32ns)   --->   "%state_load_34 = load i4 %state_addr_34" [source/AESfunctions.cpp:87]   --->   Operation 93 'load' 'state_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 94 [1/2] (2.32ns)   --->   "%state_load_35 = load i4 %state_addr_35" [source/AESfunctions.cpp:87]   --->   Operation 94 'load' 'state_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%state_addr_36 = getelementptr i8 %state, i64 0, i64 10" [source/AESfunctions.cpp:87]   --->   Operation 95 'getelementptr' 'state_addr_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (2.32ns)   --->   "%state_load_36 = load i4 %state_addr_36" [source/AESfunctions.cpp:87]   --->   Operation 96 'load' 'state_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%state_addr_37 = getelementptr i8 %state, i64 0, i64 11" [source/AESfunctions.cpp:87]   --->   Operation 97 'getelementptr' 'state_addr_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [2/2] (2.32ns)   --->   "%state_load_37 = load i4 %state_addr_37" [source/AESfunctions.cpp:87]   --->   Operation 98 'load' 'state_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%mul02_load_4 = load i8 %mul02_addr_4" [source/AESfunctions.cpp:82]   --->   Operation 99 'load' 'mul02_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 100 [1/2] (3.25ns)   --->   "%mul03_load_4 = load i8 %mul03_addr_4" [source/AESfunctions.cpp:82]   --->   Operation 100 'load' 'mul03_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_2)   --->   "%xor_ln82 = xor i8 %mul03_load_4, i8 %mul02_load_4" [source/AESfunctions.cpp:82]   --->   Operation 101 'xor' 'xor_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln82_2)   --->   "%xor_ln82_1 = xor i8 %state_load_32, i8 %state_load_33" [source/AESfunctions.cpp:82]   --->   Operation 102 'xor' 'xor_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln82_2 = xor i8 %xor_ln82_1, i8 %xor_ln82" [source/AESfunctions.cpp:82]   --->   Operation 103 'xor' 'xor_ln82_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%mul02_addr_5 = getelementptr i8 %mul02, i64 0, i64 %zext_ln82_1" [source/AESfunctions.cpp:83]   --->   Operation 104 'getelementptr' 'mul02_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (3.25ns)   --->   "%mul02_load_5 = load i8 %mul02_addr_5" [source/AESfunctions.cpp:83]   --->   Operation 105 'load' 'mul02_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %state_load_32" [source/AESfunctions.cpp:83]   --->   Operation 106 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%mul03_addr_5 = getelementptr i8 %mul03, i64 0, i64 %zext_ln83" [source/AESfunctions.cpp:83]   --->   Operation 107 'getelementptr' 'mul03_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (3.25ns)   --->   "%mul03_load_5 = load i8 %mul03_addr_5" [source/AESfunctions.cpp:83]   --->   Operation 108 'load' 'mul03_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 109 [1/2] (2.32ns)   --->   "%state_load_36 = load i4 %state_addr_36" [source/AESfunctions.cpp:87]   --->   Operation 109 'load' 'state_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 110 [1/2] (2.32ns)   --->   "%state_load_37 = load i4 %state_addr_37" [source/AESfunctions.cpp:87]   --->   Operation 110 'load' 'state_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%state_addr_38 = getelementptr i8 %state, i64 0, i64 12" [source/AESfunctions.cpp:92]   --->   Operation 111 'getelementptr' 'state_addr_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (2.32ns)   --->   "%state_load_38 = load i4 %state_addr_38" [source/AESfunctions.cpp:92]   --->   Operation 112 'load' 'state_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%state_addr_39 = getelementptr i8 %state, i64 0, i64 13" [source/AESfunctions.cpp:92]   --->   Operation 113 'getelementptr' 'state_addr_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [2/2] (2.32ns)   --->   "%state_load_39 = load i4 %state_addr_39" [source/AESfunctions.cpp:92]   --->   Operation 114 'load' 'state_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 115 [1/2] (3.25ns)   --->   "%mul02_load_5 = load i8 %mul02_addr_5" [source/AESfunctions.cpp:83]   --->   Operation 115 'load' 'mul02_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 116 [1/2] (3.25ns)   --->   "%mul03_load_5 = load i8 %mul03_addr_5" [source/AESfunctions.cpp:83]   --->   Operation 116 'load' 'mul03_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_2)   --->   "%xor_ln83 = xor i8 %state_load_33, i8 %state_load_30" [source/AESfunctions.cpp:83]   --->   Operation 117 'xor' 'xor_ln83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln83_2)   --->   "%xor_ln83_1 = xor i8 %mul02_load_5, i8 %mul03_load_5" [source/AESfunctions.cpp:83]   --->   Operation 118 'xor' 'xor_ln83_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln83_2 = xor i8 %xor_ln83_1, i8 %xor_ln83" [source/AESfunctions.cpp:83]   --->   Operation 119 'xor' 'xor_ln83_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%mul02_addr_6 = getelementptr i8 %mul02, i64 0, i64 %zext_ln83" [source/AESfunctions.cpp:84]   --->   Operation 120 'getelementptr' 'mul02_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [2/2] (3.25ns)   --->   "%mul02_load_6 = load i8 %mul02_addr_6" [source/AESfunctions.cpp:84]   --->   Operation 121 'load' 'mul02_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i8 %state_load_33" [source/AESfunctions.cpp:84]   --->   Operation 122 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%mul03_addr_6 = getelementptr i8 %mul03, i64 0, i64 %zext_ln84" [source/AESfunctions.cpp:84]   --->   Operation 123 'getelementptr' 'mul03_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%mul03_load_6 = load i8 %mul03_addr_6" [source/AESfunctions.cpp:84]   --->   Operation 124 'load' 'mul03_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 125 [1/2] (2.32ns)   --->   "%state_load_38 = load i4 %state_addr_38" [source/AESfunctions.cpp:92]   --->   Operation 125 'load' 'state_load_38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 126 [1/2] (2.32ns)   --->   "%state_load_39 = load i4 %state_addr_39" [source/AESfunctions.cpp:92]   --->   Operation 126 'load' 'state_load_39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%state_addr_40 = getelementptr i8 %state, i64 0, i64 14" [source/AESfunctions.cpp:92]   --->   Operation 127 'getelementptr' 'state_addr_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (2.32ns)   --->   "%state_load_40 = load i4 %state_addr_40" [source/AESfunctions.cpp:92]   --->   Operation 128 'load' 'state_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%state_addr_41 = getelementptr i8 %state, i64 0, i64 15" [source/AESfunctions.cpp:92]   --->   Operation 129 'getelementptr' 'state_addr_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [2/2] (2.32ns)   --->   "%state_load_41 = load i4 %state_addr_41" [source/AESfunctions.cpp:92]   --->   Operation 130 'load' 'state_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 4.24>
ST_9 : Operation 131 [1/2] (3.25ns)   --->   "%mul02_load_6 = load i8 %mul02_addr_6" [source/AESfunctions.cpp:84]   --->   Operation 131 'load' 'mul02_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%mul03_load_6 = load i8 %mul03_addr_6" [source/AESfunctions.cpp:84]   --->   Operation 132 'load' 'mul03_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_2)   --->   "%xor_ln84 = xor i8 %state_load_31, i8 %state_load_30" [source/AESfunctions.cpp:84]   --->   Operation 133 'xor' 'xor_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln84_2)   --->   "%xor_ln84_1 = xor i8 %mul02_load_6, i8 %mul03_load_6" [source/AESfunctions.cpp:84]   --->   Operation 134 'xor' 'xor_ln84_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln84_2 = xor i8 %xor_ln84_1, i8 %xor_ln84" [source/AESfunctions.cpp:84]   --->   Operation 135 'xor' 'xor_ln84_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%mul03_addr_7 = getelementptr i8 %mul03, i64 0, i64 %zext_ln82" [source/AESfunctions.cpp:85]   --->   Operation 136 'getelementptr' 'mul03_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [2/2] (3.25ns)   --->   "%mul03_load_7 = load i8 %mul03_addr_7" [source/AESfunctions.cpp:85]   --->   Operation 137 'load' 'mul03_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%mul02_addr_7 = getelementptr i8 %mul02, i64 0, i64 %zext_ln84" [source/AESfunctions.cpp:85]   --->   Operation 138 'getelementptr' 'mul02_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [2/2] (3.25ns)   --->   "%mul02_load_7 = load i8 %mul02_addr_7" [source/AESfunctions.cpp:85]   --->   Operation 139 'load' 'mul02_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 140 [1/2] (2.32ns)   --->   "%state_load_40 = load i4 %state_addr_40" [source/AESfunctions.cpp:92]   --->   Operation 140 'load' 'state_load_40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 141 [1/2] (2.32ns)   --->   "%state_load_41 = load i4 %state_addr_41" [source/AESfunctions.cpp:92]   --->   Operation 141 'load' 'state_load_41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln77_2, i4 %state_addr" [source/AESfunctions.cpp:97]   --->   Operation 142 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln78_2, i4 %state_addr_27" [source/AESfunctions.cpp:97]   --->   Operation 143 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 4.24>
ST_10 : Operation 144 [1/2] (3.25ns)   --->   "%mul03_load_7 = load i8 %mul03_addr_7" [source/AESfunctions.cpp:85]   --->   Operation 144 'load' 'mul03_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 145 [1/2] (3.25ns)   --->   "%mul02_load_7 = load i8 %mul02_addr_7" [source/AESfunctions.cpp:85]   --->   Operation 145 'load' 'mul02_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln85_2)   --->   "%xor_ln85 = xor i8 %state_load_32, i8 %state_load_31" [source/AESfunctions.cpp:85]   --->   Operation 146 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln85_2)   --->   "%xor_ln85_1 = xor i8 %mul03_load_7, i8 %mul02_load_7" [source/AESfunctions.cpp:85]   --->   Operation 147 'xor' 'xor_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln85_2 = xor i8 %xor_ln85_1, i8 %xor_ln85" [source/AESfunctions.cpp:85]   --->   Operation 148 'xor' 'xor_ln85_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %state_load_34" [source/AESfunctions.cpp:87]   --->   Operation 149 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%mul02_addr_8 = getelementptr i8 %mul02, i64 0, i64 %zext_ln87" [source/AESfunctions.cpp:87]   --->   Operation 150 'getelementptr' 'mul02_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [2/2] (3.25ns)   --->   "%mul02_load_8 = load i8 %mul02_addr_8" [source/AESfunctions.cpp:87]   --->   Operation 151 'load' 'mul02_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i8 %state_load_35" [source/AESfunctions.cpp:87]   --->   Operation 152 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%mul03_addr_8 = getelementptr i8 %mul03, i64 0, i64 %zext_ln87_1" [source/AESfunctions.cpp:87]   --->   Operation 153 'getelementptr' 'mul03_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [2/2] (3.25ns)   --->   "%mul03_load_8 = load i8 %mul03_addr_8" [source/AESfunctions.cpp:87]   --->   Operation 154 'load' 'mul03_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln79_2, i4 %state_addr_28" [source/AESfunctions.cpp:97]   --->   Operation 155 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln80_2, i4 %state_addr_29" [source/AESfunctions.cpp:97]   --->   Operation 156 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 4.24>
ST_11 : Operation 157 [1/2] (3.25ns)   --->   "%mul02_load_8 = load i8 %mul02_addr_8" [source/AESfunctions.cpp:87]   --->   Operation 157 'load' 'mul02_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 158 [1/2] (3.25ns)   --->   "%mul03_load_8 = load i8 %mul03_addr_8" [source/AESfunctions.cpp:87]   --->   Operation 158 'load' 'mul03_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_2)   --->   "%xor_ln87 = xor i8 %mul03_load_8, i8 %mul02_load_8" [source/AESfunctions.cpp:87]   --->   Operation 159 'xor' 'xor_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln87_2)   --->   "%xor_ln87_1 = xor i8 %state_load_36, i8 %state_load_37" [source/AESfunctions.cpp:87]   --->   Operation 160 'xor' 'xor_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln87_2 = xor i8 %xor_ln87_1, i8 %xor_ln87" [source/AESfunctions.cpp:87]   --->   Operation 161 'xor' 'xor_ln87_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%mul02_addr_9 = getelementptr i8 %mul02, i64 0, i64 %zext_ln87_1" [source/AESfunctions.cpp:88]   --->   Operation 162 'getelementptr' 'mul02_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [2/2] (3.25ns)   --->   "%mul02_load_9 = load i8 %mul02_addr_9" [source/AESfunctions.cpp:88]   --->   Operation 163 'load' 'mul02_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i8 %state_load_36" [source/AESfunctions.cpp:88]   --->   Operation 164 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%mul03_addr_9 = getelementptr i8 %mul03, i64 0, i64 %zext_ln88" [source/AESfunctions.cpp:88]   --->   Operation 165 'getelementptr' 'mul03_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [2/2] (3.25ns)   --->   "%mul03_load_9 = load i8 %mul03_addr_9" [source/AESfunctions.cpp:88]   --->   Operation 166 'load' 'mul03_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln82_2, i4 %state_addr_30" [source/AESfunctions.cpp:97]   --->   Operation 167 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln83_2, i4 %state_addr_31" [source/AESfunctions.cpp:97]   --->   Operation 168 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.24>
ST_12 : Operation 169 [1/2] (3.25ns)   --->   "%mul02_load_9 = load i8 %mul02_addr_9" [source/AESfunctions.cpp:88]   --->   Operation 169 'load' 'mul02_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 170 [1/2] (3.25ns)   --->   "%mul03_load_9 = load i8 %mul03_addr_9" [source/AESfunctions.cpp:88]   --->   Operation 170 'load' 'mul03_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln88_2)   --->   "%xor_ln88 = xor i8 %state_load_37, i8 %state_load_34" [source/AESfunctions.cpp:88]   --->   Operation 171 'xor' 'xor_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln88_2)   --->   "%xor_ln88_1 = xor i8 %mul02_load_9, i8 %mul03_load_9" [source/AESfunctions.cpp:88]   --->   Operation 172 'xor' 'xor_ln88_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln88_2 = xor i8 %xor_ln88_1, i8 %xor_ln88" [source/AESfunctions.cpp:88]   --->   Operation 173 'xor' 'xor_ln88_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%mul02_addr_10 = getelementptr i8 %mul02, i64 0, i64 %zext_ln88" [source/AESfunctions.cpp:89]   --->   Operation 174 'getelementptr' 'mul02_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [2/2] (3.25ns)   --->   "%mul02_load_10 = load i8 %mul02_addr_10" [source/AESfunctions.cpp:89]   --->   Operation 175 'load' 'mul02_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i8 %state_load_37" [source/AESfunctions.cpp:89]   --->   Operation 176 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%mul03_addr_10 = getelementptr i8 %mul03, i64 0, i64 %zext_ln89" [source/AESfunctions.cpp:89]   --->   Operation 177 'getelementptr' 'mul03_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [2/2] (3.25ns)   --->   "%mul03_load_10 = load i8 %mul03_addr_10" [source/AESfunctions.cpp:89]   --->   Operation 178 'load' 'mul03_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln84_2, i4 %state_addr_32" [source/AESfunctions.cpp:97]   --->   Operation 179 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln85_2, i4 %state_addr_33" [source/AESfunctions.cpp:97]   --->   Operation 180 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 4.24>
ST_13 : Operation 181 [1/2] (3.25ns)   --->   "%mul02_load_10 = load i8 %mul02_addr_10" [source/AESfunctions.cpp:89]   --->   Operation 181 'load' 'mul02_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 182 [1/2] (3.25ns)   --->   "%mul03_load_10 = load i8 %mul03_addr_10" [source/AESfunctions.cpp:89]   --->   Operation 182 'load' 'mul03_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln89_2)   --->   "%xor_ln89 = xor i8 %state_load_35, i8 %state_load_34" [source/AESfunctions.cpp:89]   --->   Operation 183 'xor' 'xor_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln89_2)   --->   "%xor_ln89_1 = xor i8 %mul02_load_10, i8 %mul03_load_10" [source/AESfunctions.cpp:89]   --->   Operation 184 'xor' 'xor_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln89_2 = xor i8 %xor_ln89_1, i8 %xor_ln89" [source/AESfunctions.cpp:89]   --->   Operation 185 'xor' 'xor_ln89_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%mul03_addr_11 = getelementptr i8 %mul03, i64 0, i64 %zext_ln87" [source/AESfunctions.cpp:90]   --->   Operation 186 'getelementptr' 'mul03_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [2/2] (3.25ns)   --->   "%mul03_load_11 = load i8 %mul03_addr_11" [source/AESfunctions.cpp:90]   --->   Operation 187 'load' 'mul03_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%mul02_addr_11 = getelementptr i8 %mul02, i64 0, i64 %zext_ln89" [source/AESfunctions.cpp:90]   --->   Operation 188 'getelementptr' 'mul02_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [2/2] (3.25ns)   --->   "%mul02_load_11 = load i8 %mul02_addr_11" [source/AESfunctions.cpp:90]   --->   Operation 189 'load' 'mul02_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln87_2, i4 %state_addr_34" [source/AESfunctions.cpp:97]   --->   Operation 190 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln88_2, i4 %state_addr_35" [source/AESfunctions.cpp:97]   --->   Operation 191 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 6.56>
ST_14 : Operation 192 [1/2] (3.25ns)   --->   "%mul03_load_11 = load i8 %mul03_addr_11" [source/AESfunctions.cpp:90]   --->   Operation 192 'load' 'mul03_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 193 [1/2] (3.25ns)   --->   "%mul02_load_11 = load i8 %mul02_addr_11" [source/AESfunctions.cpp:90]   --->   Operation 193 'load' 'mul02_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln90_2)   --->   "%xor_ln90 = xor i8 %state_load_36, i8 %state_load_35" [source/AESfunctions.cpp:90]   --->   Operation 194 'xor' 'xor_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln90_2)   --->   "%xor_ln90_1 = xor i8 %mul03_load_11, i8 %mul02_load_11" [source/AESfunctions.cpp:90]   --->   Operation 195 'xor' 'xor_ln90_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln90_2 = xor i8 %xor_ln90_1, i8 %xor_ln90" [source/AESfunctions.cpp:90]   --->   Operation 196 'xor' 'xor_ln90_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i8 %state_load_38" [source/AESfunctions.cpp:92]   --->   Operation 197 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%mul02_addr_12 = getelementptr i8 %mul02, i64 0, i64 %zext_ln92" [source/AESfunctions.cpp:92]   --->   Operation 198 'getelementptr' 'mul02_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [2/2] (3.25ns)   --->   "%mul02_load_12 = load i8 %mul02_addr_12" [source/AESfunctions.cpp:92]   --->   Operation 199 'load' 'mul02_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i8 %state_load_39" [source/AESfunctions.cpp:92]   --->   Operation 200 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%mul03_addr_12 = getelementptr i8 %mul03, i64 0, i64 %zext_ln92_1" [source/AESfunctions.cpp:92]   --->   Operation 201 'getelementptr' 'mul03_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [2/2] (3.25ns)   --->   "%mul03_load_12 = load i8 %mul03_addr_12" [source/AESfunctions.cpp:92]   --->   Operation 202 'load' 'mul03_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 203 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln89_2, i4 %state_addr_36" [source/AESfunctions.cpp:97]   --->   Operation 203 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln90_2, i4 %state_addr_37" [source/AESfunctions.cpp:97]   --->   Operation 204 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 6.56>
ST_15 : Operation 205 [1/2] (3.25ns)   --->   "%mul02_load_12 = load i8 %mul02_addr_12" [source/AESfunctions.cpp:92]   --->   Operation 205 'load' 'mul02_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 206 [1/2] (3.25ns)   --->   "%mul03_load_12 = load i8 %mul03_addr_12" [source/AESfunctions.cpp:92]   --->   Operation 206 'load' 'mul03_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_2)   --->   "%xor_ln92 = xor i8 %mul03_load_12, i8 %mul02_load_12" [source/AESfunctions.cpp:92]   --->   Operation 207 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln92_2)   --->   "%xor_ln92_1 = xor i8 %state_load_40, i8 %state_load_41" [source/AESfunctions.cpp:92]   --->   Operation 208 'xor' 'xor_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln92_2 = xor i8 %xor_ln92_1, i8 %xor_ln92" [source/AESfunctions.cpp:92]   --->   Operation 209 'xor' 'xor_ln92_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%mul02_addr_13 = getelementptr i8 %mul02, i64 0, i64 %zext_ln92_1" [source/AESfunctions.cpp:93]   --->   Operation 210 'getelementptr' 'mul02_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [2/2] (3.25ns)   --->   "%mul02_load_13 = load i8 %mul02_addr_13" [source/AESfunctions.cpp:93]   --->   Operation 211 'load' 'mul02_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %state_load_40" [source/AESfunctions.cpp:93]   --->   Operation 212 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%mul03_addr_13 = getelementptr i8 %mul03, i64 0, i64 %zext_ln93" [source/AESfunctions.cpp:93]   --->   Operation 213 'getelementptr' 'mul03_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [2/2] (3.25ns)   --->   "%mul03_load_13 = load i8 %mul03_addr_13" [source/AESfunctions.cpp:93]   --->   Operation 214 'load' 'mul03_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln92_2, i4 %state_addr_38" [source/AESfunctions.cpp:97]   --->   Operation 215 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 6.56>
ST_16 : Operation 216 [1/2] (3.25ns)   --->   "%mul02_load_13 = load i8 %mul02_addr_13" [source/AESfunctions.cpp:93]   --->   Operation 216 'load' 'mul02_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 217 [1/2] (3.25ns)   --->   "%mul03_load_13 = load i8 %mul03_addr_13" [source/AESfunctions.cpp:93]   --->   Operation 217 'load' 'mul03_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node xor_ln93_2)   --->   "%xor_ln93 = xor i8 %state_load_41, i8 %state_load_38" [source/AESfunctions.cpp:93]   --->   Operation 218 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node xor_ln93_2)   --->   "%xor_ln93_1 = xor i8 %mul02_load_13, i8 %mul03_load_13" [source/AESfunctions.cpp:93]   --->   Operation 219 'xor' 'xor_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln93_2 = xor i8 %xor_ln93_1, i8 %xor_ln93" [source/AESfunctions.cpp:93]   --->   Operation 220 'xor' 'xor_ln93_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%mul02_addr_14 = getelementptr i8 %mul02, i64 0, i64 %zext_ln93" [source/AESfunctions.cpp:94]   --->   Operation 221 'getelementptr' 'mul02_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [2/2] (3.25ns)   --->   "%mul02_load_14 = load i8 %mul02_addr_14" [source/AESfunctions.cpp:94]   --->   Operation 222 'load' 'mul02_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i8 %state_load_41" [source/AESfunctions.cpp:94]   --->   Operation 223 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%mul03_addr_14 = getelementptr i8 %mul03, i64 0, i64 %zext_ln94" [source/AESfunctions.cpp:94]   --->   Operation 224 'getelementptr' 'mul03_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [2/2] (3.25ns)   --->   "%mul03_load_14 = load i8 %mul03_addr_14" [source/AESfunctions.cpp:94]   --->   Operation 225 'load' 'mul03_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 226 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln93_2, i4 %state_addr_39" [source/AESfunctions.cpp:97]   --->   Operation 226 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 6.56>
ST_17 : Operation 227 [1/2] (3.25ns)   --->   "%mul02_load_14 = load i8 %mul02_addr_14" [source/AESfunctions.cpp:94]   --->   Operation 227 'load' 'mul02_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 228 [1/2] (3.25ns)   --->   "%mul03_load_14 = load i8 %mul03_addr_14" [source/AESfunctions.cpp:94]   --->   Operation 228 'load' 'mul03_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln94_2)   --->   "%xor_ln94 = xor i8 %state_load_39, i8 %state_load_38" [source/AESfunctions.cpp:94]   --->   Operation 229 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln94_2)   --->   "%xor_ln94_1 = xor i8 %mul02_load_14, i8 %mul03_load_14" [source/AESfunctions.cpp:94]   --->   Operation 230 'xor' 'xor_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln94_2 = xor i8 %xor_ln94_1, i8 %xor_ln94" [source/AESfunctions.cpp:94]   --->   Operation 231 'xor' 'xor_ln94_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%mul03_addr_15 = getelementptr i8 %mul03, i64 0, i64 %zext_ln92" [source/AESfunctions.cpp:95]   --->   Operation 232 'getelementptr' 'mul03_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [2/2] (3.25ns)   --->   "%mul03_load_15 = load i8 %mul03_addr_15" [source/AESfunctions.cpp:95]   --->   Operation 233 'load' 'mul03_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%mul02_addr_15 = getelementptr i8 %mul02, i64 0, i64 %zext_ln94" [source/AESfunctions.cpp:95]   --->   Operation 234 'getelementptr' 'mul02_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [2/2] (3.25ns)   --->   "%mul02_load_15 = load i8 %mul02_addr_15" [source/AESfunctions.cpp:95]   --->   Operation 235 'load' 'mul02_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 236 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln94_2, i4 %state_addr_40" [source/AESfunctions.cpp:97]   --->   Operation 236 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 6.56>
ST_18 : Operation 237 [1/2] (3.25ns)   --->   "%mul03_load_15 = load i8 %mul03_addr_15" [source/AESfunctions.cpp:95]   --->   Operation 237 'load' 'mul03_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 238 [1/2] (3.25ns)   --->   "%mul02_load_15 = load i8 %mul02_addr_15" [source/AESfunctions.cpp:95]   --->   Operation 238 'load' 'mul02_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln95_2)   --->   "%xor_ln95 = xor i8 %state_load_40, i8 %state_load_39" [source/AESfunctions.cpp:95]   --->   Operation 239 'xor' 'xor_ln95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln95_2)   --->   "%xor_ln95_1 = xor i8 %mul03_load_15, i8 %mul02_load_15" [source/AESfunctions.cpp:95]   --->   Operation 240 'xor' 'xor_ln95_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln95_2 = xor i8 %xor_ln95_1, i8 %xor_ln95" [source/AESfunctions.cpp:95]   --->   Operation 241 'xor' 'xor_ln95_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (2.32ns)   --->   "%store_ln97 = store i8 %xor_ln95_2, i4 %state_addr_41" [source/AESfunctions.cpp:97]   --->   Operation 242 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [source/AESfunctions.cpp:99]   --->   Operation 243 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', source/AESfunctions.cpp:74) [4]  (0 ns)
	'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state' [5]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state' [5]  (2.32 ns)
	'getelementptr' operation ('mul02_addr', source/AESfunctions.cpp:77) [7]  (0 ns)
	'load' operation ('mul02_load', source/AESfunctions.cpp:77) on array 'mul02' [8]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('state_load_28', source/AESfunctions.cpp:77) on array 'state' [15]  (2.32 ns)
	'getelementptr' operation ('mul03_addr_1', source/AESfunctions.cpp:78) [24]  (0 ns)
	'load' operation ('mul03_load_1', source/AESfunctions.cpp:78) on array 'mul03' [25]  (3.25 ns)

 <State 4>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul02_load_1', source/AESfunctions.cpp:78) on array 'mul02' [22]  (3.25 ns)
	'xor' operation ('xor_ln78_1', source/AESfunctions.cpp:78) [27]  (0 ns)
	'xor' operation ('xor_ln78_2', source/AESfunctions.cpp:78) [28]  (0.99 ns)

 <State 5>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul02_load_2', source/AESfunctions.cpp:79) on array 'mul02' [30]  (3.25 ns)
	'xor' operation ('xor_ln79_1', source/AESfunctions.cpp:79) [35]  (0 ns)
	'xor' operation ('xor_ln79_2', source/AESfunctions.cpp:79) [36]  (0.99 ns)

 <State 6>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul03_load_3', source/AESfunctions.cpp:80) on array 'mul03' [38]  (3.25 ns)
	'xor' operation ('xor_ln80_1', source/AESfunctions.cpp:80) [42]  (0 ns)
	'xor' operation ('xor_ln80_2', source/AESfunctions.cpp:80) [43]  (0.99 ns)

 <State 7>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul02_load_4', source/AESfunctions.cpp:82) on array 'mul02' [48]  (3.25 ns)
	'xor' operation ('xor_ln82', source/AESfunctions.cpp:82) [58]  (0 ns)
	'xor' operation ('xor_ln82_2', source/AESfunctions.cpp:82) [60]  (0.99 ns)

 <State 8>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul02_load_5', source/AESfunctions.cpp:83) on array 'mul02' [62]  (3.25 ns)
	'xor' operation ('xor_ln83_1', source/AESfunctions.cpp:83) [67]  (0 ns)
	'xor' operation ('xor_ln83_2', source/AESfunctions.cpp:83) [68]  (0.99 ns)

 <State 9>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul02_load_6', source/AESfunctions.cpp:84) on array 'mul02' [70]  (3.25 ns)
	'xor' operation ('xor_ln84_1', source/AESfunctions.cpp:84) [75]  (0 ns)
	'xor' operation ('xor_ln84_2', source/AESfunctions.cpp:84) [76]  (0.99 ns)

 <State 10>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul03_load_7', source/AESfunctions.cpp:85) on array 'mul03' [78]  (3.25 ns)
	'xor' operation ('xor_ln85_1', source/AESfunctions.cpp:85) [82]  (0 ns)
	'xor' operation ('xor_ln85_2', source/AESfunctions.cpp:85) [83]  (0.99 ns)

 <State 11>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul02_load_8', source/AESfunctions.cpp:87) on array 'mul02' [88]  (3.25 ns)
	'xor' operation ('xor_ln87', source/AESfunctions.cpp:87) [98]  (0 ns)
	'xor' operation ('xor_ln87_2', source/AESfunctions.cpp:87) [100]  (0.99 ns)

 <State 12>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul02_load_9', source/AESfunctions.cpp:88) on array 'mul02' [102]  (3.25 ns)
	'xor' operation ('xor_ln88_1', source/AESfunctions.cpp:88) [107]  (0 ns)
	'xor' operation ('xor_ln88_2', source/AESfunctions.cpp:88) [108]  (0.99 ns)

 <State 13>: 4.24ns
The critical path consists of the following:
	'load' operation ('mul02_load_10', source/AESfunctions.cpp:89) on array 'mul02' [110]  (3.25 ns)
	'xor' operation ('xor_ln89_1', source/AESfunctions.cpp:89) [115]  (0 ns)
	'xor' operation ('xor_ln89_2', source/AESfunctions.cpp:89) [116]  (0.99 ns)

 <State 14>: 6.57ns
The critical path consists of the following:
	'load' operation ('mul03_load_11', source/AESfunctions.cpp:90) on array 'mul03' [118]  (3.25 ns)
	'xor' operation ('xor_ln90_1', source/AESfunctions.cpp:90) [122]  (0 ns)
	'xor' operation ('xor_ln90_2', source/AESfunctions.cpp:90) [123]  (0.99 ns)
	'store' operation ('store_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln90_2', source/AESfunctions.cpp:90 on array 'state' [175]  (2.32 ns)

 <State 15>: 6.57ns
The critical path consists of the following:
	'load' operation ('mul02_load_12', source/AESfunctions.cpp:92) on array 'mul02' [128]  (3.25 ns)
	'xor' operation ('xor_ln92', source/AESfunctions.cpp:92) [138]  (0 ns)
	'xor' operation ('xor_ln92_2', source/AESfunctions.cpp:92) [140]  (0.99 ns)
	'store' operation ('store_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln92_2', source/AESfunctions.cpp:92 on array 'state' [176]  (2.32 ns)

 <State 16>: 6.57ns
The critical path consists of the following:
	'load' operation ('mul02_load_13', source/AESfunctions.cpp:93) on array 'mul02' [142]  (3.25 ns)
	'xor' operation ('xor_ln93_1', source/AESfunctions.cpp:93) [147]  (0 ns)
	'xor' operation ('xor_ln93_2', source/AESfunctions.cpp:93) [148]  (0.99 ns)
	'store' operation ('store_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln93_2', source/AESfunctions.cpp:93 on array 'state' [177]  (2.32 ns)

 <State 17>: 6.57ns
The critical path consists of the following:
	'load' operation ('mul02_load_14', source/AESfunctions.cpp:94) on array 'mul02' [150]  (3.25 ns)
	'xor' operation ('xor_ln94_1', source/AESfunctions.cpp:94) [155]  (0 ns)
	'xor' operation ('xor_ln94_2', source/AESfunctions.cpp:94) [156]  (0.99 ns)
	'store' operation ('store_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln94_2', source/AESfunctions.cpp:94 on array 'state' [178]  (2.32 ns)

 <State 18>: 6.57ns
The critical path consists of the following:
	'load' operation ('mul03_load_15', source/AESfunctions.cpp:95) on array 'mul03' [158]  (3.25 ns)
	'xor' operation ('xor_ln95_1', source/AESfunctions.cpp:95) [162]  (0 ns)
	'xor' operation ('xor_ln95_2', source/AESfunctions.cpp:95) [163]  (0.99 ns)
	'store' operation ('store_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln95_2', source/AESfunctions.cpp:95 on array 'state' [179]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
