Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sat Jan  4 01:48:15 2025
| Host              : c01 running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -file level0_wrapper_phys_opt_loop.rpt
| Design            : level0_wrapper
| Device            : xcu55c-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Physopt postPlace
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0              1548923       -0.249     -258.211                   5224              1547104        0.000        0.000                       0                617644  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                     ------------           ----------      --------------
io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
  clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                            {0.000 2.273}          4.545           220.000         
  clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.000}          2.000           500.000         
  hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                {0.000 1.111}          2.222           450.000         
io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                      {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL0CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
  GTYE4_CHANNEL_QPLL0CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
  GTYE4_CHANNEL_QPLL0CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
  GTYE4_CHANNEL_QPLL0CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
  GTYE4_CHANNEL_QPLL0REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL0REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL0REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL0REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL1CLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
    GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
  GTYE4_CHANNEL_QPLL1CLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
    GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
  GTYE4_CHANNEL_QPLL1CLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
    GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
  GTYE4_CHANNEL_QPLL1CLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                             {0.000 0.100}          0.200           5000.001        
    GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
    GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                           {0.000 1.000}          2.000           500.000         
      dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 2.000}          4.000           250.000         
        clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
        clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                         {0.000 10.000}         20.000          50.000          
          clk_sck                                                                                                                                                                                                                                                                                                                                                                                                         {0.000 20.000}         40.000          25.000          
          level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                     {0.000 80.000}         160.000         6.250           
            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                           {0.000 80.000}         160.000         6.250           
            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                    {80.000 160.000}       160.000         6.250           
          level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                          {0.000 80.000}         160.000         6.250           
            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                         {80.000 160.000}       160.000         6.250           
      mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 4.000}          8.000           125.000         
      pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                          {0.000 2.000}          4.000           250.000         
  GTYE4_CHANNEL_QPLL1REFCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL1REFCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL1REFCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
  GTYE4_CHANNEL_QPLL1REFCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                          {0.000 5.000}          10.000          100.000         
level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                {0.000 25.000}         50.000          20.000          
  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                          {0.000 50.000}         100.000         10.000          
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                               {0.000 500.000}        1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                         7.858        0.000                      0                 1656        0.020        0.000                      0                 1656        3.890        0.000                       0                  1148  
  clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                                  0.026        0.000                      0              1104469       -0.249     -216.182                   4174              1104469        1.573        0.000                       0                433080  
  clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                                  0.644        0.000                      0                  264        0.023        0.000                      0                  264        0.468        0.000                       0                   174  
  hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                      0.239        0.000                      0                50729       -0.157      -38.412                    973                50729        0.001        0.000                       0                 23713  
io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                            6.315        0.000                      0                17378        0.009        0.000                      0                17378        3.200        0.000                       0                  8311  
    GTYE4_CHANNEL_TXOUTCLK[0]_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[1]_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[2]_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[3]_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[0]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[1]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[2]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[3]_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[0]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[1]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[2]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[3]_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[0]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[1]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[2]_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             0.710        0.000                       0                     1  
    GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                                 0.051        0.000                      0                16897        0.009        0.000                      0                16897        0.000        0.000                       0                  6119  
      dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                         0.003        0.000                      0               276559       -0.231       -2.861                     45               276559        0.000        0.000                       0                112886  
        clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                               3.783        0.000                      0                  955        0.021        0.000                      0                  955        2.725        0.000                       0                   529  
        clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                              11.822        0.000                      0                57591       -0.241       -0.756                     32                57591        5.000        0.000                       0                 24467  
          level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                          66.744        0.000                      0                 1536        0.010        0.000                      0                 1536       79.468        0.000                       0                   703  
            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                                                76.157        0.000                      0                  348        0.010        0.000                      0                  348       79.468        0.000                       0                   380  
            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                    158.710        0.000                       0                     1  
          level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                               78.421        0.000                      0                  441        0.010        0.000                      0                  441       79.725        0.000                       0                   195  
      mcap_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.000        0.000                       0                     1  
      pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                0.107        0.000                      0                11497        0.011        0.000                      0                11497        0.000        0.000                       0                  5067  
level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                      3.104        0.000                      0                  725        0.011        0.000                      0                  725       24.725        0.000                       0                   293  
  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                               44.743        0.000                      0                   60        0.054        0.000                      0                   60       49.725        0.000                       0                    53  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.223        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.028        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.110        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.017        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.201        0.000                      0                   50        0.044        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.899        0.000                      0                   50        0.059        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.796        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.941        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.058        0.000                      0                   50        0.044        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.001        0.000                      0                   50        0.044        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.855        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.980        0.000                      0                   50        0.045        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.910        0.000                      0                   50        0.064        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.934        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.966        0.000                      0                   50        0.042        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.988        0.000                      0                   50        0.066        0.000                      0                   50        3.725        0.000                       0                    31  
level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                   999.085        0.000                      0                   20        0.037        0.000                      0                   20      499.725        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                  To Clock                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                  --------                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   io_clk_freerun_00_clk_p                                                                                                          29.647        0.000                      0                   37                                                                        
hbm_aclk                                                                                                                    clk_kernel_00_unbuffered_net                                                                                                      1.090        0.000                      0                 1611                                                                        
dma_ip_axi_aclk_1                                                                                                           clk_kernel_00_unbuffered_net                                                                                                      9.108        0.000                      0                   50                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   clk_kernel_00_unbuffered_net                                                                                                     19.555        0.000                      0                    8                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   clk_kernel_01_unbuffered_net                                                                                                     19.287        0.000                      0                    8                                                                        
clk_kernel_00_unbuffered_net                                                                                                hbm_aclk                                                                                                                          2.200        0.000                      0                 1154                                                                        
dma_ip_axi_aclk_1                                                                                                           hbm_aclk                                                                                                                          3.023        0.000                      0                  698                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   io_clk_pcie_00_clk_p                                                                                                             19.483        0.000                      0                   24                                                                        
dma_ip_axi_aclk_1                                                                                                           GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                       0.018        0.000                      0                 1437        0.010        0.000                      0                 1437  
pipe_clk_1                                                                                                                  GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                       0.374        0.000                      0                    3        0.374        0.000                      0                    3  
clk_kernel_00_unbuffered_net                                                                                                dma_ip_axi_aclk_1                                                                                                                11.280        0.000                      0                   36                                                                        
hbm_aclk                                                                                                                    dma_ip_axi_aclk_1                                                                                                                 1.036        0.000                      0                  549                                                                        
GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                 dma_ip_axi_aclk_1                                                                                                                 0.134        0.000                      0                 2133        0.009        0.000                      0                 2133  
clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                   dma_ip_axi_aclk_1                                                                                                                 9.581        0.000                      0                   28                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   dma_ip_axi_aclk_1                                                                                                                 8.568        0.000                      0                  568                                                                        
pipe_clk_1                                                                                                                  dma_ip_axi_aclk_1                                                                                                                 2.904        0.000                      0                    3        0.056        0.000                      0                    3  
dma_ip_axi_aclk_1                                                                                                           clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                         3.633        0.000                      0                   21                                                                        
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   clk_out1_bd_39ab_clkwiz_level0_periph_0_1                                                                                        19.527        0.000                      0                    8                                                                        
io_clk_freerun_00_clk_p                                                                                                     clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                        59.620        0.000                      0                   36                                                                        
io_clk_pcie_00_clk_p                                                                                                        clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                         9.504        0.000                      0                   24                                                                        
dma_ip_axi_aclk_1                                                                                                           clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                         3.596        0.000                      0                  746                                                                        
clk_sck                                                                                                                     clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                        19.606        0.000                      0                    4        2.319        0.000                      0                    4  
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                        19.637        0.000                      0                   41        0.084        0.000                      0                    1  
level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                        19.523        0.000                      0                   33        0.135        0.000                      0                    1  
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   clk_sck                                                                                                                          10.010        0.000                      0                    4        9.685        0.000                      0                    4  
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      19.568        0.000                      0                   23                                                                        
level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      75.872        0.000                      0                   19        0.416        0.000                      0                   19  
clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                   level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                           79.183        0.000                      0                    9                                                                        
level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q       level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                           79.037        0.000                      0                    9        0.249        0.000                      0                    9  
GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                 pipe_clk_1                                                                                                                        1.049        0.000                      0                    2        0.047        0.000                      0                    2  
dma_ip_axi_aclk_1                                                                                                           pipe_clk_1                                                                                                                        2.814        0.000                      0                    1        0.166        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                From Clock                                                                                                                                                                                                                                                                                                                                                                                                                To Clock                                                                                                                                                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                ----------                                                                                                                                                                                                                                                                                                                                                                                                                --------                                                                                                                                                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                         GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                                     0.457        0.000                      0                    5        0.123        0.000                      0                    5  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                              clk_kernel_00_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                                    3.902        0.000                      0                   64        0.190        0.000                      0                   64  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                              clk_kernel_01_unbuffered_net                                                                                                                                                                                                                                                                                                                                                                                                    1.238        0.000                      0                   64        0.193        0.000                      0                   64  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                 clk_out2_bd_39ab_clkwiz_level0_periph_0_1                                                                                                                                                                                                                                                                                                                                                                                      16.310        0.000                      0                  544        0.121        0.000                      0                  544  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                               dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                               0.814        0.000                      0                    1        1.262        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                         dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                               0.434        0.000                      0                 1709        0.117        0.000                      0                 1709  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                      dma_ip_axi_aclk_1                                                                                                                                                                                                                                                                                                                                                                                                               0.209        0.000                      0                   22        0.132        0.000                      0                   22  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                  hbm_aclk                                                                                                                                                                                                                                                                                                                                                                                                                        1.500        0.000                      0                   32        0.225        0.000                      0                   32  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                   io_clk_freerun_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                         9.324        0.000                      0                   32        0.194        0.000                      0                   32  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                      io_clk_pcie_00_clk_p                                                                                                                                                                                                                                                                                                                                                                                                            8.349        0.000                      0                  513        0.112        0.000                      0                  513  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                               level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                    79.272        0.000                      0                  107        0.105        0.000                      0                  107  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.239        0.000                      0                   18        0.117        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.312        0.000                      0                   18        0.120        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.455        0.000                      0                   18        0.147        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.362        0.000                      0                   18        0.148        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.381        0.000                      0                   18        0.168        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.438        0.000                      0                   18        0.142        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.311        0.000                      0                   18        0.150        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.246        0.000                      0                   18        0.177        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.296        0.000                      0                   18        0.135        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.339        0.000                      0                   18        0.141        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.464        0.000                      0                   18        0.147        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.333        0.000                      0                   18        0.130        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.446        0.000                      0                   18        0.147        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.272        0.000                      0                   18        0.139        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.238        0.000                      0                   18        0.210        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.325        0.000                      0                   18        0.166        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                    level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                                         79.228        0.000                      0                    7        0.159        0.000                      0                    7  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         GTYE4_CHANNEL_TXOUTCLK[3]_7                                                                                                                                                                                                                                                                                                                                                                                               pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                      0.631        0.000                      0                    5        1.231        0.000                      0                    5  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                         pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                pipe_clk_1                                                                                                                                                                                                                                                                                                                                                                                                                      1.817        0.000                      0                   32        0.240        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  io_clk_freerun_00_clk_p
  To Clock:  io_clk_freerun_00_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00_clk_p rise@10.000ns - io_clk_freerun_00_clk_p rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.300ns (15.228%)  route 1.670ns (84.772%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 14.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.387ns (routing 1.475ns, distribution 1.912ns)
  Clock Net Delay (Destination): 2.963ns (routing 1.341ns, distribution 1.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     3.387     4.812    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X151Y221       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y221       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.892 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=21, estimated)       0.386     5.278    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X147Y226       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.411 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=32, estimated)       0.459     5.870    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X146Y238       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     5.922 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_2/O
                         net (fo=1, estimated)        0.343     6.265    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_2_n_0
    SLICE_X144Y228       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.300 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=2, estimated)        0.482     6.782    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X137Y231       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00_clk_p rise edge)
                                                     10.000    10.000 r                                      
    BK43                                              0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308    11.093    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.224 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     2.963    14.187    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X137Y231       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.464    14.650                                            
                         clock uncertainty           -0.035    14.615                                            
    SLICE_X137Y231       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    14.640    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         14.640                                            
                         arrival time                          -6.782                                            
  -------------------------------------------------------------------
                         slack                                  7.858                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00_clk_p rise@0.000ns - io_clk_freerun_00_clk_p rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Net Delay (Source):      1.805ns (routing 0.811ns, distribution 0.994ns)
  Clock Net Delay (Destination): 2.019ns (routing 0.903ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.717    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.806 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     1.805     2.611    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X138Y228       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X138Y228       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.650 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, estimated)        0.034     2.684    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[10]
    SLICE_X138Y228       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.190     0.888    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.988 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     2.019     3.007    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X138Y228       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                         clock pessimism             -0.390     2.617                                            
    SLICE_X138Y228       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.664    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.664                                            
                         arrival time                           2.684                                            
  -------------------------------------------------------------------
                         slack                                  0.020                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_clk_freerun_00_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { io_clk_freerun_00_clk_p }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     HBM_REF_CLK/REF_CLK  n/a            2.220         10.000      7.780      HBM_REF_CLK_X0Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
Max Period        n/a     MMCME4_ADV/CLKIN1    n/a            100.000       10.000      90.000     MMCM_X0Y0         level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK
High Pulse Width  Slow    HBM_REF_CLK/REF_CLK  n/a            1.110         5.000       3.890      HBM_REF_CLK_X0Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_REF_CLK_INST/REF_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
Hold  :         4174  Failing Endpoints,  Worst Slack       -0.249ns,  Total Violation     -216.182ns
PW    :            0  Failing Endpoints,  Worst Slack        1.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/icmp_ln77_reg_17810_pp0_iter4_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_1_88_fu_1250_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_kernel_00_unbuffered_net rise@4.545ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.245ns (5.925%)  route 3.890ns (94.075%))
  Logic Levels:           3  (BUFGCE=1 LUT2=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.132ns = ( 11.677 - 4.545 ) 
    Source Clock Delay      (SCD):    7.376ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.769ns (routing 0.942ns, distribution 1.827ns)
  Clock Net Delay (Destination): 2.293ns (routing 0.854ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.040     4.465    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.338 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.241     4.579    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.607 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X3Y5 (CLOCK_ROOT)    net (fo=443118, estimated)
                                                      2.769     7.376    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/ap_clk
    SLR Crossing[0->2]   
    SLICE_X129Y556       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/icmp_ln77_reg_17810_pp0_iter4_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X129Y556       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     7.453 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/icmp_ln77_reg_17810_pp0_iter4_reg_reg[0]__0/Q
                         net (fo=8, estimated)        0.693     8.146    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/icmp_ln77_reg_17810_pp0_iter4_reg
    SLICE_X117Y537       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     8.236 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/tmp_1_56_fu_1122[31]_i_3/O
                         net (fo=1068, estimated)     0.716     8.952    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/tmp_1_56_fu_1122[31]_i_3_n_0
    SLICE_X113Y528       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     9.002 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/tmp_1_61_fu_1142[31]_i_1/O
                         net (fo=1719, estimated)     1.281    10.283    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/E[0]_bufg_place_1
    BUFGCE_X0Y226        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    10.311 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/grp_compute_FT0_level0_fu_4135/task1_intra_U0/tmp_1_61_fu_1142[31]_i_1_bufg_place/O
                         net (fo=2250, estimated)     1.200    11.511    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_1_188_fu_16500
    SLICE_X96Y541        FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_1_88_fu_1250_reg[9]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      4.545     4.545 r                                      
    BK43                                              0.000     4.545 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     4.624    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     5.290 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.330    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.330 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     5.638    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.769 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.749     8.518    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.148 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.212     9.360    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.384 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X3Y5 (CLOCK_ROOT)    net (fo=443118, estimated)
                                                      2.293    11.677    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/ap_clk
    SLR Crossing[0->2]   
    SLICE_X96Y541        FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_1_88_fu_1250_reg[9]/C
                         clock pessimism             -0.022    11.655                                            
                         clock uncertainty           -0.058    11.597                                            
    SLICE_X96Y541        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    11.537    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                                 level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_1_88_fu_1250_reg[9]
  -------------------------------------------------------------------
                         required time                         11.537                                            
                         arrival time                         -11.511                                            
  -------------------------------------------------------------------
                         slack                                  0.026                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.249ns  (arrival time - required time)
  Source:                 level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_0_135_fu_638_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_0_135_load_reg_12740_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.587ns
    Source Clock Delay      (SCD):    7.301ns
    Clock Pessimism Removal (CPR):    -0.066ns
  Clock Net Delay (Source):      2.462ns (routing 0.854ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.980ns (routing 0.942ns, distribution 2.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     0.745 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.785    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.785 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     1.093    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.224 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.749     3.973    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.603 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.212     4.815    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.839 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X3Y5 (CLOCK_ROOT)    net (fo=443118, estimated)
                                                      2.462     7.301    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/ap_clk
    SLR Crossing[0->2]   
    SLICE_X130Y659       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_0_135_fu_638_reg[14]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X130Y659       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     7.360 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_0_135_fu_638_reg[14]/Q
                         net (fo=1, estimated)        0.106     7.466    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_0_135_fu_638[14]
    SLICE_X130Y660       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_0_135_load_reg_12740_reg[14]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.040     4.465    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.338 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.241     4.579    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y88         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.607 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/GC.FCLK/O
    X3Y5 (CLOCK_ROOT)    net (fo=443118, estimated)
                                                      2.980     7.587    reconfigurable                      level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/ap_clk
    SLR Crossing[0->2]   
    SLICE_X130Y660       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_0_135_load_reg_12740_reg[14]/C
                         clock pessimism              0.066     7.653                                            
    SLICE_X130Y660       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     7.715    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                                 level0_i/ulp/kernel_nlp_slr2_1/inst/grp_FT0_level0_fu_68/tmp_0_135_load_reg_12740_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.715                                            
                         arrival time                           7.466                                            
  -------------------------------------------------------------------
                         slack                                 -0.249                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_kernel_00_unbuffered_net
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            2.000         4.545       2.545      URAM288_X2Y85  level0_i/ulp/buffer_kernel_nlp_slr0_1_fifo_A_from_off_chip_to_S1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         2.273       1.573      URAM288_X2Y85  level0_i/ulp/buffer_kernel_nlp_slr0_1_fifo_A_from_off_chip_to_S1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         2.273       1.573      URAM288_X2Y85  level0_i/ulp/buffer_kernel_nlp_slr0_1_fifo_A_from_off_chip_to_S1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_01_unbuffered_net
  To Clock:  clk_kernel_01_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.079ns (18.501%)  route 0.348ns (81.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 6.833 - 2.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.760ns (routing 0.000ns, distribution 0.760ns)
  Clock Net Delay (Destination): 2.765ns (routing 1.341ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.062     4.487    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.360 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.241     4.601    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X0Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.629 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ICCLK/O
    X4Y2 (CLOCK_ROOT)    net (fo=54, estimated)       0.760     5.389    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_Int_Cont
    SLICE_X117Y150       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_d1_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X117Y150       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.468 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_d1_reg/Q
                         net (fo=1, estimated)        0.348     5.816    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Gate_Fast_d1
    BUFGCE_X0Y50         BUFGCE                                       r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    BK43                                              0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     2.745 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.785    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.785 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     3.093    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.224 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     2.765     5.989    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.619 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.214     6.833    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X0Y50         BUFGCE                                       r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/I
                         clock pessimism             -0.259     6.574                                            
                         clock uncertainty           -0.055     6.519                                            
    BUFGCE_X0Y50         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059     6.460    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK
  -------------------------------------------------------------------
                         required time                          6.460                                            
                         arrival time                          -5.816                                            
  -------------------------------------------------------------------
                         slack                                  0.644                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/q_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.069ns
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    -0.125ns
  Clock Net Delay (Source):      1.245ns (routing 0.565ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.620ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     0.745 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.785    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.785 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     1.093    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.224 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.765     3.989    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.619 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.212     4.831    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.855 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
    X4Y3 (CLOCK_ROOT)    net (fo=78, estimated)       1.245     6.100    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/slowest_sync_clk
    SLICE_X137Y195       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X137Y195       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     6.158 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=3, estimated)        0.119     6.277    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/d[0]
    SLICE_X136Y195       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/q_i_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.062     4.487    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.360 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.241     4.601    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.629 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
    X4Y3 (CLOCK_ROOT)    net (fo=78, estimated)       1.440     6.069    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/clk
    SLICE_X136Y195       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/q_i_reg[0]/C
                         clock pessimism              0.125     6.194                                            
    SLICE_X136Y195       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.254    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/fanout_aresetn_kernel_01/fanout_aresetn_kernel_01_slr0_1/inst/q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.254                                            
                         arrival time                           6.277                                            
  -------------------------------------------------------------------
                         slack                                  0.023                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_kernel_01_unbuffered_net
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         2.000       0.710      BUFGCE_X0Y51    level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.000       0.468      SLICE_X137Y193  level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.000       0.468      SLICE_X137Y193  level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/psreset_kernel_01/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hbm_aclk
  To Clock:  hbm_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :          973  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation      -38.412ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_middle/common.pipe[5].laguna_m_payload_i_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_master/common.pipe[0].laguna_s_payload_d_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             hbm_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (hbm_aclk rise@2.222ns - hbm_aclk rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.079ns (5.097%)  route 1.471ns (94.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.974ns = ( 10.196 - 2.222 ) 
    Source Clock Delay      (SCD):    8.139ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.190ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    7.974ns
    Common Clock Delay      (CCD):    6.708ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.287ns (routing 1.366ns, distribution 1.921ns)
  Clock Net Delay (Destination): 2.918ns (routing 1.241ns, distribution 1.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.285     4.710    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.583 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     4.824    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.852 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=23711, estimated)    3.287     8.139    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_middle/aclk
    SLR Crossing[0->1]   
    SLICE_X159Y420       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_middle/common.pipe[5].laguna_m_payload_i_reg[144]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X159Y420       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     8.218 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_middle/common.pipe[5].laguna_m_payload_i_reg[144]/Q
                         net (fo=1, estimated)        1.471     9.689    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_master/Q[144]
    SLR Crossing[1->2]   
    SLICE_X148Y484       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_master/common.pipe[0].laguna_s_payload_d_reg[144]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock hbm_aclk rise edge)
                                                      2.222     2.222 r                                      
    BK43                                              0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     2.967 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.007    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.007 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     3.315    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.446 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.966     6.412    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.042 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     7.254    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.278 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=23711, estimated)    2.918    10.196    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_master/aclk
    SLR Crossing[0->2]   
    SLICE_X148Y484       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_master/common.pipe[0].laguna_s_payload_d_reg[144]/C
                         clock pessimism             -0.041    10.155                                            
                         inter-SLR compensation      -0.190     9.965                                            
                         clock uncertainty           -0.062     9.903                                            
    SLICE_X148Y484       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.928    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                                 level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/r15.r_multi/triple_slr.resp.slr_master/common.pipe[0].laguna_s_payload_d_reg[144]
  -------------------------------------------------------------------
                         required time                          9.928                                            
                         arrival time                          -9.689                                            
  -------------------------------------------------------------------
                         slack                                  0.239                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[5].laguna_m_payload_i_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.pipe[0].laguna_s_payload_d_reg[187]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             hbm_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hbm_aclk rise@0.000ns - hbm_aclk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.059ns (12.292%)  route 0.421ns (87.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.103ns
    Source Clock Delay      (SCD):    7.923ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Inter-SLR Compensation: 0.316ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    7.923ns
    Data Path Delay         (DPD):    0.480ns
    Common Clock Delay      (CCD):    6.299ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.867ns (routing 1.241ns, distribution 1.626ns)
  Clock Net Delay (Destination): 3.251ns (routing 1.366ns, distribution 1.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     0.745 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.785    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.785 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     1.093    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     1.224 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.966     4.190    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.820 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     5.032    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=23711, estimated)    2.867     7.923    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_middle/aclk
    SLR Crossing[0->1]   
    SLICE_X166Y240       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[5].laguna_m_payload_i_reg[187]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X166Y240       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     7.982 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR1
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_middle/common.pipe[5].laguna_m_payload_i_reg[187]/Q
                         net (fo=1, estimated)        0.421     8.403    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_slave/D[187]
    SLR Crossing[1->0]   
    SLICE_X163Y180       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.pipe[0].laguna_s_payload_d_reg[187]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.285     4.710    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.583 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     4.824    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.852 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=23711, estimated)    3.251     8.103    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_slave/aclk
    SLICE_X163Y180       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.pipe[0].laguna_s_payload_d_reg[187]/C
                         clock pessimism              0.079     8.182                                            
                         inter-SLR compensation       0.316     8.497                                            
    SLICE_X163Y180       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     8.559    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_5/slice0_5/inst/w15.w_multi/triple_slr.fwd.slr_slave/common.pipe[0].laguna_s_payload_d_reg[187]
  -------------------------------------------------------------------
                         required time                         -8.559                                            
                         arrival time                           8.403                                            
  -------------------------------------------------------------------
                         slack                                 -0.157                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hbm_aclk
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     HBM_SNGLBLI_INTF_AXI/ACLK  n/a            2.220         2.222       0.002      BLI_HBM_AXI_INTF_X0Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
Low Pulse Width   Fast    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001      BLI_HBM_AXI_INTF_X0Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_AXI/ACLK  n/a            1.110         1.111       0.001      BLI_HBM_AXI_INTF_X0Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_AXI<0>_INST/ACLK



---------------------------------------------------------------------------------------------------
From Clock:  io_clk_pcie_00_clk_p
  To Clock:  io_clk_pcie_00_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/rxelecidle_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_00_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_00_clk_p rise@10.000ns - io_clk_pcie_00_clk_p rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.081ns (2.358%)  route 3.355ns (97.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.094ns = ( 12.094 - 10.000 ) 
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.710ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.634ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.384     0.384 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.470    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.600 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        2.035     2.635    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/sync_reg[0]
    SLICE_X226Y126       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y126       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.716 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/idle_reg/Q
                         net (fo=138, routed)         3.355     6.071    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/gen34_eios_det_r_reg[0]_0[0]
    SLICE_X231Y228       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/rxelecidle_r_reg[0]/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_00_clk_p rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.110    10.110 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.188    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.302 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        1.793    12.094    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/sync_reg[3]
    SLICE_X231Y228       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/rxelecidle_r_reg[0]/C
                         clock pessimism              0.401    12.495                                            
                         clock uncertainty           -0.035    12.460                                            
    SLICE_X231Y228       FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074    12.386    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/rxelecidle_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.386                                            
                         arrival time                          -6.071                                            
  -------------------------------------------------------------------
                         slack                                  6.315                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/daddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i/addr_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_00_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_00_clk_p rise@0.000ns - io_clk_pcie_00_clk_p rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Net Delay (Source):      1.788ns (routing 0.634ns, distribution 1.154ns)
  Clock Net Delay (Destination): 2.041ns (routing 0.710ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.110     0.110 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.188    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.302 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        1.788     2.089    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/dmonitorclk_in[0]
    SLICE_X229Y176       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/daddr_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y176       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.147 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/daddr_reg[6]/Q
                         net (fo=1, routed)           0.120     2.267    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i/addr_i_reg[27]_0[5]
    SLICE_X231Y176       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i/addr_i_reg[26]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.384     0.384 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.470    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.600 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        2.041     2.641    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i/dmonitorclk_in[0]
    SLICE_X231Y176       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i/addr_i_reg[26]/C
                         clock pessimism             -0.445     2.196                                            
    SLICE_X231Y176       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.258    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gte4_drp_arb_i/addr_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.258                                            
                         arrival time                           2.267                                            
  -------------------------------------------------------------------
                         slack                                  0.009                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io_clk_pcie_00_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { io_clk_pcie_00_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_4
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_4
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y17  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_4
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_4
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y9  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_4
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[2]_4
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y23  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_4
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[3]_4
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y15  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_5
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y26  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_5
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y32  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_5
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[2]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y31  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_5
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[3]_5
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y34  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_6
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y60  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_6
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y63  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_6
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[2]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y65  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_6
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[3]_6
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y50  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_7
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[0]_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[0]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y81  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_7
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[1]_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[1]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y89  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_7
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[2]_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[2]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y95  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIREPLAYRAM0
                            (rising edge-triggered cell PCIE4CE4 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.303ns (16.630%)  route 1.519ns (83.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 4.339 - 2.000 ) 
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 0.994ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.900ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.347     2.562    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLKMIREPLAYRAM0
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLKMIREPLAYRAM0_MIREPLAYRAMWRITEDATA0[15])
                                                      0.303     2.865 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MIREPLAYRAMWRITEDATA0[15]
                         net (fo=1, routed)           1.519     4.384    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[255]_0[15]
    SLICE_X221Y69        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.147     4.339    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X221Y69        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[15]/C
                         clock pessimism              0.117     4.456                                            
                         clock uncertainty           -0.046     4.410                                            
    SLICE_X221Y69        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.435    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[15]
  -------------------------------------------------------------------
                         required time                          4.435                                            
                         arrival time                          -4.384                                            
  -------------------------------------------------------------------
                         slack                                  0.051                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.742%)  route 0.118ns (66.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      2.178ns (routing 0.900ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.551ns (routing 0.994ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.178     2.370    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X218Y66        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[46]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y66        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.430 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[46]/Q
                         net (fo=2, routed)           0.118     2.547    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_3[46]
    RAMB36_X12Y13        RAMB36E2                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINBDIN[14]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.551     2.766    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X12Y13        RAMB36E2                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.200     2.566                                            
    RAMB36_X12Y13        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[14])
                                                     -0.028     2.538    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -2.538                                            
                         arrival time                           2.547                                            
  -------------------------------------------------------------------
                         slack                                  0.009                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLK[3]_7
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE4CE4/CORECLK    n/a               2.000         2.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.542         1.000       0.458      RAMB36_X12Y13  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.542         1.000       0.458      RAMB36_X12Y13  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKARDCLK
Max Skew          Fast    PCIE4CE4/CORECLK    PCIE4CE4/PIPECLK  0.273         0.191       0.082      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  dma_ip_axi_aclk_1
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.231ns,  Total Violation       -2.861ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.607ns (47.080%)  route 1.806ns (52.920%))
  Logic Levels:           7  (AND2B1L=1 CARRY8=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.992ns = ( 6.992 - 4.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.249ns (routing 0.963ns, distribution 2.286ns)
  Clock Net Delay (Destination): 2.800ns (routing 0.870ns, distribution 1.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      3.249     3.464    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    SLR Crossing[0->1]   
    RAMB36_X12Y85        RAMB36E2                                     r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------------------------------------------
    RAMB36_X12Y85        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[27])
                                                      0.882     4.346 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOUTADOUT[27]
                         net (fo=2, routed)           0.688     5.034    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[0]
    SLICE_X215Y456       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.085 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__211/O
                         net (fo=1, routed)           0.009     5.094    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X215Y456       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.280 f  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.306    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/dcache_data_strobe_ii
    SLICE_X215Y457       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.099     5.405 f  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[6]
                         net (fo=162, routed)         0.027     5.432    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0
    SLICE_X215Y457       AND2B1L (Prop_GFF_SLICEL_DI_O)
                                                      0.078     5.510 f  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=6, routed)           0.110     5.620    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/LMB_AddrStrobe
    SLICE_X215Y455       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.719 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_Addr_A[0]_INST_0_i_1_replica/O
                         net (fo=15, routed)          0.212     5.931    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/ongoing_new_repN
    SLICE_X216Y453       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     6.055 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram_if_cntlr/U0/lmb_mux_I/BRAM_EN_A_INST_0/O
                         net (fo=2, routed)           0.108     6.163    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X217Y453       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     6.251 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           0.626     6.877    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X12Y93        RAMB36E2                                     r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.800     6.992    static                              level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    SLR Crossing[0->1]   
    RAMB36_X12Y93        RAMB36E2                                     r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.277     7.269                                            
                         clock uncertainty           -0.046     7.222                                            
    RAMB36_X12Y93        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342     6.880    static           pblock_blp             level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.880                                            
                         arrival time                          -6.877                                            
  -------------------------------------------------------------------
                         slack                                  0.003                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.231ns  (arrival time - required time)
  Source:                 level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_pipe.sr_acmd_reg[1031]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/skid_buffer_reg[1031]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.858ns
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      3.049ns (routing 0.870ns, distribution 2.179ns)
  Clock Net Delay (Destination): 3.643ns (routing 0.963ns, distribution 2.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, estimated)
                                                      3.049     3.241    boundary                            level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/aclk
    SLR Crossing[0->2]   
    SLICE_X202Y539       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_pipe.sr_acmd_reg[1031]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X202Y539       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.299 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/gen_pipe.sr_acmd_reg[1031]/Q
                         net (fo=4, estimated)        0.127     3.426    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/skid_buffer_reg[1144]_0[18]
    SLICE_X204Y541       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/skid_buffer_reg[1031]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, estimated)
                                                      3.643     3.858    boundary                            level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aclk
    SLR Crossing[0->2]   
    SLICE_X204Y541       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/skid_buffer_reg[1031]/C
                         clock pessimism             -0.263     3.595                                            
    SLICE_X204Y541       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.657    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                                 level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/skid_buffer_reg[1031]
  -------------------------------------------------------------------
                         required time                         -3.657                                            
                         arrival time                           3.426                                            
  -------------------------------------------------------------------
                         slack                                 -0.231                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dma_ip_axi_aclk_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE4CE4/DRPCLK     n/a            4.000         4.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/DRPCLK
Max Period        n/a     PLLE4_ADV/CLKIN     n/a            14.286        4.000       10.286     PLL_X0Y3       level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X12Y36  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X12Y36  level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_out1_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[2]
                            (rising edge-triggered cell ICAPE3 clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@10.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.209ns (6.169%)  route 3.179ns (93.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 15.249 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.136ns (routing 1.002ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.913ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     3.216    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.244 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y2 (CLOCK_ROOT)    net (fo=527, routed)         2.136     5.380    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/icap_clk
    SLICE_X206Y220       FDSE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X206Y220       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.456 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/mux_sel_reg_reg[0]/Q
                         net (fo=75, routed)          2.556     8.012    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/Q[0]
    SLICE_X221Y108       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.133     8.145 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/EXT_ICAP_0.N_7SEIRES.icape3_inst_i_32/O
                         net (fo=1, routed)           0.623     8.768    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_i[2]
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/I[2]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    10.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    10.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437    12.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430    13.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233    13.292    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    13.316 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y2 (CLOCK_ROOT)    net (fo=527, routed)         1.933    15.249    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_clk
    CONFIG_SITE_X0Y0     ICAPE3                                       r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
                         clock pessimism              0.017    15.266                                            
                         clock uncertainty           -0.065    15.201                                            
    CONFIG_SITE_X0Y0     ICAPE3 (Setup_ICAP_TOP_CONFIG_SITE_CLK_I[2])
                                                     -2.650    12.551    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst
  -------------------------------------------------------------------
                         required time                         12.551                                            
                         arrival time                          -8.768                                            
  -------------------------------------------------------------------
                         slack                                  3.783                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.058ns (31.497%)  route 0.126ns (68.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.305ns
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      1.820ns (routing 0.913ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.061ns (routing 1.002ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437     2.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     3.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.233     3.292    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.316 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y2 (CLOCK_ROOT)    net (fo=527, routed)         1.820     5.136    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X200Y135       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X200Y135       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.194 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=9, routed)           0.126     5.320    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[6]
    SLICE_X202Y134       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out1_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.271     3.216    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out1_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.244 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout1_buf/O
    X6Y2 (CLOCK_ROOT)    net (fo=527, routed)         2.061     5.305    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X202Y134       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism             -0.066     5.239                                            
    SLICE_X202Y134       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.299    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.299                                            
                         arrival time                           5.320                                            
  -------------------------------------------------------------------
                         slack                                  0.021                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_39ab_clkwiz_level0_periph_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     ICAPE3/CLK  n/a            4.875         10.000      5.125      CONFIG_SITE_X0Y0  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
Low Pulse Width   Slow    ICAPE3/CLK  n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK
High Pulse Width  Slow    ICAPE3/CLK  n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/EXT_ICAP_0.N_7SEIRES.icape3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.822ns,  Total Violation        0.000ns
Hold  :           32  Failing Endpoints,  Worst Slack       -0.241ns,  Total Violation       -0.756ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.822ns  (required time - arrival time)
  Source:                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 0.290ns (3.714%)  route 7.519ns (96.286%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.480ns = ( 26.480 - 20.000 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.262ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.480ns
    Common Clock Delay      (CCD):    4.735ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.358ns (routing 1.458ns, distribution 1.900ns)
  Clock Net Delay (Destination): 3.158ns (routing 1.325ns, distribution 1.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    3.358     6.610    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLR Crossing[0->1]   
    SLICE_X152Y398       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X152Y398       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.689 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q
                         net (fo=29, estimated)       2.801     9.490    reconfigurable                      level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i
    SLR Crossing[1->2]   
    SLICE_X188Y582       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     9.579 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=1, estimated)        2.673    12.252    reconfigurable                      level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
    SLR Crossing[2->1]   
    SLICE_X152Y398       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    12.374 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=2, estimated)        2.045    14.419    reconfigurable                      level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLR Crossing[1->2]   
    SLICE_X183Y519       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_replica/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437    22.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    23.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239    23.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    3.158    26.480    boundary                            level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLR Crossing[0->2]   
    SLICE_X183Y519       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_replica/C
                         clock pessimism              0.071    26.551                                            
                         inter-SLR compensation      -0.262    26.289                                            
                         clock uncertainty           -0.073    26.216                                            
    SLICE_X183Y519       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    26.241    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/axi_ic_ctrl_mgmt_slr1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv_replica
  -------------------------------------------------------------------
                         required time                         26.241                                            
                         arrival time                         -14.419                                            
  -------------------------------------------------------------------
                         slack                                 11.822                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.241ns  (arrival time - required time)
  Source:                 level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ulp/SLR2/axi_gpio_null/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.059ns (21.933%)  route 0.210ns (78.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.157ns
    Source Clock Delay      (SCD):    6.561ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      3.239ns (routing 1.325ns, distribution 1.914ns)
  Clock Net Delay (Destination): 3.905ns (routing 1.458ns, distribution 2.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437     2.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     3.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239     3.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    3.239     6.561    boundary                            level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLR Crossing[0->2]   
    SLICE_X204Y656       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X204Y656       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     6.620 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/SLR2/interconnect_axilite_user/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]/Q
                         net (fo=2, estimated)        0.210     6.830    reconfigurable                      level0_i/ulp/SLR2/axi_gpio_null/U0/gpio_core_1/s_axi_wdata[22]
    SLICE_X207Y660       FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/SLR2/axi_gpio_null/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    3.905     7.157    boundary                            level0_i/ulp/SLR2/axi_gpio_null/U0/gpio_core_1/s_axi_aclk
    SLR Crossing[0->2]   
    SLICE_X207Y660       FDSE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/SLR2/axi_gpio_null/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]/C
                         clock pessimism             -0.146     7.011                                            
    SLICE_X207Y660       FDSE (Hold_GFF_SLICEL_C_D)
                                                      0.060     7.071    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                                 level0_i/ulp/SLR2/axi_gpio_null/U0/gpio_core_1/Not_Dual.gpio_OE_reg[9]
  -------------------------------------------------------------------
                         required time                         -7.071                                            
                         arrival time                           6.830                                            
  -------------------------------------------------------------------
                         slack                                 -0.241                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bd_39ab_clkwiz_level0_periph_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     HBM_SNGLBLI_INTF_APB/PCLK  n/a            10.000        20.000      10.000     BLI_HBM_APB_INTF_X8Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
Low Pulse Width   Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         10.000      5.000      BLI_HBM_APB_INTF_X8Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
High Pulse Width  Slow    HBM_SNGLBLI_INTF_APB/PCLK  n/a            5.000         10.000      5.000      BLI_HBM_APB_INTF_X8Y0  level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       66.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.744ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        12.974ns  (logic 1.660ns (12.795%)  route 11.314ns (87.205%))
  Logic Levels:           15  (LUT1=2 LUT2=2 LUT3=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.013ns = ( 90.013 - 80.000 ) 
    Source Clock Delay      (SCD):    11.423ns
    Clock Pessimism Removal (CPR):    1.383ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.007ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    10.013ns
    Common Clock Delay      (CCD):    9.969ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.548ns (routing 0.586ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.533ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.590     6.842    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.921 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.925     9.846    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.874 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.548    11.423    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X198Y98        FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X198Y98        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    11.502 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/Q
                         net (fo=4, routed)           0.623    12.125    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[4]
    SLICE_X199Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    12.161 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=5, routed)           0.410    12.571    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SEL
    SLICE_X198Y98        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    12.669 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_INST_0/O
                         net (fo=1, routed)           0.490    13.159    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture
    SLICE_X198Y134       LUT1 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100    13.259 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/capture_hold_fix/O
                         net (fo=1, routed)           0.577    13.836    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/capture_hold_fix_1_alias
    SLICE_X198Y98        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    13.958 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/capture_INST_0/O
                         net (fo=35, routed)          0.320    14.277    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X197Y106       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097    14.374 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_capture[0]_INST_0/O
                         net (fo=36, routed)          0.264    14.638    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X198Y110       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148    14.786 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=71, routed)          3.747    18.534    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_bscanid_en
    SLR Crossing[0->1]   
    SLICE_X207Y476       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    18.624 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_tdo_INST_0_i_1/O
                         net (fo=1, routed)           0.057    18.681    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_0
    SLICE_X207Y476       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    18.829 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_INST_0/O
                         net (fo=1, routed)           3.635    22.464    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLR Crossing[1->0]   
    SLICE_X200Y111       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    22.612 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.154    22.766    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X200Y110       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088    22.854 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.041    22.895    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/lut_buffer/inst/tdo_i
    SLICE_X200Y110       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    22.985 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.301    23.286    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X198Y105       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    23.410 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.272    23.682    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tdo
    SLICE_X198Y98        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096    23.778 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tdo_INST_0/O
                         net (fo=1, routed)           0.224    24.002    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X199Y95        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    24.125 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.181    24.306    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo
    SLICE_X198Y98        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.073    24.379 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.018    24.397    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X198Y98        FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    80.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    80.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437    82.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    83.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239    83.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.221    86.543    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    86.601 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.025    88.626    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    88.650 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.363    90.013    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X198Y98        FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              1.383    91.396                                            
                         inter-SLR compensation      -0.007    91.389                                            
                         clock uncertainty           -0.273    91.116                                            
    SLICE_X198Y98        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    91.141    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         91.141                                            
                         arrival time                         -24.397                                            
  -------------------------------------------------------------------
                         slack                                 66.744                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.839%)  route 0.088ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.250ns
    Source Clock Delay      (SCD):    10.740ns
    Clock Pessimism Removal (CPR):    1.448ns
  Clock Net Delay (Source):      1.465ns (routing 0.730ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.800ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437     2.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     3.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239     3.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.221     6.543    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.601 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.025     8.626    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546     9.196    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y11       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079     9.275 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.465    10.740    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X202Y106       FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X202Y106       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    10.801 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.088    10.889    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X201Y105       RAMD32                                       r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.590     6.842    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.921 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.925     9.846    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.874 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    10.474    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y11       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    10.566 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.684    12.250    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X201Y105       RAMD32                                       r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism             -1.448    10.802                                            
    SLICE_X201Y105       RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077    10.879    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                        -10.879                                            
                         arrival time                          10.889                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         160.000     158.710    BUFGCE_X0Y104   level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         80.000      79.468     SLICE_X201Y105  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         80.000      79.468     SLICE_X201Y105  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       76.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.157ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall@80.000ns)
  Data Path Delay:        3.330ns  (logic 0.230ns (6.907%)  route 3.100ns (93.093%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    15.450ns = ( 175.450 - 160.000 ) 
    Source Clock Delay      (SCD):    19.615ns = ( 99.615 - 80.000 ) 
    Clock Pessimism Removal (CPR):    4.056ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.156ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    15.450ns
    Common Clock Delay      (CCD):    14.413ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.832ns (routing 1.686ns, distribution 1.146ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.534ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    82.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    83.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    83.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.590    86.842    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    86.921 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.925    89.846    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    89.874 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.548    91.423    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X198Y98        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    91.502 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/Q
                         net (fo=4, routed)           0.623    92.125    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[4]
    SLICE_X199Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    92.161 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=5, routed)           0.092    92.253    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel
    SLICE_X198Y99        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    92.288 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.104    92.392    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X198Y99        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    92.549 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.304    92.853    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X197Y109       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148    93.001 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.873    94.874    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLR Crossing[0->1]   
    SLICE_X197Y268       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150    95.024 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           1.731    96.755    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    96.783 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y8 (CLOCK_ROOT)    net (fo=380, routed)         2.832    99.615    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X206Y478       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X206Y478       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    99.694 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.116    99.810    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X205Y478       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053    99.863 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_1_INST_0/O
                         net (fo=16, routed)          2.935   102.798    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLR Crossing[1->2]   
    SLICE_X215Y654       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098   102.896 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.049   102.945    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X215Y654       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437   162.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   163.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239   163.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   163.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.221   166.543    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058   166.601 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.025   168.626    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   168.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.361   170.011    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X198Y99        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035   170.046 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.066   170.112    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X198Y99        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.091   170.203 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.213   170.416    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X197Y109       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.094   170.510 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.017   171.527    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLR Crossing[0->1]   
    SLICE_X197Y268       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.095   171.622 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           1.233   172.855    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   172.879 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y8 (CLOCK_ROOT)    net (fo=380, routed)         2.571   175.450    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLR Crossing[1->2]   
    SLICE_X215Y654       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              4.056   179.506                                            
                         inter-SLR compensation      -0.156   179.350                                            
                         clock uncertainty           -0.273   179.077                                            
    SLICE_X215Y654       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025   179.102    static           pblock_blp             level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                        179.102                                            
                         arrival time                        -102.945                                            
  -------------------------------------------------------------------
                         slack                                 76.157                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.060ns (36.945%)  route 0.102ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    19.554ns
    Source Clock Delay      (SCD):    15.352ns
    Clock Pessimism Removal (CPR):    4.111ns
  Clock Net Delay (Source):      2.474ns (routing 1.534ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.686ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437     2.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     3.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239     3.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.221     6.543    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.601 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.025     8.626    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.361    10.011    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/REG_O_reg[5]
    SLICE_X198Y99        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035    10.046 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.066    10.112    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X198Y99        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.091    10.203 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.213    10.416    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X197Y109       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.094    10.510 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.017    11.527    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLR Crossing[0->1]   
    SLICE_X197Y268       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.095    11.622 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           1.233    12.855    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.879 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y8 (CLOCK_ROOT)    net (fo=380, routed)         2.474    15.352    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X205Y476       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y476       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060    15.412 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_reg[13]/Q
                         net (fo=3, routed)           0.102    15.515    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[13]
    SLICE_X204Y476       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.590     6.842    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.921 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.925     9.846    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.874 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          1.548    11.423    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X198Y98        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    11.502 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/Q
                         net (fo=4, routed)           0.623    12.125    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[4]
    SLICE_X199Y98        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036    12.161 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=5, routed)           0.092    12.253    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel
    SLICE_X198Y99        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    12.288 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP//i_/O
                         net (fo=1, routed)           0.104    12.392    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_drck
    SLICE_X198Y99        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157    12.549 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/drck_INST_0/O
                         net (fo=1, routed)           0.304    12.853    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLICE_X197Y109       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148    13.001 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0/O
                         net (fo=2, routed)           1.873    14.874    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_drck
    SLR Crossing[0->1]   
    SLICE_X197Y268       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150    15.024 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0/O
                         net (fo=1, routed)           1.731    16.755    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/bscan_ext_drck
    BUFGCE_X0Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.783 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X6Y8 (CLOCK_ROOT)    net (fo=380, routed)         2.771    19.554    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X204Y476       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]/C
                         clock pessimism             -4.111    15.443                                            
    SLICE_X204Y476       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062    15.505    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion._Completion_Status_Register.sample_1_reg[13]
  -------------------------------------------------------------------
                         required time                        -15.505                                            
                         arrival time                          15.515                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         160.000     158.936    SLICE_X208Y478  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X208Y478  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         80.000      79.468     SLICE_X208Y478  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      158.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
Waveform(ns):       { 80.000 160.000 }
Period(ns):         160.000
Sources:            { level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         160.000     158.710    BUFGCE_X0Y110  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/I



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       78.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.421ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.425ns (33.255%)  route 0.853ns (66.745%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.266ns = ( 89.266 - 80.000 ) 
    Source Clock Delay      (SCD):    10.344ns
    Clock Pessimism Removal (CPR):    1.025ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.652ns (routing 0.859ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.786ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    3.532     6.784    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.862 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.802     8.664    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.692 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.652    10.344    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X188Y461       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X188Y461       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    10.423 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, estimated)       0.314    10.737    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[0]
    SLICE_X189Y458       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.112    10.849 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, estimated)        0.179    11.028    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X189Y459       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090    11.118 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, estimated)        0.196    11.314    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X189Y465       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    11.349 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, estimated)        0.146    11.495    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo
    SLICE_X187Y465       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.109    11.604 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.018    11.622    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X187Y465       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    80.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    80.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437    82.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    83.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239    83.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    83.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    3.149    86.471    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    86.529 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.271    87.800    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    87.824 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.442    89.266    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X187Y465       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              1.025    90.291                                            
                         clock uncertainty           -0.273    90.018                                            
    SLICE_X187Y465       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    90.043    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         90.043                                            
                         arrival time                         -11.622                                            
  -------------------------------------------------------------------
                         slack                                 78.421                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.341ns
    Source Clock Delay      (SCD):    9.258ns
    Clock Pessimism Removal (CPR):    1.025ns
  Clock Net Delay (Source):      1.434ns (routing 0.786ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.649ns (routing 0.859ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437     2.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     3.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239     3.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    3.149     6.471    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     6.529 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.271     7.800    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.824 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.434     9.258    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X188Y462       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X188Y462       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     9.317 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/Q
                         net (fo=2, estimated)        0.071     9.388    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]
    SLICE_X188Y463       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    3.532     6.784    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     6.862 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.802     8.664    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.692 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.649    10.341    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X188Y463       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]/C
                         clock pessimism             -1.025     9.316                                            
    SLICE_X188Y463       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     9.378    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.378                                            
                         arrival time                           9.388                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         160.000     158.710    BUFGCE_X0Y169   level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Low Pulse Width   Slow    FDSE/C    n/a            0.275         80.000      79.725     SLICE_X190Y465  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]/C
High Pulse Width  Slow    FDSE/C    n/a            0.275         80.000      79.725     SLICE_X190Y465  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk_1
  To Clock:  mcap_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE4CE4/MCAPCLK  n/a            8.000         8.000       0.000      PCIE4CE4_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk_1
  To Clock:  pipe_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX09DATA[5]
                            (rising edge-triggered cell PCIE4CE4 clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk_1 rise@4.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.832ns (20.410%)  route 3.245ns (79.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.257ns = ( 6.257 - 4.000 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 0.963ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.870ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.329     2.544    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_PIPECLK_PIPETXRATE[0])
                                                      0.763     3.307 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPETXRATE[0]
                         net (fo=259, routed)         1.883     5.190    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst_0[0]
    SLICE_X221Y78        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.069     5.259 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst_i_142/O
                         net (fo=1, routed)           1.362     6.621    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst_i_142_n_0
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPERX09DATA[5]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.065     6.257    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
                         clock pessimism              0.287     6.544                                            
                         clock uncertainty           -0.046     6.498                                            
    PCIE4CE4_X1Y0        PCIE4CE4 (Setup_PCIE4CE4_PIPECLK_PIPERX09DATA[5])
                                                      0.230     6.728    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst
  -------------------------------------------------------------------
                         required time                          6.728                                            
                         arrival time                          -6.621                                            
  -------------------------------------------------------------------
                         slack                                  0.107                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXDATA[10]
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pipe_clk_1 rise@0.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.060ns (21.661%)  route 0.217ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      2.092ns (routing 0.870ns, distribution 1.222ns)
  Clock Net Delay (Destination): 2.355ns (routing 0.963ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.092     2.284    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/CLK
    SLICE_X228Y90        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][10]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y90        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.344 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][10]/Q
                         net (fo=1, routed)           0.217     2.561    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txdata_in[74]
    GTYE4_CHANNEL_X1Y6   GTYE4_CHANNEL                                r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXDATA[10]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.355     2.570    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxusrclk_in[0]
    GTYE4_CHANNEL_X1Y6   GTYE4_CHANNEL                                r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.196     2.374                                            
    GTYE4_CHANNEL_X1Y6   GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[10])
                                                      0.176     2.550    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -2.550                                            
                         arrival time                           2.561                                            
  -------------------------------------------------------------------
                         slack                                  0.011                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                 Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE4CE4/PIPECLK        n/a               4.000         4.000       0.000      PCIE4CE4_X1Y0       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK  n/a               0.880         2.000       1.120      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK  n/a               0.880         2.000       1.120      GTYE4_CHANNEL_X1Y0  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    PCIE4CE4/PIPECLK        PCIE4CE4/CORECLK  0.273         0.180       0.093      PCIE4CE4_X1Y0       level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        3.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        13.461ns  (logic 1.691ns (12.562%)  route 11.770ns (87.438%))
  Logic Levels:           16  (LUT1=1 LUT2=1 LUT3=3 LUT5=3 LUT6=8)
  Clock Path Skew:        -8.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.199ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.569ns (routing 0.576ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r                                      
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.302     6.602    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.630 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=292, routed)         1.569     8.199    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X197Y97        FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X197Y97        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     8.278 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.188     8.466    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X197Y97        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     8.590 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     8.756    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X197Y92        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.879 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.051     8.930    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X197Y92        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     8.982 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[1]_INST_0/O
                         net (fo=1, routed)           0.200     9.182    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/prim_shift
    SLICE_X197Y98        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.066     9.248 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/shift_INST_0/O
                         net (fo=37, routed)          0.602     9.850    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X197Y106       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     9.950 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=38, routed)          0.451    10.401    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X198Y110       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    10.436 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=71, routed)          3.747    14.183    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_bscanid_en
    SLR Crossing[0->1]   
    SLICE_X207Y476       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.273 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/bscan_ext_tdo_INST_0_i_1/O
                         net (fo=1, routed)           0.057    14.330    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_0
    SLICE_X207Y476       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    14.478 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/bscan_ext_tdo_INST_0/O
                         net (fo=1, routed)           3.635    18.113    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLR Crossing[1->0]   
    SLICE_X200Y111       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    18.261 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.154    18.415    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X200Y110       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088    18.503 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.041    18.544    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/lut_buffer/inst/tdo_i
    SLICE_X200Y110       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    18.634 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.301    18.935    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X198Y105       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124    19.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.408    19.467    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/tdo
    SLICE_X197Y139       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122    19.589 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/prim_tdo_INST_0/O
                         net (fo=1, routed)           0.425    20.014    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLICE_X198Y98        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    20.137 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3/O
                         net (fo=2, routed)           0.336    20.473    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_3_n_0
    SLICE_X197Y87        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090    20.563 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=2, routed)           0.280    20.843    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X199Y94        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089    20.932 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.728    21.660    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f                                      
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000                                            
                         clock uncertainty           -0.235    24.765                                            
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765                                            
                         arrival time                         -21.660                                            
  -------------------------------------------------------------------
                         slack                                  3.104                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.334%)  route 0.071ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.199ns
    Source Clock Delay      (SCD):    3.465ns
    Clock Pessimism Removal (CPR):    4.678ns
  Clock Net Delay (Source):      1.363ns (routing 0.525ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.576ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r                                      
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.613     2.078    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.102 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=292, routed)         1.363     3.465    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X198Y82        FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[28]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X198Y82        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.524 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[28]/Q
                         net (fo=2, routed)           0.071     3.595    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]
    SLICE_X198Y81        FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[27]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r                                      
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.302     6.602    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.630 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
    X5Y1 (CLOCK_ROOT)    net (fo=292, routed)         1.569     8.199    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X198Y81        FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[27]/C
                         clock pessimism             -4.678     3.521                                            
    SLICE_X198Y81        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.583    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.583                                            
                         arrival time                           3.595                                            
  -------------------------------------------------------------------
                         slack                                  0.011                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         50.000      48.710     BUFGCE_X0Y30    level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    FDSE/C    n/a            0.275         25.000      24.725     SLICE_X199Y108  level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/C
High Pulse Width  Slow    FDSE/C    n/a            0.275         25.000      24.725     SLICE_X199Y108  level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       44.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.743ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O rise@100.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O fall@50.000ns)
  Data Path Delay:        4.834ns  (logic 0.376ns (7.778%)  route 4.458ns (92.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.823ns = ( 105.823 - 100.000 ) 
    Source Clock Delay      (SCD):    14.785ns = ( 64.785 - 50.000 ) 
    Clock Pessimism Removal (CPR):    8.996ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.160ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.823ns
    Common Clock Delay      (CCD):    4.755ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.796ns (routing 1.762ns, distribution 1.034ns)
  Clock Net Delay (Destination): 2.665ns (routing 1.597ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O fall edge)
                                                     50.000    50.000 f                                      
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300    54.300 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.302    56.602    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    56.630 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=292, routed)         1.552    58.182    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/mux_ctrl_tck
    SLICE_X198Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    58.261 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/mux_i_reg/Q
                         net (fo=17, routed)          0.445    58.706    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/mux
    SLICE_X197Y139       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    58.816 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
                         net (fo=8, routed)           3.145    61.961    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/bscan_ext_update
    SLR Crossing[0->1]   
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    61.989 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
    X6Y8 (CLOCK_ROOT)    net (fo=53, routed)          2.796    64.785    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X205Y479       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y479       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    64.864 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Use_BSCAN.Which_MB_Reg_reg[0]/Q
                         net (fo=9, routed)           0.493    65.357    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0_3_sn_1
    SLICE_X198Y477       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097    65.454 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.363    65.817    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X205Y478       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    65.917 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_15/O
                         net (fo=7, routed)           2.581    68.498    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLR Crossing[1->2]   
    SLICE_X212Y649       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100    68.598 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.022    69.619    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X225Y646       FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                    100.000   100.000 f                                      
    CONFIG_SITE_X0Y0     BSCANE2                      0.000   100.000 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465   100.465 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=8, routed)           0.677   101.142    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/prim_update
    SLICE_X197Y139       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.038   101.180 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
                         net (fo=8, routed)           1.954   103.134    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/bscan_ext_update
    SLR Crossing[0->1]   
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   103.158 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
    X6Y8 (CLOCK_ROOT)    net (fo=53, routed)          2.665   105.823    static                              level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLR Crossing[1->2]   
    SLICE_X225Y646       FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              8.996   114.819                                            
                         inter-SLR compensation      -0.160   114.659                                            
                         clock uncertainty           -0.235   114.424                                            
    SLICE_X225Y646       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061   114.363    static           pblock_blp             level0_i/blp/blp_i/ss_cmc/inst/microblaze_cmc/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                        114.363                                            
                         arrival time                         -69.619                                            
  -------------------------------------------------------------------
                         slack                                 44.743                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.204%)  route 0.054ns (50.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.189ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    7.193ns
  Clock Net Delay (Source):      1.540ns (routing 0.960ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.728ns (routing 1.064ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=8, routed)           0.503     0.968    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/prim_update
    SLICE_X197Y139       LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     0.992 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
                         net (fo=8, routed)           1.441     2.433    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/bscan_ext_update
    SLR Crossing[0->1]   
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.450 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
    X6Y8 (CLOCK_ROOT)    net (fo=53, routed)          1.540     3.990    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X205Y478       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X205Y478       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     4.028 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.030     4.058    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X205Y478       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     4.072 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.024     4.096    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_44
    SLICE_X205Y478       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r                                      
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.568     5.868    static                              level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.tck_bs
    BUFGCE_X0Y30         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.887 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=292, routed)         0.964     6.851    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/mux_ctrl_tck
    SLICE_X198Y96        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.052     6.903 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/mux_i_reg/Q
                         net (fo=17, routed)          0.309     7.212    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/mux
    SLICE_X197Y139       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.074     7.286 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
                         net (fo=8, routed)           2.156     9.442    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/bscan_ext_update
    SLR Crossing[0->1]   
    BUFGCE_X0Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     9.461 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
    X6Y8 (CLOCK_ROOT)    net (fo=53, routed)          1.728    11.189    static                              level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X205Y478       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -7.193     3.996                                            
    SLICE_X205Y478       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     4.042    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.042                                            
                         arrival time                           4.096                                            
  -------------------------------------------------------------------
                         slack                                  0.054                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { level0_i/blp/blp_i/ss_cmp/inst/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         100.000     99.450     SLICE_X209Y477  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         50.000      49.725     SLICE_X209Y477  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         50.000      49.725     SLICE_X209Y477  level0_i/blp/blp_i/PLP/ss_ert/inst/ert_microblaze/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.231ns (35.881%)  route 0.413ns (64.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 9.079 - 8.000 ) 
    Source Clock Delay      (SCD):    1.229ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.421ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.382ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.229     1.229    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y96        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y96        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.310 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.157     1.467    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst_n_0
    SLICE_X226Y96        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.617 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1__1/O
                         net (fo=18, routed)          0.256     1.873    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X226Y99        FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y17        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.079     9.079    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y99        FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.124     9.203                                            
                         clock uncertainty           -0.046     9.156                                            
    SLICE_X226Y99        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.096    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.096                                            
                         arrival time                          -1.873                                            
  -------------------------------------------------------------------
                         slack                                  7.223                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.522%)  route 0.060ns (60.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.684ns (routing 0.234ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.262ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.684     0.684    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y96        FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y96        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.723 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.782    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X226Y96        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.782     0.782    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y96        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.093     0.690                                            
    SLICE_X226Y96        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.737    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.737                                            
                         arrival time                           0.782                                            
  -------------------------------------------------------------------
                         slack                                  0.046                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X226Y98  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X226Y98  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X226Y98  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.204ns (25.764%)  route 0.588ns (74.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.561ns (routing 0.002ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y65        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.561     0.561    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y163       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y163       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.642 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.244     0.886    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_0[3]
    SLICE_X226Y163       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     1.009 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.344     1.353    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X227Y162       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y65        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y162       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.002     8.488                                            
                         clock uncertainty           -0.046     8.442                                            
    SLICE_X227Y162       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.381    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.381                                            
                         arrival time                          -1.353                                            
  -------------------------------------------------------------------
                         slack                                  7.028                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.455%)  route 0.060ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y65        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y163       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y163       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.357 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.417    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X226Y163       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y65        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y163       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.324                                            
    SLICE_X226Y163       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.371    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.371                                            
                         arrival time                           0.417                                            
  -------------------------------------------------------------------
                         slack                                  0.046                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X227Y162  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X227Y162  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X227Y162  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.465%)  route 0.503ns (68.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y50        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.583     0.583    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X231Y172       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y172       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.664 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.152     0.816    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_1[1]
    SLICE_X231Y172       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.966 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1__0/O
                         net (fo=18, routed)          0.351     1.317    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X230Y171       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y50        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y171       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.048     8.535                                            
                         clock uncertainty           -0.046     8.488                                            
    SLICE_X230Y171       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.427    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.427                                            
                         arrival time                          -1.317                                            
  -------------------------------------------------------------------
                         slack                                  7.110                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.522%)  route 0.060ns (60.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y50        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X231Y172       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y172       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.362 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.421    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X231Y172       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y50        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X231Y172       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.043     0.329                                            
    SLICE_X231Y172       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.376    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.376                                            
                         arrival time                           0.421                                            
  -------------------------------------------------------------------
                         slack                                  0.046                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X230Y171  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X230Y171  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X230Y171  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.203ns (25.683%)  route 0.587ns (74.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 8.473 - 8.000 ) 
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.563ns (routing 0.002ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y81        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.563     0.563    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y192       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X227Y192       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.642 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.193     0.835    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_2[1]
    SLICE_X227Y192       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.959 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__3/O
                         net (fo=18, routed)          0.394     1.353    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X229Y194       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y81        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.473     8.473    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y194       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.005     8.478                                            
                         clock uncertainty           -0.046     8.432                                            
    SLICE_X229Y194       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.371    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.371                                            
                         arrival time                          -1.353                                            
  -------------------------------------------------------------------
                         slack                                  7.017                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.185%)  route 0.067ns (63.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y81        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.315     0.315    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y192       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X227Y192       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.353 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.420    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X227Y192       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y81        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.362     0.362    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y192       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.321                                            
    SLICE_X227Y192       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.368    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.368                                            
                         arrival time                           0.420                                            
  -------------------------------------------------------------------
                         slack                                  0.052                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X229Y192  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X229Y192  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X229Y192  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.201ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.311ns (41.935%)  route 0.431ns (58.065%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.569ns (routing 0.002ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y89        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.569     0.569    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y199       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X227Y199       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.647 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.379     1.026    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X227Y199       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     1.143 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1__2/CO[7]
                         net (fo=1, routed)           0.026     1.169    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1__2_n_0
    SLICE_X227Y200       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     1.285 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__2/O[7]
                         net (fo=1, routed)           0.026     1.311    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__2_n_8
    SLICE_X227Y200       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y89        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y200       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.051     8.534                                            
                         clock uncertainty           -0.046     8.487                                            
    SLICE_X227Y200       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.512    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.512                                            
                         arrival time                          -1.311                                            
  -------------------------------------------------------------------
                         slack                                  7.201                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.361ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y89        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.314     0.314    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y201       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y201       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.353 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.058     0.411    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X228Y201       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y89        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.361     0.361    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y201       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.320                                            
    SLICE_X228Y201       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.367    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.367                                            
                         arrival time                           0.411                                            
  -------------------------------------------------------------------
                         slack                                  0.044                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X227Y199  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X227Y199  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X227Y199  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.402%)  route 0.678ns (74.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 8.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.467ns (routing 0.001ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y95        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.553     0.553    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y213       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X227Y213       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.632 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.214     0.846    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_4[1]
    SLICE_X227Y213       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.998 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1/O
                         net (fo=18, routed)          0.464     1.462    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X226Y210       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y95        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.467     8.467    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y210       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.001     8.467                                            
                         clock uncertainty           -0.046     8.421                                            
    SLICE_X226Y210       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.361    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.361                                            
                         arrival time                          -1.462                                            
  -------------------------------------------------------------------
                         slack                                  6.899                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.001ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y95        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.307     0.307    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y211       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y211       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.346 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.048     0.393    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X226Y211       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.410 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.007     0.417    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1__1_n_12
    SLICE_X226Y211       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y95        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.352     0.352    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y211       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.040     0.313                                            
    SLICE_X226Y211       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.359    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.359                                            
                         arrival time                           0.417                                            
  -------------------------------------------------------------------
                         slack                                  0.059                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X226Y210  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X226Y210  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X226Y210  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.203ns (19.988%)  route 0.813ns (80.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 8.484 - 8.000 ) 
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y87        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.566     0.566    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y231       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y231       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.645 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.193     0.838    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_5[1]
    SLICE_X229Y231       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     0.962 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2__0/O
                         net (fo=18, routed)          0.620     1.582    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X227Y228       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y87        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.484     8.484    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y228       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.002     8.485                                            
                         clock uncertainty           -0.046     8.439                                            
    SLICE_X227Y228       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.378    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.378                                            
                         arrival time                          -1.582                                            
  -------------------------------------------------------------------
                         slack                                  6.796                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.185%)  route 0.067ns (63.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y87        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.315     0.315    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y231       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y231       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.353 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.420    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X229Y231       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y87        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y231       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.044     0.321                                            
    SLICE_X229Y231       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.368    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.368                                            
                         arrival time                           0.420                                            
  -------------------------------------------------------------------
                         slack                                  0.052                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X227Y228  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X227Y228  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X227Y228  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.171ns (19.538%)  route 0.704ns (80.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.207ns = ( 9.207 - 8.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.377ns (routing 0.536ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.479ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y9         BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.377     1.377    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y101       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y101       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.458 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.283     1.741    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_6[3]
    SLICE_X224Y101       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     1.831 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0__1/O
                         net (fo=18, routed)          0.421     2.252    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X223Y104       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y9         BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.207     9.207    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X223Y104       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.093     9.300                                            
                         clock uncertainty           -0.046     9.254                                            
    SLICE_X223Y104       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.194    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.194                                            
                         arrival time                          -2.252                                            
  -------------------------------------------------------------------
                         slack                                  6.941                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.522%)  route 0.060ns (60.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.770ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.770ns (routing 0.303ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.344ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y9         BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.770     0.770    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y101       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y101       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.809 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.869    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X224Y101       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y9         BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.883     0.883    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y101       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.107     0.776                                            
    SLICE_X224Y101       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.823    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.823                                            
                         arrival time                           0.869                                            
  -------------------------------------------------------------------
                         slack                                  0.046                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X223Y104  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X223Y104  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X223Y104  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.058ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.231ns (30.626%)  route 0.523ns (69.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 9.079 - 8.000 ) 
    Source Clock Delay      (SCD):    1.233ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.233ns (routing 0.402ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.364ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.233     1.233    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y112       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y112       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.314 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.181     1.495    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_7[1]
    SLICE_X226Y112       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     1.645 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__9/O
                         net (fo=18, routed)          0.342     1.988    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X224Y115       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y23        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.079     9.079    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y115       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.073     9.152                                            
                         clock uncertainty           -0.046     9.106                                            
    SLICE_X224Y115       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.046    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.046                                            
                         arrival time                          -1.988                                            
  -------------------------------------------------------------------
                         slack                                  7.058                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.683ns (routing 0.223ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.250ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.683     0.683    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y112       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y112       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.722 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.058     0.780    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X226Y112       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.780     0.780    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y112       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.092     0.689                                            
    SLICE_X226Y112       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.736    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.736                                            
                         arrival time                           0.780                                            
  -------------------------------------------------------------------
                         slack                                  0.044                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X224Y114  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X224Y114  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X224Y114  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.231ns (28.164%)  route 0.589ns (71.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 9.093 - 8.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.426ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.387ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.239     1.239    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y108       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y108       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.320 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.525    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_8[3]
    SLICE_X224Y108       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.675 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0__0/O
                         net (fo=18, routed)          0.384     2.059    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X225Y109       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y15        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.093     9.093    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X225Y109       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.074     9.167                                            
                         clock uncertainty           -0.046     9.121                                            
    SLICE_X225Y109       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     9.060    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.060                                            
                         arrival time                          -2.059                                            
  -------------------------------------------------------------------
                         slack                                  7.001                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.689ns (routing 0.237ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.263ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.689     0.689    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y108       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y108       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.728 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.058     0.786    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X224Y108       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.785     0.785    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y108       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.090     0.695                                            
    SLICE_X224Y108       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.742    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.742                                            
                         arrival time                           0.786                                            
  -------------------------------------------------------------------
                         slack                                  0.044                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X225Y107  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X225Y107  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X225Y107  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.230ns (22.896%)  route 0.775ns (77.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.472ns = ( 8.472 - 8.000 ) 
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.555ns (routing 0.002ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.001ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y26        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.555     0.555    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y111       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y111       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.636 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.165     0.801    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_9[3]
    SLICE_X228Y111       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     0.950 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__8/O
                         net (fo=18, routed)          0.609     1.560    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X228Y106       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y26        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.472     8.472    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y106       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.049     8.521                                            
                         clock uncertainty           -0.046     8.475                                            
    SLICE_X228Y106       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.415    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.415                                            
                         arrival time                          -1.560                                            
  -------------------------------------------------------------------
                         slack                                  6.855                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.455%)  route 0.060ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y26        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.315     0.315    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y111       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y111       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.354 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.060     0.414    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X228Y111       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y26        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.363     0.363    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y111       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.321                                            
    SLICE_X228Y111       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.368    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.368                                            
                         arrival time                           0.414                                            
  -------------------------------------------------------------------
                         slack                                  0.046                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X228Y104  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X228Y104  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X228Y104  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.120ns (14.139%)  route 0.729ns (85.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y32        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.556     0.556    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y107       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y107       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.637 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.392     1.029    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst_n_0
    SLICE_X229Y117       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     1.068 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__6/O
                         net (fo=18, routed)          0.337     1.405    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X227Y116       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y32        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y116       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.005     8.492                                            
                         clock uncertainty           -0.046     8.445                                            
    SLICE_X227Y116       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.384    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.384                                            
                         arrival time                          -1.405                                            
  -------------------------------------------------------------------
                         slack                                  6.980                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y32        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y117       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y117       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.355 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.060     0.415    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[2]
    SLICE_X229Y117       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y32        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.365     0.365    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y117       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.042     0.323                                            
    SLICE_X229Y117       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.370    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.370                                            
                         arrival time                           0.415                                            
  -------------------------------------------------------------------
                         slack                                  0.045                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X227Y116  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X227Y116  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X227Y116  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.202ns (22.349%)  route 0.702ns (77.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 8.482 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y31        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y114       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y114       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.644 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.192     0.836    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_11[1]
    SLICE_X229Y114       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     0.959 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__7/O
                         net (fo=18, routed)          0.510     1.469    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X230Y116       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y31        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.482     8.482    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y116       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.005     8.487                                            
                         clock uncertainty           -0.046     8.440                                            
    SLICE_X230Y116       FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     8.379    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.379                                            
                         arrival time                          -1.469                                            
  -------------------------------------------------------------------
                         slack                                  6.910                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.056ns (48.339%)  route 0.060ns (51.661%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.361ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y31        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.313     0.313    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y117       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X230Y117       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.351 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.053     0.404    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X230Y117       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.422 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__7/O[1]
                         net (fo=1, routed)           0.007     0.429    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__7_n_14
    SLICE_X230Y117       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y31        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.361     0.361    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y117       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.042     0.319                                            
    SLICE_X230Y117       FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.365    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.365                                            
                         arrival time                           0.429                                            
  -------------------------------------------------------------------
                         slack                                  0.064                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X230Y115  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X230Y115  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X230Y115  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.934ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.231ns (26.736%)  route 0.633ns (73.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 9.221 - 8.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.411ns (routing 0.543ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.485ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y34        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.411     1.411    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y126       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y126       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.490 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     1.707    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_12[1]
    SLICE_X229Y126       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.859 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__5/O
                         net (fo=18, routed)          0.416     2.275    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X228Y129       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y34        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.221     9.221    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y129       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.094     9.315                                            
                         clock uncertainty           -0.046     9.269                                            
    SLICE_X228Y129       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.209    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.209                                            
                         arrival time                          -2.275                                            
  -------------------------------------------------------------------
                         slack                                  6.934                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.301%)  route 0.067ns (63.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.786ns (routing 0.306ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.347ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y34        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y126       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y126       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.890    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[0]
    SLICE_X229Y126       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y34        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.898     0.898    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y126       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.107     0.792                                            
    SLICE_X229Y126       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.839    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839                                            
                         arrival time                           0.890                                            
  -------------------------------------------------------------------
                         slack                                  0.052                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X228Y127  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X228Y127  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X228Y127  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.132ns (15.396%)  route 0.725ns (84.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 8.475 - 8.000 ) 
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.002ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y60        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.548     0.548    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y138       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y138       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.629 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.344     0.973    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_13[1]
    SLICE_X228Y138       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     1.024 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__4/O
                         net (fo=18, routed)          0.381     1.405    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X230Y139       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y60        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.475     8.475    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y139       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.004     8.478                                            
                         clock uncertainty           -0.046     8.432                                            
    SLICE_X230Y139       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.371    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.371                                            
                         arrival time                          -1.405                                            
  -------------------------------------------------------------------
                         slack                                  6.966                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.191%)  route 0.056ns (58.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y60        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.311     0.311    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y138       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y138       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.350 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.056     0.406    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]_0[2]
    SLICE_X228Y138       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y60        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.357     0.357    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y138       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.040     0.317                                            
    SLICE_X228Y138       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.364    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.364                                            
                         arrival time                           0.406                                            
  -------------------------------------------------------------------
                         slack                                  0.042                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X230Y138  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X230Y138  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X230Y138  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.230ns (27.953%)  route 0.593ns (72.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 8.473 - 8.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y63        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.557     0.557    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y156       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y156       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.638 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.182     0.820    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_14[3]
    SLICE_X228Y156       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     0.969 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0/O
                         net (fo=18, routed)          0.410     1.380    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0
    SLICE_X229Y160       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y63        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.473     8.473    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y160       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.002     8.475                                            
                         clock uncertainty           -0.046     8.428                                            
    SLICE_X229Y160       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.367    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.367                                            
                         arrival time                          -1.380                                            
  -------------------------------------------------------------------
                         slack                                  6.988                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y63        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.311     0.311    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y160       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y160       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.349 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.055     0.404    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X229Y160       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.422 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.007     0.429    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1__0_n_14
    SLICE_X229Y160       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y63        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.360     0.360    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y160       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.043     0.317                                            
    SLICE_X229Y160       FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.363    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.363                                            
                         arrival time                           0.429                                            
  -------------------------------------------------------------------
                         slack                                  0.066                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X229Y158  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X229Y158  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X229Y158  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      999.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.085ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.232ns (32.971%)  route 0.472ns (67.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 1001.831 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.072ns (routing 0.994ns, distribution 1.078ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.900ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y85        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=13, routed)          2.072     2.072    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X232Y136       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X232Y136       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.152 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.141     2.293    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X232Y136       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.445 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.331     2.776    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X231Y135       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r                                      
    BUFG_GT_X1Y85        BUFG_GT                      0.000  1000.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=13, routed)          1.831  1001.831    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X231Y135       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism              0.150  1001.981                                            
                         clock uncertainty           -0.046  1001.935                                            
    SLICE_X231Y135       FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074  1001.861    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1001.861                                            
                         arrival time                          -2.776                                            
  -------------------------------------------------------------------
                         slack                                999.085                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.666%)  route 0.031ns (34.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.140ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.140ns (routing 0.548ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.614ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y85        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=13, routed)          1.140     1.140    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X231Y135       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y135       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.179 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.025     1.204    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X231Y135       LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.224 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     1.230    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[2]
    SLICE_X231Y135       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y85        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=13, routed)          1.293     1.293    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X231Y135       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism             -0.147     1.146                                            
    SLICE_X231Y135       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.193    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193                                            
                         arrival time                           1.230                                            
  -------------------------------------------------------------------
                         slack                                  0.037                                            





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X232Y136  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X232Y136  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X232Y136  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  io_clk_freerun_00_clk_p

Setup :            0  Failing Endpoints,  Worst Slack       29.647ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.647ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_freerun_00_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.378ns  (logic 0.078ns (20.635%)  route 0.300ns (79.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X150Y220                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]/C
    SLICE_X150Y220       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[15]/Q
                         net (fo=1, estimated)        0.300     0.378    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[15]
    SLICE_X150Y220       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   30.000    30.000                                        
    SLICE_X150Y220       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    30.025    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         30.025                                            
                         arrival time                          -0.378                                            
  -------------------------------------------------------------------
                         slack                                 29.647                                            





---------------------------------------------------------------------------------------------------
From Clock:  hbm_aclk
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.157ns  (logic 0.295ns (25.497%)  route 0.862ns (74.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X53Y41                                      0.000     0.000 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/CLK
    SLICE_X53Y41         RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     0.295 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_98_111/RAMF/O
                         net (fo=1, estimated)        0.862     1.157    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[108]
    SLICE_X60Y72         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[108]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    2.222     2.222                                        
    SLICE_X60Y72         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     2.247    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[108]
  -------------------------------------------------------------------
                         required time                          2.247                                            
                         arrival time                          -1.157                                            
  -------------------------------------------------------------------
                         slack                                  1.090                                            





---------------------------------------------------------------------------------------------------
From Clock:  dma_ip_axi_aclk_1
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        9.108ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.916ns  (logic 0.079ns (8.624%)  route 0.837ns (91.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X160Y154                                    0.000     0.000 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X160Y154       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, estimated)        0.837     0.916    reconfigurable                      level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[0]
    SLICE_X136Y148       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    9.999     9.999                                        
    SLICE_X136Y148       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.024    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024                                            
                         arrival time                          -0.916                                            
  -------------------------------------------------------------------
                         slack                                  9.108                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack       19.555ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.555ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Rate_int_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_kernel_00_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.470ns  (logic 0.076ns (16.170%)  route 0.394ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X142Y211                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
    SLICE_X142Y211       FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=12, estimated)       0.394     0.470    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Rate_In[7]
    SLICE_X138Y209       FDSE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Rate_int_reg[7]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   20.000    20.000                                        
    SLICE_X138Y209       FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    20.025    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Rate_int_reg[7]
  -------------------------------------------------------------------
                         required time                         20.025                                            
                         arrival time                          -0.470                                            
  -------------------------------------------------------------------
                         slack                                 19.555                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_kernel_01_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack       19.287ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.287ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk_kernel_01_unbuffered_net
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.738ns  (logic 0.079ns (10.705%)  route 0.659ns (89.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X142Y211                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
    SLICE_X142Y211       FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/gapping_demand/gpio_gapping_demand/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=4, estimated)        0.659     0.738    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_In[2]
    SLICE_X138Y179       FDSE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   20.000    20.000                                        
    SLICE_X138Y179       FDSE (Setup_FFF_SLICEL_C_D)
                                                      0.025    20.025    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Rate_int_reg[2]
  -------------------------------------------------------------------
                         required time                         20.025                                            
                         arrival time                          -0.738                                            
  -------------------------------------------------------------------
                         slack                                 19.287                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  hbm_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             hbm_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.158ns  (logic 0.305ns (26.339%)  route 0.853ns (73.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X48Y49                                      0.000     0.000 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
    SLICE_X48Y49         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     0.305 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/O
                         net (fo=1, estimated)        0.853     1.158    reconfigurable                      level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[127]
    SLICE_X31Y27         FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[127]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    3.333     3.333                                        
    SLICE_X31Y27         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.358    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/hmss_0/inst/path_1/interconnect2_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[127]
  -------------------------------------------------------------------
                         required time                          3.358                                            
                         arrival time                          -1.158                                            
  -------------------------------------------------------------------
                         slack                                  2.200                                            





---------------------------------------------------------------------------------------------------
From Clock:  dma_ip_axi_aclk_1
  To Clock:  hbm_aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             hbm_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.002ns  (logic 0.281ns (28.044%)  route 0.721ns (71.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X180Y509                                    0.000     0.000 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/CLK
    SLICE_X180Y509       RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     0.281 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/O
                         net (fo=1, estimated)        0.721     1.002    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[12]
    SLICE_X187Y518       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X187Y518       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.025    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                                 level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          4.025                                            
                         arrival time                          -1.002                                            
  -------------------------------------------------------------------
                         slack                                  3.023                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  io_clk_pcie_00_clk_p

Setup :            0  Failing Endpoints,  Worst Slack       19.483ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.483ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             io_clk_pcie_00_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.542ns  (logic 0.078ns (14.391%)  route 0.464ns (85.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X212Y142                                    0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X212Y142       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.464     0.542    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X211Y140       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   20.000    20.000                                        
    SLICE_X211Y140       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    20.025    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.025                                            
                         arrival time                          -0.542                                            
  -------------------------------------------------------------------
                         slack                                 19.483                                            





---------------------------------------------------------------------------------------------------
From Clock:  dma_ip_axi_aclk_1
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7

Setup :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tvalid_reg_lower_reg/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.169ns (10.155%)  route 1.495ns (89.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns = ( 4.373 - 2.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.455ns (routing 0.963ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.181ns (routing 0.900ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.455     2.670    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/CLK_USERCLK
    SLICE_X213Y134       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tvalid_reg_lower_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X213Y134       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.749 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tvalid_reg_lower_reg/Q
                         net (fo=280, routed)         1.447     4.196    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/fifo_in_data_valid[0]
    SLICE_X218Y145       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.286 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[87]_i_1__0/O
                         net (fo=1, routed)           0.048     4.334    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[87]_i_1__0_n_0
    SLICE_X218Y145       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[87]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.181     4.373    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/CLK_CORECLK
    SLICE_X218Y145       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[87]/C
                         clock pessimism              0.001     4.374                                            
                         clock uncertainty           -0.046     4.327                                            
    SLICE_X218Y145       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     4.352    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[87]
  -------------------------------------------------------------------
                         required time                          4.352                                            
                         arrival time                          -4.334                                            
  -------------------------------------------------------------------
                         slack                                  0.018                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/s_axis_cc_tdata_reg_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.124ns (34.254%)  route 0.238ns (65.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.193ns (routing 0.870ns, distribution 1.323ns)
  Clock Net Delay (Destination): 2.463ns (routing 0.994ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.193     2.385    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/CLK_USERCLK
    SLICE_X210Y161       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/s_axis_cc_tdata_reg_reg[182]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X210Y161       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.443 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/s_axis_cc_tdata_reg_reg[182]/Q
                         net (fo=1, routed)           0.218     2.661    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_i[182]
    SLICE_X213Y151       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.066     2.727 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[182]_i_1/O
                         net (fo=1, routed)           0.020     2.747    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[182]_i_1_n_0
    SLICE_X213Y151       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[182]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.463     2.678    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/CLK_CORECLK
    SLICE_X213Y151       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[182]/C
                         clock pessimism             -0.001     2.677                                            
    SLICE_X213Y151       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.737    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg_reg[182]
  -------------------------------------------------------------------
                         required time                         -2.737                                            
                         arrival time                           2.747                                            
  -------------------------------------------------------------------
                         slack                                  0.010                                            





---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk_1
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7

Setup :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.755ns (56.186%)  route 0.589ns (43.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 4.282 - 2.000 ) 
    Source Clock Delay      (SCD):    2.544ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.329ns (routing 0.963ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.900ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.329     2.544    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_PIPECLK_PIPETXRATE[1])
                                                      0.755     3.299 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPETXRATE[1]
                         net (fo=259, routed)         0.589     3.888    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]_0[1]
    SLICE_X221Y25        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.090     4.282    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/CLK_CORECLK
    SLICE_X221Y25        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                         clock pessimism              0.001     4.283                                            
                         clock uncertainty           -0.046     4.236                                            
    SLICE_X221Y25        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     4.261    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]
  -------------------------------------------------------------------
                         required time                          4.261                                            
                         arrival time                          -3.888                                            
  -------------------------------------------------------------------
                         slack                                  0.374                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLK[3]_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.399ns (65.416%)  route 0.211ns (34.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.271ns (routing 0.530ns, distribution 0.741ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.614ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        1.271     1.396    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_PIPECLK_PIPETXRATE[0])
                                                      0.399     1.795 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/PIPETXRATE[0]
                         net (fo=259, routed)         0.211     2.006    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]_0[0]
    SLICE_X221Y25        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        1.448     1.587    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/CLK_CORECLK
    SLICE_X221Y25        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.001     1.586                                            
    SLICE_X221Y25        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.632    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.632                                            
                         arrival time                           2.006                                            
  -------------------------------------------------------------------
                         slack                                  0.374                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack       11.280ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.280ns  (required time - arrival time)
  Source:                 level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.745ns  (logic 0.076ns (10.201%)  route 0.669ns (89.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X162Y160                                    0.000     0.000 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X162Y160       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, estimated)        0.669     0.745    reconfigurable                      level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[19]
    SLICE_X185Y161       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   12.000    12.000                                        
    SLICE_X185Y161       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    12.025    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                                 level0_i/ulp/SLR0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         12.025                                            
                         arrival time                          -0.745                                            
  -------------------------------------------------------------------
                         slack                                 11.280                                            





---------------------------------------------------------------------------------------------------
From Clock:  hbm_aclk
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.036ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (MaxDelay Path 2.222ns)
  Data Path Delay:        1.211ns  (logic 0.301ns (24.855%)  route 0.910ns (75.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.222ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X179Y504                                    0.000     0.000 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD_D1/CLK
    SLICE_X179Y504       RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     0.301 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMD_D1/O
                         net (fo=1, estimated)        0.910     1.211    reconfigurable                      level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[91]
    SLICE_X205Y526       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                             level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[91]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    2.222     2.222                                        
    SLICE_X205Y526       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     2.247    reconfigurable   pblock_dynamic_region/pblock_dynamic_SLR2
                                                                                                                 level0_i/ulp/hmss_0/inst/path_5/interconnect0_5/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[91]
  -------------------------------------------------------------------
                         required time                          2.247                                            
                         arrival time                          -1.211                                            
  -------------------------------------------------------------------
                         slack                                  1.036                                            





---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tdata_reg_upper_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tdata_reg_upper_user_clk_reg[164]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns)
  Data Path Delay:        1.537ns  (logic 0.079ns (5.140%)  route 1.458ns (94.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 6.372 - 4.000 ) 
    Source Clock Delay      (SCD):    2.680ns = ( 4.680 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.465ns (routing 0.994ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.180ns (routing 0.870ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     2.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     2.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.465     4.680    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/CLK_CORECLK
    SLICE_X217Y62        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tdata_reg_upper_reg[164]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X217Y62        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.759 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tdata_reg_upper_reg[164]/Q
                         net (fo=1, routed)           1.458     6.217    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tdata_reg_upper[164]
    SLICE_X214Y65        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tdata_reg_upper_user_clk_reg[164]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.180     6.372    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/CLK_USERCLK
    SLICE_X214Y65        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tdata_reg_upper_user_clk_reg[164]/C
                         clock pessimism              0.001     6.373                                            
                         clock uncertainty           -0.046     6.326                                            
    SLICE_X214Y65        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.351    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/core_rc_tdata_reg_upper_user_clk_reg[164]
  -------------------------------------------------------------------
                         required time                          6.351                                            
                         arrival time                          -6.217                                            
  -------------------------------------------------------------------
                         slack                                  0.134                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_upper_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/fifo_in_data_reg_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.059ns (17.052%)  route 0.287ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.186ns (routing 0.900ns, distribution 1.286ns)
  Clock Net Delay (Destination): 2.440ns (routing 0.963ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.186     2.378    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/CLK_CORECLK
    SLICE_X212Y63        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_upper_reg[114]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X212Y63        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.437 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/core_cq_tdata_reg_upper_reg[114]/Q
                         net (fo=1, routed)           0.287     2.724    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/fifo_in_data__0[468]
    SLICE_X213Y66        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/fifo_in_data_reg_reg[468]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.440     2.655    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/CLK_USERCLK
    SLICE_X213Y66        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/fifo_in_data_reg_reg[468]/C
                         clock pessimism             -0.001     2.654                                            
    SLICE_X213Y66        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.714    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/fifo_in_data_reg_reg[468]
  -------------------------------------------------------------------
                         required time                         -2.714                                            
                         arrival time                           2.724                                            
  -------------------------------------------------------------------
                         slack                                  0.009                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        9.581ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.444ns  (logic 0.079ns (17.793%)  route 0.365ns (82.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X201Y139                                    0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X201Y139       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.365     0.444    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X200Y141       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   10.000    10.000                                        
    SLICE_X200Y141       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025                                            
                         arrival time                          -0.444                                            
  -------------------------------------------------------------------
                         slack                                  9.581                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        8.568ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        3.457ns  (logic 0.080ns (2.314%)  route 3.377ns (97.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y601                                    0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X218Y601       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  static         pblock_blp           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           3.377     3.457    static                              level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[32]
    SLR Crossing[2->1]   
    SLICE_X219Y292       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   12.000    12.000                                        
    SLICE_X219Y292       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    12.025    static           pblock_blp             level0_i/blp/blp_i/blp_axi/axi_ic_mgmt_blp/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                         12.025                                            
                         arrival time                          -3.457                                            
  -------------------------------------------------------------------
                         slack                                  8.568                                            





---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk_1
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.081ns (11.821%)  route 0.604ns (88.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 6.329 - 4.000 ) 
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 0.963ns, distribution 1.442ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.870ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.405     2.620    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X223Y111       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X223Y111       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.701 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/Q
                         net (fo=420, routed)         0.604     3.305    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]_0[0]
    SLICE_X224Y120       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.137     6.329    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X224Y120       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]/C
                         clock pessimism              0.001     6.330                                            
                         clock uncertainty           -0.046     6.284                                            
    SLICE_X224Y120       FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074     6.210    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          6.210                                            
                         arrival time                          -3.305                                            
  -------------------------------------------------------------------
                         slack                                  2.904                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dma_ip_axi_aclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.058ns (13.862%)  route 0.360ns (86.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.139ns (routing 0.870ns, distribution 1.269ns)
  Clock Net Delay (Destination): 2.417ns (routing 0.963ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.139     2.331    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X224Y125       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y125       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.389 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=25, routed)          0.360     2.749    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]_0[0]
    SLICE_X221Y123       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.417     2.632    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X221Y123       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]/C
                         clock pessimism             -0.001     2.631                                            
    SLICE_X221Y123       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.693    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.693                                            
                         arrival time                           2.749                                            
  -------------------------------------------------------------------
                         slack                                  0.056                                            





---------------------------------------------------------------------------------------------------
From Clock:  dma_ip_axi_aclk_1
  To Clock:  clk_out1_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.392ns  (logic 0.079ns (20.153%)  route 0.313ns (79.847%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X202Y136                                    0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X202Y136       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.313     0.392    static                              level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X201Y138       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X201Y138       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/AXI_HWICAP/U0/ICAP_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.025                                            
                         arrival time                          -0.392                                            
  -------------------------------------------------------------------
                         slack                                  3.633                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_out1_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.527ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.527ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.498ns  (logic 0.081ns (16.265%)  route 0.417ns (83.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X204Y224                                    0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
    SLICE_X204Y224       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.417     0.498    static                              level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[5]
    SLICE_X205Y222       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   20.000    20.000                                        
    SLICE_X205Y222       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    20.025    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/icap_arb/inst/icap_arb_v1_0_0_S00_AXI_inst/sync_slv_reg1/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         20.025                                            
                         arrival time                          -0.498                                            
  -------------------------------------------------------------------
                         slack                                 19.527                                            





---------------------------------------------------------------------------------------------------
From Clock:  io_clk_freerun_00_clk_p
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack       59.620ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.620ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        0.405ns  (logic 0.080ns (19.753%)  route 0.325ns (80.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X138Y230                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X138Y230       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, estimated)        0.325     0.405    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[25]
    SLICE_X137Y224       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   60.000    60.000                                        
    SLICE_X137Y224       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    60.025    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/axi_ic_ctrl_mgmt_freq/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         60.025                                            
                         arrival time                          -0.405                                            
  -------------------------------------------------------------------
                         slack                                 59.620                                            





---------------------------------------------------------------------------------------------------
From Clock:  io_clk_pcie_00_clk_p
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.504ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.521ns  (logic 0.078ns (14.971%)  route 0.443ns (85.029%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X208Y147                                    0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X208Y147       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.443     0.521    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X206Y152       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   10.000    10.000                                        
    SLICE_X206Y152       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025                                            
                         arrival time                          -0.521                                            
  -------------------------------------------------------------------
                         slack                                  9.504                                            





---------------------------------------------------------------------------------------------------
From Clock:  dma_ip_axi_aclk_1
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.596ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.429ns  (logic 0.079ns (18.415%)  route 0.350ns (81.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X198Y134                                    0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X198Y134       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.350     0.429    static                              level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X197Y132       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                    4.000     4.000                                        
    SLICE_X197Y132       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.025    static           pblock_blp             level0_i/blp/blp_i/PLP/ss_cmp/inst/jtag_axi_master/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.025                                            
                         arrival time                          -0.429                                            
  -------------------------------------------------------------------
                         slack                                  3.596                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_sck
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.606ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DATA_IN[3]
                            (internal path startpoint clocked by clk_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@60.000ns - clk_sck fall@20.000ns)
  Data Path Delay:        3.653ns  (logic 3.100ns (84.862%)  route 0.553ns (15.138%))
  Logic Levels:           1  (STARTUPE3=1)
  Input Delay:            8.540ns
  Clock Path Skew:        -8.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.598ns = ( 46.598 - 40.000 ) 
    Source Clock Delay      (SCD):    14.859ns = ( 34.859 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.610ns (routing 1.458ns, distribution 2.152ns)
  Clock Net Delay (Destination): 3.276ns (routing 1.325ns, distribution 1.951ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_sck fall edge)   20.000    20.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    20.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    20.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    22.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    22.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    23.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       3.610    26.862    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X218Y229       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    26.941 f  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           1.418    28.359    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    CONFIG_SITE_X0Y0     STARTUPE3 (Prop_STARTUP_CONFIG_SITE_USRCCLKO_CCLK)
                                                      6.500    34.859 f  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/CCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         input delay                  8.540    43.399                                        
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000    43.399 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DATA_IN[3]
    CONFIG_SITE_X0Y0     STARTUPE3 (Prop_STARTUP_CONFIG_SITE_DATA_IN[3]_DI[3])
                                                      3.100    46.499 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[3]
                         net (fo=1, routed)           0.553    47.052    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/di_int[3]
    SLICE_X219Y108       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO3_I_REG/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     60.000    60.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    60.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    60.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    60.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437    62.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    63.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239    63.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    63.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       3.276    66.598    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X219Y108       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO3_I_REG/C
                         clock pessimism              0.106    66.704                                            
                         clock uncertainty           -0.071    66.633                                            
    SLICE_X219Y108       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    66.658    static           pblock_blp             level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO3_I_REG
  -------------------------------------------------------------------
                         required time                         66.658                                            
                         arrival time                         -47.052                                            
  -------------------------------------------------------------------
                         slack                                 19.606                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.319ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DATA_IN[1]
                            (internal path startpoint clocked by clk_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_sck fall@20.000ns)
  Data Path Delay:        0.617ns  (logic 0.465ns (75.365%)  route 0.152ns (24.635%))
  Logic Levels:           1  (STARTUPE3=1)
  Input Delay:            0.910ns
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 24.112 - 20.000 ) 
    Source Clock Delay      (SCD):    4.801ns = ( 24.801 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.978ns (routing 0.799ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.253ns (routing 0.892ns, distribution 1.361ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_sck fall edge)   20.000    20.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052    20.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    20.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.475    21.600    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050    21.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.164    21.814    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    21.831 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       1.978    23.809    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X218Y229       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    23.848 f  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.720    24.568    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    CONFIG_SITE_X0Y0     STARTUPE3 (Prop_STARTUP_CONFIG_SITE_USRCCLKO_CCLK)
                                                      0.233    24.801 f  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/CCLK
  -------------------------------------------------------------------    -------------------------------------------------------
                         input delay                  0.910    25.711                                        
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000    25.711 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DATA_IN[1]
    CONFIG_SITE_X0Y0     STARTUPE3 (Prop_STARTUP_CONFIG_SITE_DATA_IN[1]_DI[1])
                                                      0.465    26.176 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DI[1]
                         net (fo=1, routed)           0.152    26.328    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/di_int[1]
    SLICE_X219Y108       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO1_I_REG/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057    20.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082    20.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.643    21.782    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130    21.652 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.188    21.840    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    21.859 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       2.253    24.112    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X219Y108       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO1_I_REG/C
                         clock pessimism             -0.150    23.962                                            
    SLICE_X219Y108       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047    24.009    static           pblock_blp             level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/DATA_STARTUP_EN.DI_INT_IO1_I_REG
  -------------------------------------------------------------------
                         required time                        -24.009                                            
                         arrival time                          26.328                                            
  -------------------------------------------------------------------
                         slack                                  2.319                                            





---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.637ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@100.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.229ns  (logic 0.124ns (54.140%)  route 0.105ns (45.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.543ns = ( 106.543 - 100.000 ) 
    Source Clock Delay      (SCD):    6.921ns = ( 86.921 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.590ns (routing 1.458ns, distribution 2.132ns)
  Clock Net Delay (Destination): 3.221ns (routing 1.325ns, distribution 1.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    82.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    83.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    83.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       3.590    86.842    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    86.921 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.054    86.975    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X207Y230       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124    87.099 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.051    87.150    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X207Y230       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                    100.000   100.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   100.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   100.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   100.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437   102.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   103.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239   103.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   103.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       3.221   106.543    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.290   106.833                                            
                         clock uncertainty           -0.071   106.762                                            
    SLICE_X207Y230       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   106.787    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        106.787                                            
                         arrival time                         -87.150                                            
  -------------------------------------------------------------------
                         slack                                 19.637                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.050ns (51.715%)  route 0.047ns (48.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Net Delay (Source):      1.968ns (routing 0.799ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.892ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.475     1.600    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.164     1.814    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.831 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       1.968     3.799    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.838 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.030     3.868    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X207Y230       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     3.918 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.017     3.935    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X207Y230       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.643     1.782    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.652 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.188     1.840    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.859 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       2.199     4.058    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.253     3.805                                            
    SLICE_X207Y230       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.851    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         -3.851                                            
                         arrival time                           3.935                                            
  -------------------------------------------------------------------
                         slack                                  0.084                                            





---------------------------------------------------------------------------------------------------
From Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.523ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@100.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.341ns  (logic 0.122ns (35.777%)  route 0.219ns (64.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.471ns = ( 106.471 - 100.000 ) 
    Source Clock Delay      (SCD):    6.862ns = ( 86.862 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.003ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.471ns
    Common Clock Delay      (CCD):    6.450ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.532ns (routing 1.458ns, distribution 2.074ns)
  Clock Net Delay (Destination): 3.149ns (routing 1.325ns, distribution 1.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    82.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    83.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    83.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    3.532    86.784    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    86.862 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        0.147    87.009    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X186Y473       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122    87.131 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.072    87.203    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X186Y473       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                    100.000   100.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   100.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   100.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   100.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437   102.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   103.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239   103.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   103.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    3.149   106.471    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.304   106.775                                            
                         inter-SLR compensation      -0.003   106.772                                            
                         clock uncertainty           -0.071   106.701                                            
    SLICE_X186Y473       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025   106.726    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        106.726                                            
                         arrival time                         -87.203                                            
  -------------------------------------------------------------------
                         slack                                 19.523                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@80.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.151ns  (logic 0.050ns (33.113%)  route 0.101ns (66.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 84.005 - 80.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 83.790 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Inter-SLR Compensation: 0.003ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    4.005ns
    Common Clock Delay      (CCD):    3.986ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      1.920ns (routing 0.799ns, distribution 1.121ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.892ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052    80.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    80.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.475    81.600    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050    81.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.164    81.814    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    81.831 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    1.920    83.751    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    83.790 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        0.075    83.865    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X186Y473       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050    83.915 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.026    83.941    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X186Y473       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057    80.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082    80.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.643    81.782    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130    81.652 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.188    81.840    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    81.859 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    2.146    84.005    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.248    83.757                                            
                         inter-SLR compensation       0.003    83.760                                            
    SLICE_X186Y473       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    83.806    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        -83.806                                            
                         arrival time                          83.941                                            
  -------------------------------------------------------------------
                         slack                                  0.135                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_sck

Setup :            0  Failing Endpoints,  Worst Slack       10.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.010ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DATA_OUT[0]
                            (internal path endpoint clocked by clk_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_sck rise@40.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns)
  Data Path Delay:        9.130ns  (logic 7.778ns (85.189%)  route 1.352ns (14.811%))
  Logic Levels:           1  (STARTUPE3=1)
  Output Delay:           1.910ns
  Clock Path Skew:        1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.745ns = ( 47.745 - 40.000 ) 
    Source Clock Delay      (SCD):    6.832ns = ( 26.832 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.580ns (routing 1.458ns, distribution 2.122ns)
  Clock Net Delay (Destination): 3.238ns (routing 1.325ns, distribution 1.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    20.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    20.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    22.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    22.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    23.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       3.580    26.832    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X216Y229       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X216Y229       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    26.910 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Serial_Dout_0_reg/Q
                         net (fo=2, routed)           1.352    28.262    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DO[0]
    CONFIG_SITE_X0Y0     STARTUPE3 (Prop_STARTUP_CONFIG_SITE_DO[0]_DATA_OUT[0])
                                                      7.700    35.962 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DATA_OUT[0]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_sck rise edge)   40.000    40.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    40.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    40.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    40.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437    42.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    43.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239    43.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       3.238    46.560    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X218Y229       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058    46.618 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           0.894    47.512    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    CONFIG_SITE_X0Y0     STARTUPE3 (Prop_STARTUP_CONFIG_SITE_USRCCLKO_CCLK)
                                                      0.233    47.745 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/CCLK
                         clock pessimism              0.208    47.953                                            
                         clock uncertainty           -0.071    47.883                                            
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000    47.883    static           pblock_blp             level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                -1.910    45.973                                            
  -------------------------------------------------------------------
                         required time                         45.973                                            
                         arrival time                         -35.962                                            
  -------------------------------------------------------------------
                         slack                                 10.010                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.685ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DATA_OUT[2]
                            (internal path endpoint clocked by clk_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_sck
  Path Type:              Min at Slow Process Corner
  Requirement:            -20.000ns  (clk_sck rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns)
  Data Path Delay:        0.431ns  (logic 0.292ns (67.749%)  route 0.139ns (32.251%))
  Logic Levels:           1  (STARTUPE3=1)
  Output Delay:           -2.520ns
  Clock Path Skew:        8.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.859ns
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.276ns (routing 1.325ns, distribution 1.951ns)
  Clock Net Delay (Destination): 3.610ns (routing 1.458ns, distribution 2.152ns)
  Timing Exception:       MultiCycle Path   Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437    22.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    23.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239    23.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       3.276    26.598    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X219Y108       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X219Y108       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059    26.657 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/QSPI_MODE_2_T_CONTROL.QSPI_IO2_T/Q
                         net (fo=1, routed)           0.139    26.796    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/DTS[2]
    CONFIG_SITE_X0Y0     STARTUPE3 (Prop_STARTUP_CONFIG_SITE_DTS[2]_DATA_OUT[2])
                                                      0.233    27.029 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/DATA_OUT[2]
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_sck rise edge)    0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       3.610     6.862    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X218Y229       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     6.941 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/Q
                         net (fo=1, routed)           1.418     8.359    static                              level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/SCK_O_int
    CONFIG_SITE_X0Y0     STARTUPE3 (Prop_STARTUP_CONFIG_SITE_USRCCLKO_CCLK)
                                                      6.500    14.859 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst/CCLK
                         clock pessimism             -0.106    14.753                                            
                         clock uncertainty            0.071    14.824                                            
    CONFIG_SITE_X0Y0     STARTUPE3                    0.000    14.824    static           pblock_blp             level0_i/blp/blp_i/ss_hif/inst/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
                         output delay                 2.520    17.344                                            
  -------------------------------------------------------------------
                         required time                        -17.344                                            
                         arrival time                          27.029                                            
  -------------------------------------------------------------------
                         slack                                  9.685                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       19.568ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.568ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.457ns  (logic 0.079ns (17.287%)  route 0.378ns (82.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X200Y93                                     0.000     0.000 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X200Y93        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.378     0.457    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X201Y93        FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   20.000    20.000                                        
    SLICE_X201Y93        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    20.025    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.025                                            
                         arrival time                          -0.457                                            
  -------------------------------------------------------------------
                         slack                                 19.568                                            





---------------------------------------------------------------------------------------------------
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       75.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.872ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@80.000ns fall@160.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@80.000ns)
  Data Path Delay:        4.534ns  (logic 0.621ns (13.697%)  route 3.913ns (86.303%))
  Logic Levels:           6  (LUT1=1 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.730ns = ( 170.730 - 160.000 ) 
    Source Clock Delay      (SCD):    11.515ns = ( 91.515 - 80.000 ) 
    Clock Pessimism Removal (CPR):    1.237ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.562ns (routing 0.586ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.455ns (routing 0.730ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    82.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    83.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    83.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.590    86.842    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    86.921 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.925    89.846    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    89.874 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.562    91.436    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X200Y99        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    91.515 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.160    91.675    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X199Y99        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    91.824 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=1, routed)           0.620    92.444    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_update
    SLICE_X197Y139       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097    92.541 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
                         net (fo=8, routed)           1.330    93.871    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X199Y100       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148    94.019 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.257    94.276    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X199Y100       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088    94.364 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.044    94.408    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X199Y99        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    94.444 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.626    95.070    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X225Y99        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103    95.173 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0_hold_fix/O
                         net (fo=1, routed)           0.876    96.049    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0_hold_fix_1
    SLICE_X199Y99        FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437   162.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   163.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239   163.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   163.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.221   166.543    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058   166.601 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.025   168.626    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   168.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.546   169.196    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y11       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.079   169.275 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.455   170.730    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X199Y99        FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              1.237   171.967                                            
                         clock uncertainty           -0.071   171.896                                            
    SLICE_X199Y99        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025   171.921    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        171.921                                            
                         arrival time                         -96.049                                            
  -------------------------------------------------------------------
                         slack                                 75.872                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@80.000ns fall@160.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.273ns (19.491%)  route 1.128ns (80.509%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.242ns
    Source Clock Delay      (SCD):    10.081ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Net Delay (Source):      1.372ns (routing 0.533ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.800ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437     2.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     3.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239     3.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.221     6.543    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.601 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.025     8.626    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.650 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.372    10.022    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X200Y99        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059    10.081 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.106    10.187    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X199Y99        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.095    10.282 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=1, routed)           0.424    10.706    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_update
    SLICE_X197Y139       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.059    10.765 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/update_INST_0/O
                         net (fo=8, routed)           0.405    11.169    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X198Y105       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.062    11.231 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_4/O
                         net (fo=3, routed)           0.169    11.400    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_4_n_0
    SLICE_X199Y105       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.057    11.457 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.024    11.481    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X199Y105       FDRE                                         f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.590     6.842    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.921 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.925     9.846    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.874 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.600    10.474    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y11       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.092    10.566 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.676    12.242    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X199Y105       FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -1.236    11.006                                            
    SLICE_X199Y105       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060    11.066    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/bs_switch/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.066                                            
                         arrival time                          11.481                                            
  -------------------------------------------------------------------
                         slack                                  0.416                                            





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       79.183ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.183ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.842ns  (logic 0.202ns (23.991%)  route 0.640ns (76.010%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X183Y473                                    0.000     0.000 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X183Y473       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=7, estimated)        0.594     0.673    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X189Y455       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     0.796 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.046     0.842    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X189Y455       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         max delay                   80.000    80.000                                        
    SLICE_X189Y455       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    80.025    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg_reg[31]
  -------------------------------------------------------------------
                         required time                         80.025                                            
                         arrival time                          -0.842                                            
  -------------------------------------------------------------------
                         slack                                 79.183                                            





---------------------------------------------------------------------------------------------------
From Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       79.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.037ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@80.000ns fall@160.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@80.000ns)
  Data Path Delay:        0.777ns  (logic 0.180ns (23.166%)  route 0.597ns (76.833%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.263ns = ( 169.263 - 160.000 ) 
    Source Clock Delay      (SCD):    10.428ns = ( 90.428 - 80.000 ) 
    Clock Pessimism Removal (CPR):    1.025ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.660ns (routing 0.859ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.786ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    82.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    83.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    83.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    3.532    86.784    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    86.862 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.802    88.664    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    88.692 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.660    90.352    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y464       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076    90.428 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, estimated)        0.147    90.575    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X187Y461       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052    90.627 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, estimated)        0.150    90.777    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X187Y461       LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.038    90.815 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, estimated)        0.103    90.918    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X187Y461       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051    90.969 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, estimated)        0.139    91.108    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X187Y461       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039    91.147 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.058    91.205    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X187Y461       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437   162.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   163.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239   163.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   163.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    3.149   166.471    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058   166.529 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.271   167.800    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   167.824 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.439   169.263    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X187Y461       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              1.025   170.288                                            
                         clock uncertainty           -0.071   170.217                                            
    SLICE_X187Y461       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025   170.242    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        170.242                                            
                         arrival time                         -91.205                                            
  -------------------------------------------------------------------
                         slack                                 79.037                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@80.000ns fall@160.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.058ns (21.402%)  route 0.213ns (78.598%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.306ns
    Source Clock Delay      (SCD):    5.662ns
    Clock Pessimism Removal (CPR):    0.668ns
  Clock Net Delay (Source):      0.893ns (routing 0.465ns, distribution 0.428ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.514ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.475     1.600    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.164     1.814    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.831 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    1.920     3.751    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.790 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        0.925     4.715    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.732 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      0.893     5.625    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y464       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     5.662 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, estimated)        0.079     5.741    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X187Y461       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     5.763 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, estimated)        0.051     5.814    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X187Y461       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     5.836 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, estimated)        0.067     5.903    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X188Y461       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     5.917 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.016     5.933    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X188Y461       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.643     1.782    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.652 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.188     1.840    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.859 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    2.146     4.005    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     4.056 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.226     5.282    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.301 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.005     6.306    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X188Y461       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.668     5.638                                            
    SLICE_X188Y461       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     5.684    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.684                                            
                         arrival time                           5.933                                            
  -------------------------------------------------------------------
                         slack                                  0.249                                            





---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7
  To Clock:  pipe_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (pipe_clk_1 rise@4.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns)
  Data Path Delay:        0.638ns  (logic 0.081ns (12.696%)  route 0.557ns (87.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 6.266 - 4.000 ) 
    Source Clock Delay      (SCD):    2.559ns = ( 4.559 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.344ns (routing 0.994ns, distribution 1.350ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.870ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     2.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     2.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.344     4.559    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/CLK_CORECLK
    SLICE_X221Y25        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X221Y25        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.640 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/Q
                         net (fo=1, routed)           0.557     5.197    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]_1[1]
    SLICE_X221Y20        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.074     6.266    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/CLK
    SLICE_X221Y20        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]/C
                         clock pessimism              0.001     6.267                                            
                         clock uncertainty           -0.046     6.221                                            
    SLICE_X221Y20        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.246    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]
  -------------------------------------------------------------------
                         required time                          6.246                                            
                         arrival time                          -5.197                                            
  -------------------------------------------------------------------
                         slack                                  1.049                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pipe_clk_1 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.059ns (16.480%)  route 0.299ns (83.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.090ns (routing 0.900ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.319ns (routing 0.963ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.090     2.282    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/CLK_CORECLK
    SLICE_X221Y25        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X221Y25        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.341 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_rate_chain_cp/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/Q
                         net (fo=1, routed)           0.299     2.640    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]_1[0]
    SLICE_X221Y20        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.319     2.534    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/CLK
    SLICE_X221Y20        FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.001     2.533                                            
    SLICE_X221Y20        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.593    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/phy_rate_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.593                                            
                         arrival time                           2.640                                            
  -------------------------------------------------------------------
                         slack                                  0.047                                            





---------------------------------------------------------------------------------------------------
From Clock:  dma_ip_axi_aclk_1
  To Clock:  pipe_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/C
                            (rising edge-triggered cell FDPE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg/D
                            (rising edge-triggered cell FDPE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.081ns (9.430%)  route 0.778ns (90.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 6.330 - 4.000 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.963ns, distribution 1.458ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.870ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.421     2.636    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_clk
    SLICE_X219Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X219Y113       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.717 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/Q
                         net (fo=1, routed)           0.778     3.495    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user
    SLICE_X223Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.138     6.330    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_clk
    SLICE_X223Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.001     6.331                                            
                         clock uncertainty           -0.046     6.284                                            
    SLICE_X223Y113       FDPE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     6.309    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                          6.309                                            
                         arrival time                          -3.495                                            
  -------------------------------------------------------------------
                         slack                                  2.814                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/C
                            (rising edge-triggered cell FDPE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg/D
                            (rising edge-triggered cell FDPE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.041ns (10.818%)  route 0.338ns (89.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.328ns (routing 0.530ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.598ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      1.328     1.453    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_clk
    SLICE_X219Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X219Y113       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.494 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/Q
                         net (fo=1, routed)           0.338     1.832    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user
    SLICE_X223Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg/D
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        1.481     1.620    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_clk
    SLICE_X223Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism             -0.001     1.619                                            
    SLICE_X223Y113       FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.666    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.666                                            
                         arrival time                           1.832                                            
  -------------------------------------------------------------------
                         slack                                  0.166                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dma_ip_axi_aclk_1
  To Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7

Setup :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@2.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.079ns (6.747%)  route 1.092ns (93.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 4.383 - 2.000 ) 
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.429ns (routing 0.963ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.191ns (routing 0.900ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.429     2.644    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X218Y109       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y109       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.723 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/Q
                         net (fo=6, routed)           1.092     3.815    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n
    SLICE_X212Y60        FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      2.000     2.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     2.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     2.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.191     4.383    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X212Y60        FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/C
                         clock pessimism              0.001     4.384                                            
                         clock uncertainty           -0.046     4.338                                            
    SLICE_X212Y60        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     4.272    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.272                                            
                         arrival time                          -3.815                                            
  -------------------------------------------------------------------
                         slack                                  0.457                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR
                            (removal check against rising-edge clock GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.059ns (15.096%)  route 0.332ns (84.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.167ns (routing 0.870ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.445ns (routing 0.994ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.167     2.359    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X218Y109       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y109       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.418 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/Q
                         net (fo=6, routed)           0.332     2.750    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n
    SLICE_X217Y78        FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.445     2.660    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X217Y78        FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/C
                         clock pessimism             -0.001     2.659                                            
    SLICE_X217Y78        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.032     2.627    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.627                                            
                         arrival time                           2.750                                            
  -------------------------------------------------------------------
                         slack                                  0.123                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_kernel_00_unbuffered_net
  To Clock:  clk_kernel_00_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        3.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].test_clk_cntr_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_kernel_00_unbuffered_net rise@4.545ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.080ns (17.505%)  route 0.377ns (82.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 11.809 - 4.545 ) 
    Source Clock Delay      (SCD):    7.340ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 0.946ns, distribution 1.787ns)
  Clock Net Delay (Destination): 2.425ns (routing 0.861ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.040     4.465    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.338 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.241     4.579    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.607 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/ECCLK/O
    X3Y5 (CLOCK_ROOT)    net (fo=78, estimated)       2.733     7.340    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X142Y239       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X142Y239       FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     7.420 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, estimated)       0.377     7.797    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_0
    SLICE_X142Y236       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].test_clk_cntr_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      4.545     4.545 r                                      
    BK43                                              0.000     4.545 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     4.624    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     5.290 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.330    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.330 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     5.638    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     5.769 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.749     8.518    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.148 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.212     9.360    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.384 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/ECCLK/O
    X3Y5 (CLOCK_ROOT)    net (fo=78, estimated)       2.425    11.809    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk0
    SLICE_X142Y236       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].test_clk_cntr_reg[0][10]/C
                         clock pessimism              0.014    11.823                                            
                         clock uncertainty           -0.058    11.765                                            
    SLICE_X142Y236       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.699    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].test_clk_cntr_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.699                                            
                         arrival time                          -7.797                                            
  -------------------------------------------------------------------
                         slack                                  3.902                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].test_clk_cntr_reg[0][24]/CLR
                            (removal check against rising-edge clock clk_kernel_00_unbuffered_net  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_00_unbuffered_net rise@0.000ns - clk_kernel_00_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.040ns (21.277%)  route 0.148ns (78.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.398ns
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.488ns (routing 0.520ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.578ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.717    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.806 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     1.670     2.476    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.706 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.143     2.849    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.866 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/ECCLK/O
    X3Y5 (CLOCK_ROOT)    net (fo=78, estimated)       1.488     4.354    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X142Y239       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X142Y239       FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     4.394 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, estimated)       0.148     4.542    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/rst_cnt_synced_0
    SLICE_X142Y238       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].test_clk_cntr_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_00_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.190     0.888    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.988 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     1.858     2.846    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.551 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.162     2.713    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/Clk_In
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.732 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_00_hierarchy/clock_throttling_aclk_kernel_00/U0/ECCLK/O
    X3Y5 (CLOCK_ROOT)    net (fo=78, estimated)       1.666     4.398    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/test_clk0
    SLICE_X142Y238       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].test_clk_cntr_reg[0][24]/C
                         clock pessimism             -0.027     4.372                                            
    SLICE_X142Y238       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     4.352    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_00/inst/CLKS[0].test_clk_cntr_reg[0][24]
  -------------------------------------------------------------------
                         required time                         -4.352                                            
                         arrival time                           4.542                                            
  -------------------------------------------------------------------
                         slack                                  0.190                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_kernel_01_unbuffered_net
  To Clock:  clk_kernel_01_unbuffered_net

Setup :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]/CLR
                            (recovery check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_kernel_01_unbuffered_net rise@2.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.081ns (14.727%)  route 0.469ns (85.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.109ns = ( 8.109 - 2.000 ) 
    Source Clock Delay      (SCD):    6.075ns
    Clock Pessimism Removal (CPR):    -0.124ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.443ns (routing 0.620ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.565ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.062     4.487    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.360 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.244     4.604    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.632 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
    X4Y3 (CLOCK_ROOT)    net (fo=38, estimated)       1.443     6.075    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/dest_clk
    SLICE_X144Y225       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X144Y225       FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.156 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, estimated)       0.469     6.625    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_1
    SLICE_X145Y231       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      2.000     2.000 r                                      
    BK43                                              0.000     2.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     2.745 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.785    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.785 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     3.093    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.224 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.765     5.989    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.619 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.214     6.833    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.857 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/GC.FCLK/O
    X4Y3 (CLOCK_ROOT)    net (fo=38, estimated)       1.252     8.109    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk1
    SLICE_X145Y231       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]/C
                         clock pessimism             -0.124     7.985                                            
                         clock uncertainty           -0.055     7.930                                            
    SLICE_X145Y231       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     7.864    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[1].test_clk_cntr_reg[1][16]
  -------------------------------------------------------------------
                         required time                          7.864                                            
                         arrival time                          -6.625                                            
  -------------------------------------------------------------------
                         slack                                  1.238                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_kernel_01_unbuffered_net  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_kernel_01_unbuffered_net rise@0.000ns - clk_kernel_01_unbuffered_net rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.040ns (20.513%)  route 0.155ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.641ns
    Source Clock Delay      (SCD):    3.660ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Net Delay (Source):      0.781ns (routing 0.343ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.380ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.717    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.806 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     1.683     2.489    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.719 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.143     2.862    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.879 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
    X4Y3 (CLOCK_ROOT)    net (fo=78, estimated)       0.781     3.660    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X144Y225       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X144Y225       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.700 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, estimated)       0.155     3.855    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/rst_cnt_synced_0
    SLICE_X144Y230       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_kernel_01_unbuffered_net rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.190     0.888    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.988 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     1.876     2.864    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.569 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=3, estimated)        0.162     2.731    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/Clk_In
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.750 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_kernel_01_hierarchy/clock_throttling_aclk_kernel_01/U0/ECCLK/O
    X4Y3 (CLOCK_ROOT)    net (fo=78, estimated)       0.891     3.641    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/test_clk0
    SLICE_X144Y230       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][12]/C
                         clock pessimism              0.040     3.681                                            
    SLICE_X144Y230       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     3.661    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_kernel_01/inst/CLKS[0].test_clk_cntr_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -3.661                                            
                         arrival time                           3.855                                            
  -------------------------------------------------------------------
                         slack                                  0.193                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1
  To Clock:  clk_out2_bd_39ab_clkwiz_level0_periph_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.310ns  (required time - arrival time)
  Source:                 level0_i/ulp/proc_sys_reset_ctrl_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRESET_N
                            (recovery check against rising-edge clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@20.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.079ns (2.694%)  route 2.853ns (97.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.384ns = ( 26.384 - 20.000 ) 
    Source Clock Delay      (SCD):    6.581ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.329ns (routing 1.458ns, distribution 1.871ns)
  Clock Net Delay (Destination): 3.062ns (routing 1.325ns, distribution 1.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697     2.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     2.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279     3.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    3.329     6.581    boundary                            level0_i/ulp/proc_sys_reset_ctrl_slr0/U0/slowest_sync_clk
    SLICE_X134Y176       FDRE                                         r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/proc_sys_reset_ctrl_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X134Y176       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.660 r  reconfigurable pblock_dynamic_region/pblock_dynamic_SLR0
                                                                                                             level0_i/ulp/proc_sys_reset_ctrl_slr0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=501, estimated)      2.853     9.513    reconfigurable                      level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PRESET_N
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PRESET_N
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                     20.000    20.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    20.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    20.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    20.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437    22.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430    23.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239    23.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, estimated)    3.062    26.384    boundary                            level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/APB_0_PCLK
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST/PCLK
                         clock pessimism              0.124    26.508                                            
                         clock uncertainty           -0.073    26.435                                            
    BLI_HBM_APB_INTF_X8Y0
                         HBM_SNGLBLI_INTF_APB (Recov_BLI_APB_BLI_HBM_APB_INTF_PCLK_PRESET_N)
                                                     -0.612    25.823    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/hmss_0/inst/hbm_inst/inst/ONE_STACK.u_hbm_top/ONE_STACK_HBM.hbm_one_stack_intf/HBM_SNGLBLI_INTF_APB_INST
  -------------------------------------------------------------------
                         required time                         25.823                                            
                         arrival time                          -9.513                                            
  -------------------------------------------------------------------
                         slack                                 16.310                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns - clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (24.985%)  route 0.117ns (75.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    3.788ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      1.957ns (routing 0.799ns, distribution 1.158ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.892ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.475     1.600    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.164     1.814    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.831 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       1.957     3.788    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X197Y112       FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X197Y112       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.827 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.117     3.944    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X199Y112       FDCE                                         f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock clk_out2_bd_39ab_clkwiz_level0_periph_0_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.643     1.782    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.652 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.188     1.840    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.859 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
    X3Y5 (CLOCK_ROOT)    net (fo=24488, routed)       2.200     4.059    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X199Y112       FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.216     3.843                                            
    SLICE_X199Y112       FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.823    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -3.823                                            
                         arrival time                           3.944                                            
  -------------------------------------------------------------------
                         slack                                  0.121                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/PRE
                            (recovery check against rising-edge clock dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.893ns (31.092%)  route 1.979ns (68.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 6.353 - 4.000 ) 
    Source Clock Delay      (SCD):    2.555ns = ( 4.555 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.340ns (routing 0.994ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.870ns, distribution 1.291ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.340     2.555    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLK_CFGHOTRESETOUT)
                                                      0.840     3.395 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CFGHOTRESETOUT
                         net (fo=4, routed)           1.591     4.986    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X220Y107       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     5.039 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=6, routed)           0.389     5.427    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst_n_1101
    SLICE_X219Y113       FDPE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/PRE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.161     6.353    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_clk
    SLICE_X219Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/C
                         clock pessimism              0.001     6.354                                            
                         clock uncertainty           -0.046     6.307                                            
    SLICE_X219Y113       FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     6.241    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg
  -------------------------------------------------------------------
                         required time                          6.241                                            
                         arrival time                          -5.427                                            
  -------------------------------------------------------------------
                         slack                                  0.814                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/PRE
                            (removal check against rising-edge clock dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.467ns (31.856%)  route 0.999ns (68.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.281ns (routing 0.548ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.598ns, distribution 0.894ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        1.281     1.406    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLK_CFGHOTRESETOUT)
                                                      0.444     1.850 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CFGHOTRESETOUT
                         net (fo=4, routed)           0.816     2.666    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X220Y107       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     2.689 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=6, routed)           0.183     2.872    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst_n_1101
    SLICE_X219Y113       FDPE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/PRE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      1.492     1.631    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/user_clk
    SLICE_X219Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg/C
                         clock pessimism             -0.001     1.630                                            
    SLICE_X219Y113       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.610    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_user_reg
  -------------------------------------------------------------------
                         required time                         -1.610                                            
                         arrival time                           2.872                                            
  -------------------------------------------------------------------
                         slack                                  1.262                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dma_ip_axi_aclk_1
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]/CLR
                            (recovery check against rising-edge clock dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (dma_ip_axi_aclk_1 rise@4.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.079ns (2.418%)  route 3.189ns (97.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 6.318 - 4.000 ) 
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.413ns (routing 0.963ns, distribution 1.450ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.870ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.413     2.628    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/user_clk
    SLICE_X224Y194       FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y194       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.707 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi_aresetn_reg/Q
                         net (fo=206, routed)         3.189     5.896    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/SR[0]
    SLICE_X225Y68        FDCE                                         f  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.126     6.318    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/user_clk
    SLICE_X225Y68        FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]/C
                         clock pessimism              0.124     6.442                                            
                         clock uncertainty           -0.046     6.395                                            
    SLICE_X225Y68        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.329    static           pblock_blp             level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.329                                            
                         arrival time                          -5.896                                            
  -------------------------------------------------------------------
                         slack                                  0.434                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/illegal_burst_ff_reg/CLR
                            (removal check against rising-edge clock dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - dma_ip_axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.058ns (13.966%)  route 0.357ns (86.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      2.492ns (routing 0.870ns, distribution 1.622ns)
  Clock Net Delay (Destination): 3.003ns (routing 0.963ns, distribution 2.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     0.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.492     2.684    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/user_clk
    SLR Crossing[0->1]   
    SLICE_X201Y353       FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X201Y353       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.742 r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__4/Q
                         net (fo=439, routed)         0.357     3.100    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/pending_counters[15].prev_pending_ptr_ff_reg[15][3]_0
    SLICE_X202Y361       FDCE                                         f  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/illegal_burst_ff_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      3.003     3.218    static                              level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/user_clk
    SLR Crossing[0->1]   
    SLICE_X202Y361       FDCE                                         r  static         pblock_blp           level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/illegal_burst_ff_reg/C
                         clock pessimism             -0.203     3.015                                            
    SLICE_X202Y361       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     2.983    static           pblock_blp             level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/illegal_burst_ff_reg
  -------------------------------------------------------------------
                         required time                         -2.983                                            
                         arrival time                           3.100                                            
  -------------------------------------------------------------------
                         slack                                  0.117                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  io_clk_pcie_00_clk_p
  To Clock:  dma_ip_axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/ltssm_trace_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (dma_ip_axi_aclk_1 rise@12.000ns - io_clk_pcie_00_clk_p rise@10.000ns)
  Data Path Delay:        1.491ns  (logic 0.131ns (8.788%)  route 1.360ns (91.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.391ns = ( 14.391 - 12.000 ) 
    Source Clock Delay      (SCD):    2.579ns = ( 12.579 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.710ns, distribution 1.269ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.870ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_00_clk_p rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.384    10.384 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086    10.470    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    10.600 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        1.979    12.579    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X224Y109       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y109       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    12.660 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=10, routed)          0.602    13.262    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/dest_arst
    SLICE_X218Y124       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    13.312 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst_i_1/O
                         net (fo=31, routed)          0.758    14.070    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/sys_rst
    SLICE_X217Y131       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/ltssm_trace_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                     12.000    12.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    12.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078    12.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    12.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.199    14.391    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/user_clk
    SLICE_X217Y131       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/ltssm_trace_cnt_reg[0]/C
                         clock pessimism              0.000    14.391                                            
                         clock uncertainty           -0.046    14.345                                            
    SLICE_X217Y131       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    14.279    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/ltssm_trace_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.279                                            
                         arrival time                         -14.070                                            
  -------------------------------------------------------------------
                         slack                                  0.209                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_rst_n_sbr_reg/C
                            (rising edge-triggered cell FDSE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/cur_ltssm_st_reg[2]/CLR
                            (removal check against rising-edge clock dma_ip_axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (dma_ip_axi_aclk_1 rise@0.000ns - io_clk_pcie_00_clk_p rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.117ns (15.059%)  route 0.660ns (84.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.742ns (routing 0.634ns, distribution 1.108ns)
  Clock Net Delay (Destination): 2.459ns (routing 0.963ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.110     0.110 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078     0.188    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.302 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        1.742     2.043    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk_n_0
    SLICE_X218Y124       FDSE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_rst_n_sbr_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X218Y124       FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.103 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_rst_n_sbr_reg/Q
                         net (fo=6, routed)           0.305     2.409    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/sys_rst_n_sbr
    SLICE_X218Y124       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.057     2.466 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst_i_1/O
                         net (fo=31, routed)          0.355     2.820    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/sys_rst
    SLICE_X218Y130       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/cur_ltssm_st_reg[2]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock dma_ip_axi_aclk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=112886, routed)      2.459     2.674    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/user_clk
    SLICE_X218Y130       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/cur_ltssm_st_reg[2]/C
                         clock pessimism              0.000     2.674                                            
                         clock uncertainty            0.046     2.720                                            
    SLICE_X218Y130       FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.032     2.688    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/cur_ltssm_st_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.688                                            
                         arrival time                           2.820                                            
  -------------------------------------------------------------------
                         slack                                  0.132                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hbm_aclk
  To Clock:  hbm_aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].test_clk_cntr_reg[0][24]/CLR
                            (recovery check against rising-edge clock hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.222ns  (hbm_aclk rise@2.222ns - hbm_aclk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.080ns (14.953%)  route 0.455ns (85.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.912ns = ( 10.134 - 2.222 ) 
    Source Clock Delay      (SCD):    8.058ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.366ns, distribution 1.840ns)
  Clock Net Delay (Destination): 2.856ns (routing 1.241ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     3.285     4.710    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     4.583 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.241     4.824    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.852 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=23711, estimated)    3.206     8.058    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X150Y229       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X150Y229       FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     8.138 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, estimated)       0.455     8.593    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/rst_cnt_synced_0
    SLICE_X150Y237       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].test_clk_cntr_reg[0][24]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock hbm_aclk rise edge)
                                                      2.222     2.222 r                                      
    BK43                                              0.000     2.222 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     2.301    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666     2.967 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.007    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.007 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     3.315    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     3.446 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.966     6.412    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.042 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.212     7.254    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.278 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=23711, estimated)    2.856    10.134    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk0
    SLICE_X150Y237       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].test_clk_cntr_reg[0][24]/C
                         clock pessimism              0.087    10.221                                            
                         clock uncertainty           -0.062    10.159                                            
    SLICE_X150Y237       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    10.093    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].test_clk_cntr_reg[0][24]
  -------------------------------------------------------------------
                         required time                         10.093                                            
                         arrival time                          -8.593                                            
  -------------------------------------------------------------------
                         slack                                  1.500                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].test_clk_cntr_reg[0][0]/CLR
                            (removal check against rising-edge clock hbm_aclk  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hbm_aclk rise@0.000ns - hbm_aclk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.040ns (17.857%)  route 0.184ns (82.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Net Delay (Source):      1.746ns (routing 0.750ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.836ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.717    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.806 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     1.810     2.616    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     2.846 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.143     2.989    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.006 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=23711, estimated)    1.746     4.752    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].cdc_rst_cn0/dest_clk
    SLICE_X150Y229       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X150Y229       FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     4.792 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, estimated)       0.184     4.976    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/rst_cnt_synced_0
    SLICE_X150Y234       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].test_clk_cntr_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock hbm_aclk rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.190     0.888    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.988 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
                         net (fo=1147, estimated)     2.021     3.009    boundary                            level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     2.714 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.162     2.876    reconfigurable                      level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_bd_22c0_clkwiz_hbm_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.895 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/aclk_hbm_hierarchy/clkwiz_hbm/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=23711, estimated)    1.952     4.847    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk0
    SLICE_X150Y234       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].test_clk_cntr_reg[0][0]/C
                         clock pessimism             -0.077     4.771                                            
    SLICE_X150Y234       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     4.751    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[0].test_clk_cntr_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -4.751                                            
                         arrival time                           4.976                                            
  -------------------------------------------------------------------
                         slack                                  0.225                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  io_clk_freerun_00_clk_p
  To Clock:  io_clk_freerun_00_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        9.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.324ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][24]/CLR
                            (recovery check against rising-edge clock io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_freerun_00_clk_p rise@10.000ns - io_clk_freerun_00_clk_p rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.080ns (15.385%)  route 0.440ns (84.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.393ns (routing 1.475ns, distribution 1.918ns)
  Clock Net Delay (Destination): 3.029ns (routing 1.341ns, distribution 1.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.777     0.877 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.927    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.927 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.347     1.274    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     1.425 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     3.393     4.818    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].cdc_rst_cn0/dest_clk
    SLICE_X151Y229       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y229       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.898 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, estimated)       0.440     5.338    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/rst_cnt_synced_3
    SLICE_X151Y237       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][24]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00_clk_p rise edge)
                                                     10.000    10.000 r                                      
    BK43                                              0.000    10.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079    10.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.666    10.745 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.785    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.785 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308    11.093    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131    11.224 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     3.029    14.253    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
    SLICE_X151Y237       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][24]/C
                         clock pessimism              0.511    14.763                                            
                         clock uncertainty           -0.035    14.728                                            
    SLICE_X151Y237       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    14.662    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][24]
  -------------------------------------------------------------------
                         required time                         14.662                                            
                         arrival time                          -5.338                                            
  -------------------------------------------------------------------
                         slack                                  9.324                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].cdc_rst_cn0/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][4]/CLR
                            (removal check against rising-edge clock io_clk_freerun_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_freerun_00_clk_p rise@0.000ns - io_clk_freerun_00_clk_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.040ns (20.513%)  route 0.155ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      1.851ns (routing 0.811ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.903ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_freerun_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.079     0.079    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.442     0.521 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.561    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.561 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.156     0.717    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.806 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     1.851     2.657    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].cdc_rst_cn0/dest_clk
    SLICE_X151Y229       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].cdc_rst_cn0/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X151Y229       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.697 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].cdc_rst_cn0/arststages_ff_reg[2]/Q
                         net (fo=32, estimated)       0.155     2.852    reconfigurable                      level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/rst_cnt_synced_3
    SLICE_X151Y234       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_freerun_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    BK43                                              0.000     0.000 r  static                              io_clk_freerun_00_clk_p (IN)
                         net (fo=0)                   0.100     0.100    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/I
    HPIOBDIFFINBUF_X0Y34 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.548     0.648 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.698    static                              level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/OUT
    BK43                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.698 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/freerun_clk_ibufds/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.190     0.888    static                              level0_i/blp/blp_i/freerun_clk/bufg_div/U0/BUFGCE_I[0]
    BUFGCE_DIV_X0Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.100     0.988 r  static         pblock_blp           level0_i/blp/blp_i/freerun_clk/bufg_div/U0/USE_BUFGCE_DIV2.GEN_BUFGCE_DIV2[0].BUFGCE_DIV2_I/O
    X3Y5 (CLOCK_ROOT)    net (fo=1147, estimated)     2.074     3.062    boundary                            level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/test_clk3
    SLICE_X151Y234       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][4]/C
                         clock pessimism             -0.385     2.677                                            
    SLICE_X151Y234       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.657    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_ucs/inst/frequency_counters/frequency_counter_aclk_hbm/inst/CLKS[3].test_clk_cntr_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -2.657                                            
                         arrival time                           2.852                                            
  -------------------------------------------------------------------
                         slack                                  0.194                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  io_clk_pcie_00_clk_p
  To Clock:  io_clk_pcie_00_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        8.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_reset_st_reg[0]/CLR
                            (recovery check against rising-edge clock io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (io_clk_pcie_00_clk_p rise@10.000ns - io_clk_pcie_00_clk_p rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.131ns (9.435%)  route 1.257ns (90.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 12.035 - 10.000 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.710ns, distribution 1.269ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.634ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.384     0.384 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.086     0.470    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.600 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        1.979     2.579    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_reset_in_async_rst_inst/dest_clk
    SLICE_X224Y109       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y109       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.660 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_reset_in_async_rst_inst/arststages_ff_reg[1]/Q
                         net (fo=10, routed)          0.602     3.262    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/dest_arst
    SLICE_X218Y124       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.312 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst_i_1/O
                         net (fo=31, routed)          0.655     3.968    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/sys_rst
    SLICE_X216Y134       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_reset_st_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_00_clk_p rise edge)
                                                     10.000    10.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000    10.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000    10.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.110    10.110 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.078    10.188    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.302 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        1.734    12.035    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/sys_clk
    SLICE_X216Y134       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_reset_st_reg[0]/C
                         clock pessimism              0.383    12.418                                            
                         clock uncertainty           -0.035    12.383                                            
    SLICE_X216Y134       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.317    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/debug_wrapper_U/debug_probes_inst/pre_reset_st_reg[0]
  -------------------------------------------------------------------
                         required time                         12.317                                            
                         arrival time                          -3.968                                            
  -------------------------------------------------------------------
                         slack                                  8.349                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/di_reg[0]/CLR
                            (removal check against rising-edge clock io_clk_pcie_00_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (io_clk_pcie_00_clk_p rise@0.000ns - io_clk_pcie_00_clk_p rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.038ns (25.579%)  route 0.111ns (74.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Net Delay (Source):      1.103ns (routing 0.397ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.451ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock io_clk_pcie_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.095     0.095 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.053     0.148    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.221 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        1.103     1.324    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/dmonitorclk_in[0]
    SLICE_X225Y81        FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X225Y81        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.362 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/rst_in_out_reg/Q
                         net (fo=73, routed)          0.111     1.472    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/cal_on_tx_reset_in_sync
    SLICE_X228Y82        FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/di_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock io_clk_pcie_00_clk_p rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_COMMON_X1Y1                                 0.000     0.000 r  static                              io_clk_pcie_00_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static                              level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/IBUF_DS_P[0]
    GTYE4_COMMON_X1Y1    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.262     0.262 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/pcie_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2
                         net (fo=2, routed)           0.058     0.320    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.402 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bufg_gt_sysclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=8326, routed)        1.256     1.658    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/dmonitorclk_in[0]
    SLICE_X228Y82        FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/di_reg[0]/C
                         clock pessimism             -0.277     1.381                                            
    SLICE_X228Y82        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.361    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/di_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.361                                            
                         arrival time                           1.472                                            
  -------------------------------------------------------------------
                         slack                                  0.112                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       79.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.272ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.318ns  (logic 0.079ns (24.857%)  route 0.239ns (75.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.015ns = ( 170.015 - 160.000 ) 
    Source Clock Delay      (SCD):    11.406ns = ( 91.406 - 80.000 ) 
    Clock Pessimism Removal (CPR):    1.320ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.532ns (routing 0.586ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.533ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    82.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    83.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    83.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.590    86.842    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    86.921 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.925    89.846    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    89.874 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.532    91.406    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X200Y98        FDRE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X200Y98        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    91.485 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=8, routed)           0.239    91.724    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X198Y98        FDPE                                         f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437   162.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   163.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239   163.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   163.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       3.221   166.543    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058   166.601 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.025   168.626    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   168.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X5Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.365   170.015    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X198Y98        FDPE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              1.320   171.335                                            
                         clock uncertainty           -0.273   171.062                                            
    SLICE_X198Y98        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066   170.996    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                        170.996                                            
                         arrival time                         -91.724                                            
  -------------------------------------------------------------------
                         slack                                 79.272                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.285%)  route 0.104ns (72.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.574ns
    Source Clock Delay      (SCD):    6.657ns
    Clock Pessimism Removal (CPR):    0.859ns
  Clock Net Delay (Source):      0.908ns (routing 0.434ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.480ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.475     1.600    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     1.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.164     1.814    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.831 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       1.968     3.799    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.838 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.508     5.346    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.363 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.334     5.697    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y11       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.052     5.749 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         0.908     6.657    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X199Y113       FDPE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X199Y113       FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     6.696 f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.104     6.800    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X202Y113       FDPE                                         f  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.643     1.782    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     1.652 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.188     1.840    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.859 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, routed)       2.199     4.058    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X207Y230       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.053     4.111 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.980     6.092    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y31         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.111 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.368     6.479    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/soft_tck
    BUFGCTRL_X0Y11       BUFGCTRL (Prop_BUFGCTRL_I0_O)
                                                      0.061     6.540 r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_bridge/inst/bs_mux/inst/u_bufg_mux/O
    X6Y1 (CLOCK_ROOT)    net (fo=642, routed)         1.034     7.574    static                              level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X202Y113       FDPE                                         r  static         pblock_blp           level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.859     6.715                                            
    SLICE_X202Y113       FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     6.695    static           pblock_blp             level0_i/blp/blp_i/ss_cmp/inst/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -6.695                                            
                         arrival time                           6.800                                            
  -------------------------------------------------------------------
                         slack                                  0.105                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.076ns (13.324%)  route 0.494ns (86.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 9.073 - 8.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.226ns (routing 0.421ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.382ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.226     1.226    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X227Y98        FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X227Y98        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.302 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.494     1.796    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X226Y100       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y17        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.073     9.073    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y100       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.075     9.148                                            
                         clock uncertainty           -0.046     9.101                                            
    SLICE_X226Y100       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.035    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.035                                            
                         arrival time                          -1.796                                            
  -------------------------------------------------------------------
                         slack                                  7.239                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.038ns (25.962%)  route 0.108ns (74.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.683ns (routing 0.234ns, distribution 0.449ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.262ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.683     0.683    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X227Y98        FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X227Y98        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.721 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.108     0.829    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X226Y98        FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y17        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.783     0.783    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y98        FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.051     0.732                                            
    SLICE_X226Y98        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.712    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712                                            
                         arrival time                           0.829                                            
  -------------------------------------------------------------------
                         slack                                  0.117                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.076ns (15.444%)  route 0.416ns (84.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 8.484 - 8.000 ) 
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.569ns (routing 0.002ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y65        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.569     0.569    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X229Y162       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y162       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.645 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.416     1.061    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X227Y164       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y65        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.484     8.484    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y164       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.002     8.486                                            
                         clock uncertainty           -0.046     8.439                                            
    SLICE_X227Y164       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.373    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.373                                            
                         arrival time                          -1.061                                            
  -------------------------------------------------------------------
                         slack                                  7.312                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.038ns (25.124%)  route 0.113ns (74.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.371ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.371ns (routing 0.001ns, distribution 0.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y65        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X229Y162       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y162       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.358 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.113     0.471    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X227Y162       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y65        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.371     0.371    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y162       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.000     0.371                                            
    SLICE_X227Y162       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.351    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.351                                            
                         arrival time                           0.471                                            
  -------------------------------------------------------------------
                         slack                                  0.120                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.079ns (20.526%)  route 0.306ns (79.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.488ns = ( 8.488 - 8.000 ) 
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y50        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.583     0.583    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X231Y171       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y171       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.662 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.306     0.968    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X230Y172       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y50        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.488     8.488    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y172       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.048     8.536                                            
                         clock uncertainty           -0.046     8.489                                            
    SLICE_X230Y172       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.423    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.423                                            
                         arrival time                          -0.968                                            
  -------------------------------------------------------------------
                         slack                                  7.455                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.450%)  route 0.103ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y50        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X231Y171       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y171       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.362 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.103     0.465    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X230Y171       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y50        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.373     0.373    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y171       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.035     0.338                                            
    SLICE_X230Y171       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.318    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.318                                            
                         arrival time                           0.465                                            
  -------------------------------------------------------------------
                         slack                                  0.147                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.076ns (15.615%)  route 0.411ns (84.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 8.473 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y81        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X229Y191       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y191       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.638 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.411     1.049    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X229Y194       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y81        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.473     8.473    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y194       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.050     8.523                                            
                         clock uncertainty           -0.046     8.476                                            
    SLICE_X229Y194       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.410    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.410                                            
                         arrival time                          -1.049                                            
  -------------------------------------------------------------------
                         slack                                  7.362                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.038ns (25.595%)  route 0.110ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y81        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.315     0.315    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X229Y191       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y191       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.353 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.110     0.463    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X229Y192       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y81        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.363     0.363    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y192       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.028     0.335                                            
    SLICE_X229Y192       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.315    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.315                                            
                         arrival time                           0.463                                            
  -------------------------------------------------------------------
                         slack                                  0.148                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.577%)  route 0.398ns (83.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.565ns (routing 0.002ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y89        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.565     0.565    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X228Y198       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y198       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.644 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.398     1.042    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X227Y199       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y89        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y199       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.051     8.536                                            
                         clock uncertainty           -0.046     8.489                                            
    SLICE_X227Y199       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.423    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.423                                            
                         arrival time                          -1.042                                            
  -------------------------------------------------------------------
                         slack                                  7.381                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.039ns (22.982%)  route 0.131ns (77.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.366ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.316ns (routing 0.001ns, distribution 0.315ns)
  Clock Net Delay (Destination): 0.366ns (routing 0.001ns, distribution 0.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y89        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.316     0.316    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X228Y198       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y198       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.355 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.131     0.485    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X227Y200       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y89        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.366     0.366    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y200       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.029     0.337                                            
    SLICE_X227Y200       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.317    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.317                                            
                         arrival time                           0.485                                            
  -------------------------------------------------------------------
                         slack                                  0.168                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.079ns (18.766%)  route 0.342ns (81.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.467ns = ( 8.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.545ns (routing 0.002ns, distribution 0.543ns)
  Clock Net Delay (Destination): 0.467ns (routing 0.001ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y95        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.545     0.545    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X226Y213       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y213       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.624 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.342     0.966    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X226Y210       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y95        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.467     8.467    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y210       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.050     8.516                                            
                         clock uncertainty           -0.046     8.470                                            
    SLICE_X226Y210       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.404    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.404                                            
                         arrival time                          -0.966                                            
  -------------------------------------------------------------------
                         slack                                  7.438                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.898%)  route 0.096ns (71.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.349ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.349ns (routing 0.001ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y95        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.307     0.307    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X226Y213       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y213       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.346 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.096     0.442    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X226Y212       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y95        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.349     0.349    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X226Y212       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.029     0.320                                            
    SLICE_X226Y212       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.300    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.300                                            
                         arrival time                           0.442                                            
  -------------------------------------------------------------------
                         slack                                  0.142                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.076ns (15.199%)  route 0.424ns (84.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 8.484 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y87        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X230Y229       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X230Y229       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.638 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.424     1.062    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X227Y228       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y87        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.484     8.484    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y228       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.002     8.485                                            
                         clock uncertainty           -0.046     8.439                                            
    SLICE_X227Y228       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.373    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.373                                            
                         arrival time                          -1.062                                            
  -------------------------------------------------------------------
                         slack                                  7.311                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.659%)  route 0.146ns (79.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.367ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y87        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.313     0.313    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X230Y229       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X230Y229       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.351 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.146     0.496    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X227Y229       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y87        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y3 (CLOCK_ROOT)    net (fo=31, routed)          0.367     0.367    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y229       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.001     0.366                                            
    SLICE_X227Y229       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.346    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.346                                            
                         arrival time                           0.496                                            
  -------------------------------------------------------------------
                         slack                                  0.150                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.079ns (14.105%)  route 0.481ns (85.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 9.205 - 8.000 ) 
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.380ns (routing 0.536ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.479ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y9         BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.380     1.380    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X224Y104       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y104       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.459 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.481     1.940    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X223Y104       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y9         BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.205     9.205    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X223Y104       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.093     9.298                                            
                         clock uncertainty           -0.046     9.252                                            
    SLICE_X223Y104       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.186    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.186                                            
                         arrival time                          -1.940                                            
  -------------------------------------------------------------------
                         slack                                  7.246                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.807%)  route 0.168ns (81.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.772ns (routing 0.303ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.344ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y9         BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.772     0.772    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X224Y104       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y104       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.811 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.168     0.979    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X223Y105       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y9         BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.886     0.886    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X223Y105       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.064     0.822                                            
    SLICE_X223Y105       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.802    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.802                                            
                         arrival time                           0.979                                            
  -------------------------------------------------------------------
                         slack                                  0.177                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.296ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.079ns (15.391%)  route 0.434ns (84.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 9.077 - 8.000 ) 
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.402ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.364ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.228     1.228    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X226Y112       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y112       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.307 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.434     1.742    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X224Y115       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y23        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.077     9.077    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y115       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.073     9.150                                            
                         clock uncertainty           -0.046     9.104                                            
    SLICE_X224Y115       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.038    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.038                                            
                         arrival time                          -1.742                                            
  -------------------------------------------------------------------
                         slack                                  7.296                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.086%)  route 0.130ns (76.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Net Delay (Source):      0.680ns (routing 0.223ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.250ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.680     0.680    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X226Y112       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X226Y112       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.719 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.130     0.848    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X224Y114       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y23        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.783     0.783    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X224Y114       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.050     0.733                                            
    SLICE_X224Y114       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.713    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.713                                            
                         arrival time                           0.848                                            
  -------------------------------------------------------------------
                         slack                                  0.135                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.076ns (15.940%)  route 0.401ns (84.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 9.093 - 8.000 ) 
    Source Clock Delay      (SCD):    1.239ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.426ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.387ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.239     1.239    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X227Y106       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X227Y106       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.315 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.401     1.716    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X225Y109       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y15        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          1.093     9.093    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X225Y109       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.074     9.168                                            
                         clock uncertainty           -0.046     9.121                                            
    SLICE_X225Y109       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.055    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.055                                            
                         arrival time                          -1.716                                            
  -------------------------------------------------------------------
                         slack                                  7.339                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.038ns (21.680%)  route 0.137ns (78.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.794ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Net Delay (Source):      0.691ns (routing 0.237ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.794ns (routing 0.263ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.691     0.691    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X227Y106       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X227Y106       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.729 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.137     0.866    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X225Y107       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y15        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.794     0.794    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X225Y107       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.049     0.745                                            
    SLICE_X225Y107       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.725    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.725                                            
                         arrival time                           0.866                                            
  -------------------------------------------------------------------
                         slack                                  0.141                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.079ns (20.605%)  route 0.304ns (79.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 8.475 - 8.000 ) 
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.564ns (routing 0.002ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y26        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.564     0.564    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X228Y107       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y107       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.643 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.304     0.947    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X228Y104       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y26        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.475     8.475    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y104       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.049     8.523                                            
                         clock uncertainty           -0.046     8.477                                            
    SLICE_X228Y104       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.411    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.411                                            
                         arrival time                          -0.947                                            
  -------------------------------------------------------------------
                         slack                                  7.464                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.278%)  route 0.099ns (71.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y26        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X228Y107       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y107       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.357 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.099     0.455    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X228Y106       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y26        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.358     0.358    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y106       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.030     0.328                                            
    SLICE_X228Y106       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.308    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.308                                            
                         arrival time                           0.455                                            
  -------------------------------------------------------------------
                         slack                                  0.147                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.076ns (15.941%)  route 0.401ns (84.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y32        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X225Y115       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X225Y115       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.646 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.401     1.047    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X227Y117       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y32        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y117       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.005     8.492                                            
                         clock uncertainty           -0.046     8.445                                            
    SLICE_X227Y117       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.379    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.379                                            
                         arrival time                          -1.047                                            
  -------------------------------------------------------------------
                         slack                                  7.333                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.704%)  route 0.116ns (75.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y32        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X225Y115       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X225Y115       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.359 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.116     0.474    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X227Y116       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y32        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X227Y116       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.003     0.365                                            
    SLICE_X227Y116       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.345    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.345                                            
                         arrival time                           0.474                                            
  -------------------------------------------------------------------
                         slack                                  0.130                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.079ns (20.526%)  route 0.306ns (79.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 8.482 - 8.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.584ns (routing 0.002ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y31        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.584     0.584    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X231Y115       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y115       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.663 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.306     0.969    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X230Y116       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y31        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.482     8.482    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y116       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.046     8.528                                            
                         clock uncertainty           -0.046     8.481                                            
    SLICE_X230Y116       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.415    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.415                                            
                         arrival time                          -0.969                                            
  -------------------------------------------------------------------
                         slack                                  7.446                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.450%)  route 0.103ns (72.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.374ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.374ns (routing 0.001ns, distribution 0.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y31        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.324     0.324    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X231Y115       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X231Y115       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.363 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.103     0.466    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X230Y115       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y31        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y1 (CLOCK_ROOT)    net (fo=31, routed)          0.374     0.374    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y115       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.035     0.339                                            
    SLICE_X230Y115       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.319    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.319                                            
                         arrival time                           0.466                                            
  -------------------------------------------------------------------
                         slack                                  0.147                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.272ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.076ns (14.492%)  route 0.448ns (85.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 9.226 - 8.000 ) 
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.411ns (routing 0.543ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.485ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y34        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.411     1.411    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X229Y125       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y125       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.487 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.448     1.935    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X228Y128       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y34        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          1.226     9.226    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y128       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.094     9.320                                            
                         clock uncertainty           -0.046     9.273                                            
    SLICE_X228Y128       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.207    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.207                                            
                         arrival time                          -1.935                                            
  -------------------------------------------------------------------
                         slack                                  7.272                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.452%)  route 0.131ns (77.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.786ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.786ns (routing 0.306ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.347ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y34        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.786     0.786    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X229Y125       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X229Y125       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.824 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.131     0.955    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X228Y127       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y34        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.899     0.899    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X228Y127       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.064     0.835                                            
    SLICE_X228Y127       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.815    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.815                                            
                         arrival time                           0.955                                            
  -------------------------------------------------------------------
                         slack                                  0.139                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.079ns (14.042%)  route 0.484ns (85.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 8.476 - 8.000 ) 
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y60        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.566     0.566    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X228Y136       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y136       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.645 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.484     1.129    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X230Y139       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y60        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.476     8.476    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y139       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.004     8.479                                            
                         clock uncertainty           -0.046     8.433                                            
    SLICE_X230Y139       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.367    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.367                                            
                         arrival time                          -1.129                                            
  -------------------------------------------------------------------
                         slack                                  7.238                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.039ns (17.096%)  route 0.189ns (82.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y60        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X228Y136       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y136       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.358 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.189     0.547    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X230Y140       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y60        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.358     0.358    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X230Y140       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.001     0.357                                            
    SLICE_X230Y140       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.337    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.337                                            
                         arrival time                           0.547                                            
  -------------------------------------------------------------------
                         slack                                  0.210                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.325ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.079ns (16.170%)  route 0.410ns (83.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 8.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y63        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.552     0.552    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X228Y156       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y156       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.631 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.410     1.041    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X229Y159       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                                      
    BUFG_GT_X1Y63        BUFG_GT                      0.000     8.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.477     8.477    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y159       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.002     8.478                                            
                         clock uncertainty           -0.046     8.432                                            
    SLICE_X229Y159       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.366    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.366                                            
                         arrival time                          -1.041                                            
  -------------------------------------------------------------------
                         slack                                  7.325                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.039ns (19.989%)  route 0.156ns (80.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y63        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.311     0.311    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X228Y156       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X228Y156       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.350 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.156     0.506    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X229Y158       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                                      
    BUFG_GT_X1Y63        BUFG_GT                      0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X7Y2 (CLOCK_ROOT)    net (fo=31, routed)          0.362     0.362    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X229Y158       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.002     0.360                                            
    SLICE_X229Y158       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.340    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_10_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.340                                            
                         arrival time                           0.506                                            
  -------------------------------------------------------------------
                         slack                                  0.166                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       79.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.228ns  (required time - arrival time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.364ns  (logic 0.078ns (21.428%)  route 0.286ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.259ns = ( 169.259 - 160.000 ) 
    Source Clock Delay      (SCD):    10.353ns = ( 90.353 - 80.000 ) 
    Clock Pessimism Removal (CPR):    1.025ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.661ns (routing 0.859ns, distribution 0.802ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.786ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085    80.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    80.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.697    82.912    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033    82.945 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.279    83.224    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    83.252 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    3.532    86.784    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    86.862 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.802    88.664    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    88.692 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.661    90.353    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X187Y465       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y465       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    90.431 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=53, estimated)       0.286    90.717    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X188Y464       FDPE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000   160.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078   160.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114   160.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      2.437   162.629    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430   163.059 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.239   163.298    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   163.322 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    3.149   166.471    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058   166.529 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.271   167.800    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   167.824 r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.435   169.259    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X188Y464       FDPE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              1.025   170.284                                            
                         clock uncertainty           -0.273   170.011                                            
    SLICE_X188Y464       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066   169.945    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                        169.945                                            
                         arrival time                         -90.717                                            
  -------------------------------------------------------------------
                         slack                                 79.228                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
                            (removal check against rising-edge clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.851%)  route 0.109ns (74.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 86.311 - 80.000 ) 
    Source Clock Delay      (SCD):    5.626ns = ( 85.626 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Net Delay (Source):      0.894ns (routing 0.465ns, distribution 0.429ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.514ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052    80.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    80.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.475    81.600    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050    81.650 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.164    81.814    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    81.831 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    1.920    83.751    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    83.790 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        0.925    84.715    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    84.732 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      0.894    85.626    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X187Y465       FDRE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X187Y465       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    85.664 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=53, estimated)       0.109    85.773    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/RESET
    SLICE_X187Y465       FDCE                                         f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000    80.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057    80.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y92        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082    80.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
                         net (fo=112886, routed)      1.643    81.782    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_in1
    PLL_X0Y3             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130    81.652 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.188    81.840    static                              level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clk_out2_bd_39ab_clkwiz_level0_periph_0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    81.859 r  static         pblock_blp           level0_i/blp/blp_i/ss_hif/inst/clkwiz_level0_periph/inst/clkout2_buf/O
                         net (fo=24488, estimated)    2.146    84.005    boundary                            level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[0->1]   
    SLICE_X186Y473       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051    84.056 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, estimated)        1.226    85.282    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/tap_tck
    BUFGCE_X0Y169        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    85.301 f  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X6Y7 (CLOCK_ROOT)    net (fo=195, estimated)      1.010    86.311    reconfigurable                      level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X187Y465       FDCE                                         r  reconfigurable pblock_dynamic_region
                                                                                                             level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism             -0.677    85.634                                            
    SLICE_X187Y465       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020    85.614    reconfigurable   pblock_dynamic_region
                                                                                                                 level0_i/ulp/ulp_cmp/inst/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        -85.614                                            
                         arrival time                          85.773                                            
  -------------------------------------------------------------------
                         slack                                  0.159                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GTYE4_CHANNEL_TXOUTCLK[3]_7
  To Clock:  pipe_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff1_reg/PRE
                            (recovery check against rising-edge clock pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk_1 rise@4.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.893ns (29.446%)  route 2.140ns (70.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 6.330 - 4.000 ) 
    Source Clock Delay      (SCD):    2.555ns = ( 4.555 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.340ns (routing 0.994ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.870ns, distribution 1.268ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        2.340     2.555    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLK_CFGHOTRESETOUT)
                                                      0.840     3.395 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CFGHOTRESETOUT
                         net (fo=4, routed)           1.591     4.986    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X220Y107       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     5.039 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=6, routed)           0.549     5.588    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst_n_1101
    SLICE_X223Y113       FDPE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.138     6.330    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_clk
    SLICE_X223Y113       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff1_reg/C
                         clock pessimism              0.001     6.331                                            
                         clock uncertainty           -0.046     6.284                                            
    SLICE_X223Y113       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     6.218    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/as_mac_in_detect_ff1_reg
  -------------------------------------------------------------------
                         required time                          6.218                                            
                         arrival time                          -5.588                                            
  -------------------------------------------------------------------
                         slack                                  0.631                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.231ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE4CE4 clocked by GTYE4_CHANNEL_TXOUTCLK[3]_7  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_tx_rate_ff_reg[0]/CLR
                            (removal check against rising-edge clock pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk_1 rise@0.000ns - GTYE4_CHANNEL_TXOUTCLK[3]_7 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.467ns (32.544%)  route 0.968ns (67.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.281ns (routing 0.548ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.598ns, distribution 0.894ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock GTYE4_CHANNEL_TXOUTCLK[3]_7 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y86        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=6114, routed)        1.281     1.406    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE4CE4_X1Y0        PCIE4CE4                                     r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------------------------------------------
    PCIE4CE4_X1Y0        PCIE4CE4 (Prop_PCIE4CE4_CORECLK_CFGHOTRESETOUT)
                                                      0.444     1.850 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/pcie_4_c_e4_inst/CFGHOTRESETOUT
                         net (fo=4, routed)           0.816     2.666    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/cfg_hot_reset_out
    SLICE_X220Y107       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     2.689 f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst/as_mac_in_detect_user_i_2/O
                         net (fo=6, routed)           0.152     2.841    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_pcie_4_0_pipe_inst_n_1101
    SLICE_X219Y110       FDCE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_tx_rate_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        1.492     1.631    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_clk
    SLICE_X219Y110       FDCE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_tx_rate_ff_reg[0]/C
                         clock pessimism             -0.001     1.630                                            
    SLICE_X219Y110       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.610    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/pipe_tx_rate_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610                                            
                         arrival time                           2.841                                            
  -------------------------------------------------------------------
                         slack                                  1.231                                            





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pipe_clk_1
  To Clock:  pipe_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (recovery check against rising-edge clock pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk_1 rise@4.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.081ns (4.115%)  route 1.887ns (95.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 6.311 - 4.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.398ns (routing 0.963ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.119ns (routing 0.870ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.085     0.085    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.398     2.613    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X224Y125       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X224Y125       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.694 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2/Q
                         net (fo=512, routed)         1.887     4.582    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/rst_psrst_n_r_rep_reg_rep__2_n_0_alias
    SLICE_X226Y158       FDPE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      4.000     4.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     4.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.078     4.078    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        2.119     6.311    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK
    SLICE_X226Y158       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.200     6.511                                            
                         clock uncertainty           -0.046     6.465                                            
    SLICE_X226Y158       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     6.399    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          6.399                                            
                         arrival time                          -4.582                                            
  -------------------------------------------------------------------
                         slack                                  1.817                                            





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[8].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (removal check against rising-edge clock pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk_1 rise@0.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.041ns (16.250%)  route 0.211ns (83.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      1.316ns (routing 0.530ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.598ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    -------------------------------------------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.052     0.052    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        1.316     1.441    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X223Y111       FDRE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/C
  -------------------------------------------------------------------    -------------------------------------------------------
    SLICE_X223Y111       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.482 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1/Q
                         net (fo=420, routed)         0.211     1.693    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[8].phy_rxelecidle_chain/rst_psrst_n_r_rep_reg_rep__1_n_0_alias
    SLICE_X225Y109       FDPE                                         f  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[8].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------------------------------------------

                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r                                      
    GTYE4_CHANNEL_X1Y15  GTYE4_CHANNEL                0.000     0.000 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/bd_39ab_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.bd_39ab_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=7, routed)           0.057     0.057    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/DBG_TXOUTCLK[0]
    BUFG_GT_X1Y93        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X7Y0 (CLOCK_ROOT)    net (fo=5067, routed)        1.463     1.602    static                              level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[8].phy_rxelecidle_chain/CLK
    SLICE_X225Y109       FDPE                                         r  static         pblock_blp/pblock_blp_slr0
                                                                                                             level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[8].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.129     1.473                                            
    SLICE_X225Y109       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.453    static           pblock_blp/pblock_blp_slr0
                                                                                                                 level0_i/blp/blp_i/ss_hif/inst/pcie/inst/bd_39ab_pcie_0_gt_top_i/phy_pipeline/per_lane_ff_chain[8].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.453                                            
                         arrival time                           1.693                                            
  -------------------------------------------------------------------
                         slack                                  0.240                                            





