// Seed: 1716553963
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_2 = {1, 1};
  wor id_4;
  assign id_4 = 1'b0;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  supply1 id_3;
  assign id_3 = 1'b0;
endmodule
