Oh no...

Cycle: 33
MARS instruction number: 17	Instruction: lw $4,24($30)
Expected:	Register Write to Reg: 0x04 Val: 0x00000000
Got     :	Memory Write to Addr: 0x10010FF4 Val: 0x00000000
Wrote to incorrect structure

Cycle: 37
MARS instruction number: 18	Instruction: lui $1,64
Expected:	Register Write to Reg: 0x01 Val: 0x00400000
Got     :	Register Write to Reg: 0x02 Val: 0x00000000
Incorrect write

Cycle: 40
MARS instruction number: 19	Instruction: ori $31,$1,68
Expected:	Register Write to Reg: 0x1F Val: 0x00400044
Got     :	Register Write to Reg: 0x02 Val: 0x00000001
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


