$date
	Sun Nov 30 14:12:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 8 ! led [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_pin $end
$scope module dut $end
$var wire 1 $ btn $end
$var wire 1 " clk $end
$var wire 32 % instruction0 [31:0] $end
$var wire 32 & instruction1 [31:0] $end
$var wire 1 # rst_pin $end
$var wire 5 ' reg4 [4:0] $end
$var wire 5 ( reg3 [4:0] $end
$var wire 5 ) reg2 [4:0] $end
$var wire 5 * reg1 [4:0] $end
$var wire 32 + read_data2_dp2 [31:0] $end
$var wire 32 , read_data2_dp1 [31:0] $end
$var wire 32 - read_data1_dp2 [31:0] $end
$var wire 32 . read_data1_dp1 [31:0] $end
$var wire 7 / opcode_2 [6:0] $end
$var wire 7 0 opcode_1 [6:0] $end
$var wire 1 1 nothing_filled $end
$var wire 1 2 n_rst $end
$var wire 8 3 led [7:0] $end
$var wire 32 4 imm2 [31:0] $end
$var wire 32 5 imm1 [31:0] $end
$var wire 1 6 hz1_clk $end
$var wire 1 7 freeze2 $end
$var wire 1 8 freeze1 $end
$var wire 1 9 dependency_on_ins2 $end
$var wire 1 : datapath_2_enable $end
$var wire 1 ; datapath_1_enable $end
$var wire 5 < RegD2 [4:0] $end
$var wire 5 = RegD1 [4:0] $end
$var wire 1 > J39_e11 $end
$var wire 1 ? J39_d15 $end
$var wire 1 @ J39_d12 $end
$var wire 1 A J39_d11 $end
$var wire 1 B J39_c15 $end
$var wire 1 C J39_b20 $end
$var wire 1 D J39_b15 $end
$var wire 1 E J39_b13 $end
$var wire 1 F J39_b12 $end
$var wire 1 G ALU_src2 $end
$var wire 1 H ALU_src1 $end
$var wire 32 I ALU_result2 [31:0] $end
$var wire 32 J ALU_result1 [31:0] $end
$var reg 1 K J39_a14 $end
$var reg 1 L J39_a9 $end
$var reg 1 M J39_b10 $end
$var reg 1 N J39_c12 $end
$var reg 1 O J39_c13 $end
$var reg 1 P J39_d13 $end
$var reg 1 Q J39_e12 $end
$var reg 1 R J39_e13 $end
$var reg 1 S J39_e7 $end
$var reg 1 T J40_a15 $end
$var reg 1 U J40_h2 $end
$var reg 1 V J40_j3 $end
$var reg 1 W J40_j4 $end
$var reg 1 X J40_j5 $end
$var reg 1 Y J40_k5 $end
$var reg 1 Z J40_l4 $end
$var reg 1 [ J40_m4 $end
$var reg 1 \ J40_n4 $end
$var reg 1 ] J40_p5 $end
$var reg 8 ^ led_sampled [7:0] $end
$scope module alu1 $end
$var wire 1 _ ALU_control $end
$var wire 32 ` instruction [31:0] $end
$var wire 7 a opcode_out [6:0] $end
$var wire 32 b src_B [31:0] $end
$var wire 32 c sub_result [31:0] $end
$var wire 32 d src_A [31:0] $end
$var wire 7 e opcode [6:0] $end
$var wire 7 f funct7 [6:0] $end
$var wire 3 g funct3 [2:0] $end
$var reg 32 h ALU_result [31:0] $end
$scope module subtractor $end
$var wire 32 i B [31:0] $end
$var wire 1 j Cin $end
$var wire 32 k S [31:0] $end
$var wire 1 l Cout $end
$var wire 31 m C [30:0] $end
$var wire 32 n A [31:0] $end
$scope module fa0 $end
$var wire 1 o A $end
$var wire 1 p B $end
$var wire 1 j Cin $end
$var wire 1 q Cout $end
$var wire 1 r S $end
$upscope $end
$scope module fa1 $end
$var wire 1 s A $end
$var wire 1 t B $end
$var wire 1 u Cin $end
$var wire 1 v Cout $end
$var wire 1 w S $end
$upscope $end
$scope module fa10 $end
$var wire 1 x A $end
$var wire 1 y B $end
$var wire 1 z Cin $end
$var wire 1 { Cout $end
$var wire 1 | S $end
$upscope $end
$scope module fa11 $end
$var wire 1 } A $end
$var wire 1 ~ B $end
$var wire 1 !" Cin $end
$var wire 1 "" Cout $end
$var wire 1 #" S $end
$upscope $end
$scope module fa12 $end
$var wire 1 $" A $end
$var wire 1 %" B $end
$var wire 1 &" Cin $end
$var wire 1 '" Cout $end
$var wire 1 (" S $end
$upscope $end
$scope module fa13 $end
$var wire 1 )" A $end
$var wire 1 *" B $end
$var wire 1 +" Cin $end
$var wire 1 ," Cout $end
$var wire 1 -" S $end
$upscope $end
$scope module fa14 $end
$var wire 1 ." A $end
$var wire 1 /" B $end
$var wire 1 0" Cin $end
$var wire 1 1" Cout $end
$var wire 1 2" S $end
$upscope $end
$scope module fa15 $end
$var wire 1 3" A $end
$var wire 1 4" B $end
$var wire 1 5" Cin $end
$var wire 1 6" Cout $end
$var wire 1 7" S $end
$upscope $end
$scope module fa16 $end
$var wire 1 8" A $end
$var wire 1 9" B $end
$var wire 1 :" Cin $end
$var wire 1 ;" Cout $end
$var wire 1 <" S $end
$upscope $end
$scope module fa17 $end
$var wire 1 =" A $end
$var wire 1 >" B $end
$var wire 1 ?" Cin $end
$var wire 1 @" Cout $end
$var wire 1 A" S $end
$upscope $end
$scope module fa18 $end
$var wire 1 B" A $end
$var wire 1 C" B $end
$var wire 1 D" Cin $end
$var wire 1 E" Cout $end
$var wire 1 F" S $end
$upscope $end
$scope module fa19 $end
$var wire 1 G" A $end
$var wire 1 H" B $end
$var wire 1 I" Cin $end
$var wire 1 J" Cout $end
$var wire 1 K" S $end
$upscope $end
$scope module fa2 $end
$var wire 1 L" A $end
$var wire 1 M" B $end
$var wire 1 N" Cin $end
$var wire 1 O" Cout $end
$var wire 1 P" S $end
$upscope $end
$scope module fa20 $end
$var wire 1 Q" A $end
$var wire 1 R" B $end
$var wire 1 S" Cin $end
$var wire 1 T" Cout $end
$var wire 1 U" S $end
$upscope $end
$scope module fa21 $end
$var wire 1 V" A $end
$var wire 1 W" B $end
$var wire 1 X" Cin $end
$var wire 1 Y" Cout $end
$var wire 1 Z" S $end
$upscope $end
$scope module fa22 $end
$var wire 1 [" A $end
$var wire 1 \" B $end
$var wire 1 ]" Cin $end
$var wire 1 ^" Cout $end
$var wire 1 _" S $end
$upscope $end
$scope module fa23 $end
$var wire 1 `" A $end
$var wire 1 a" B $end
$var wire 1 b" Cin $end
$var wire 1 c" Cout $end
$var wire 1 d" S $end
$upscope $end
$scope module fa24 $end
$var wire 1 e" A $end
$var wire 1 f" B $end
$var wire 1 g" Cin $end
$var wire 1 h" Cout $end
$var wire 1 i" S $end
$upscope $end
$scope module fa25 $end
$var wire 1 j" A $end
$var wire 1 k" B $end
$var wire 1 l" Cin $end
$var wire 1 m" Cout $end
$var wire 1 n" S $end
$upscope $end
$scope module fa26 $end
$var wire 1 o" A $end
$var wire 1 p" B $end
$var wire 1 q" Cin $end
$var wire 1 r" Cout $end
$var wire 1 s" S $end
$upscope $end
$scope module fa27 $end
$var wire 1 t" A $end
$var wire 1 u" B $end
$var wire 1 v" Cin $end
$var wire 1 w" Cout $end
$var wire 1 x" S $end
$upscope $end
$scope module fa28 $end
$var wire 1 y" A $end
$var wire 1 z" B $end
$var wire 1 {" Cin $end
$var wire 1 |" Cout $end
$var wire 1 }" S $end
$upscope $end
$scope module fa29 $end
$var wire 1 ~" A $end
$var wire 1 !# B $end
$var wire 1 "# Cin $end
$var wire 1 ## Cout $end
$var wire 1 $# S $end
$upscope $end
$scope module fa3 $end
$var wire 1 %# A $end
$var wire 1 &# B $end
$var wire 1 '# Cin $end
$var wire 1 (# Cout $end
$var wire 1 )# S $end
$upscope $end
$scope module fa30 $end
$var wire 1 *# A $end
$var wire 1 +# B $end
$var wire 1 ,# Cin $end
$var wire 1 -# Cout $end
$var wire 1 .# S $end
$upscope $end
$scope module fa31 $end
$var wire 1 /# A $end
$var wire 1 0# B $end
$var wire 1 1# Cin $end
$var wire 1 l Cout $end
$var wire 1 2# S $end
$upscope $end
$scope module fa4 $end
$var wire 1 3# A $end
$var wire 1 4# B $end
$var wire 1 5# Cin $end
$var wire 1 6# Cout $end
$var wire 1 7# S $end
$upscope $end
$scope module fa5 $end
$var wire 1 8# A $end
$var wire 1 9# B $end
$var wire 1 :# Cin $end
$var wire 1 ;# Cout $end
$var wire 1 <# S $end
$upscope $end
$scope module fa6 $end
$var wire 1 =# A $end
$var wire 1 ># B $end
$var wire 1 ?# Cin $end
$var wire 1 @# Cout $end
$var wire 1 A# S $end
$upscope $end
$scope module fa7 $end
$var wire 1 B# A $end
$var wire 1 C# B $end
$var wire 1 D# Cin $end
$var wire 1 E# Cout $end
$var wire 1 F# S $end
$upscope $end
$scope module fa8 $end
$var wire 1 G# A $end
$var wire 1 H# B $end
$var wire 1 I# Cin $end
$var wire 1 J# Cout $end
$var wire 1 K# S $end
$upscope $end
$scope module fa9 $end
$var wire 1 L# A $end
$var wire 1 M# B $end
$var wire 1 N# Cin $end
$var wire 1 O# Cout $end
$var wire 1 P# S $end
$upscope $end
$upscope $end
$upscope $end
$scope module alu2 $end
$var wire 1 Q# ALU_control $end
$var wire 32 R# instruction [31:0] $end
$var wire 7 S# opcode_out [6:0] $end
$var wire 32 T# src_B [31:0] $end
$var wire 32 U# sub_result [31:0] $end
$var wire 32 V# src_A [31:0] $end
$var wire 7 W# opcode [6:0] $end
$var wire 7 X# funct7 [6:0] $end
$var wire 3 Y# funct3 [2:0] $end
$var reg 32 Z# ALU_result [31:0] $end
$scope module subtractor $end
$var wire 32 [# B [31:0] $end
$var wire 1 \# Cin $end
$var wire 32 ]# S [31:0] $end
$var wire 1 ^# Cout $end
$var wire 31 _# C [30:0] $end
$var wire 32 `# A [31:0] $end
$scope module fa0 $end
$var wire 1 a# A $end
$var wire 1 b# B $end
$var wire 1 \# Cin $end
$var wire 1 c# Cout $end
$var wire 1 d# S $end
$upscope $end
$scope module fa1 $end
$var wire 1 e# A $end
$var wire 1 f# B $end
$var wire 1 g# Cin $end
$var wire 1 h# Cout $end
$var wire 1 i# S $end
$upscope $end
$scope module fa10 $end
$var wire 1 j# A $end
$var wire 1 k# B $end
$var wire 1 l# Cin $end
$var wire 1 m# Cout $end
$var wire 1 n# S $end
$upscope $end
$scope module fa11 $end
$var wire 1 o# A $end
$var wire 1 p# B $end
$var wire 1 q# Cin $end
$var wire 1 r# Cout $end
$var wire 1 s# S $end
$upscope $end
$scope module fa12 $end
$var wire 1 t# A $end
$var wire 1 u# B $end
$var wire 1 v# Cin $end
$var wire 1 w# Cout $end
$var wire 1 x# S $end
$upscope $end
$scope module fa13 $end
$var wire 1 y# A $end
$var wire 1 z# B $end
$var wire 1 {# Cin $end
$var wire 1 |# Cout $end
$var wire 1 }# S $end
$upscope $end
$scope module fa14 $end
$var wire 1 ~# A $end
$var wire 1 !$ B $end
$var wire 1 "$ Cin $end
$var wire 1 #$ Cout $end
$var wire 1 $$ S $end
$upscope $end
$scope module fa15 $end
$var wire 1 %$ A $end
$var wire 1 &$ B $end
$var wire 1 '$ Cin $end
$var wire 1 ($ Cout $end
$var wire 1 )$ S $end
$upscope $end
$scope module fa16 $end
$var wire 1 *$ A $end
$var wire 1 +$ B $end
$var wire 1 ,$ Cin $end
$var wire 1 -$ Cout $end
$var wire 1 .$ S $end
$upscope $end
$scope module fa17 $end
$var wire 1 /$ A $end
$var wire 1 0$ B $end
$var wire 1 1$ Cin $end
$var wire 1 2$ Cout $end
$var wire 1 3$ S $end
$upscope $end
$scope module fa18 $end
$var wire 1 4$ A $end
$var wire 1 5$ B $end
$var wire 1 6$ Cin $end
$var wire 1 7$ Cout $end
$var wire 1 8$ S $end
$upscope $end
$scope module fa19 $end
$var wire 1 9$ A $end
$var wire 1 :$ B $end
$var wire 1 ;$ Cin $end
$var wire 1 <$ Cout $end
$var wire 1 =$ S $end
$upscope $end
$scope module fa2 $end
$var wire 1 >$ A $end
$var wire 1 ?$ B $end
$var wire 1 @$ Cin $end
$var wire 1 A$ Cout $end
$var wire 1 B$ S $end
$upscope $end
$scope module fa20 $end
$var wire 1 C$ A $end
$var wire 1 D$ B $end
$var wire 1 E$ Cin $end
$var wire 1 F$ Cout $end
$var wire 1 G$ S $end
$upscope $end
$scope module fa21 $end
$var wire 1 H$ A $end
$var wire 1 I$ B $end
$var wire 1 J$ Cin $end
$var wire 1 K$ Cout $end
$var wire 1 L$ S $end
$upscope $end
$scope module fa22 $end
$var wire 1 M$ A $end
$var wire 1 N$ B $end
$var wire 1 O$ Cin $end
$var wire 1 P$ Cout $end
$var wire 1 Q$ S $end
$upscope $end
$scope module fa23 $end
$var wire 1 R$ A $end
$var wire 1 S$ B $end
$var wire 1 T$ Cin $end
$var wire 1 U$ Cout $end
$var wire 1 V$ S $end
$upscope $end
$scope module fa24 $end
$var wire 1 W$ A $end
$var wire 1 X$ B $end
$var wire 1 Y$ Cin $end
$var wire 1 Z$ Cout $end
$var wire 1 [$ S $end
$upscope $end
$scope module fa25 $end
$var wire 1 \$ A $end
$var wire 1 ]$ B $end
$var wire 1 ^$ Cin $end
$var wire 1 _$ Cout $end
$var wire 1 `$ S $end
$upscope $end
$scope module fa26 $end
$var wire 1 a$ A $end
$var wire 1 b$ B $end
$var wire 1 c$ Cin $end
$var wire 1 d$ Cout $end
$var wire 1 e$ S $end
$upscope $end
$scope module fa27 $end
$var wire 1 f$ A $end
$var wire 1 g$ B $end
$var wire 1 h$ Cin $end
$var wire 1 i$ Cout $end
$var wire 1 j$ S $end
$upscope $end
$scope module fa28 $end
$var wire 1 k$ A $end
$var wire 1 l$ B $end
$var wire 1 m$ Cin $end
$var wire 1 n$ Cout $end
$var wire 1 o$ S $end
$upscope $end
$scope module fa29 $end
$var wire 1 p$ A $end
$var wire 1 q$ B $end
$var wire 1 r$ Cin $end
$var wire 1 s$ Cout $end
$var wire 1 t$ S $end
$upscope $end
$scope module fa3 $end
$var wire 1 u$ A $end
$var wire 1 v$ B $end
$var wire 1 w$ Cin $end
$var wire 1 x$ Cout $end
$var wire 1 y$ S $end
$upscope $end
$scope module fa30 $end
$var wire 1 z$ A $end
$var wire 1 {$ B $end
$var wire 1 |$ Cin $end
$var wire 1 }$ Cout $end
$var wire 1 ~$ S $end
$upscope $end
$scope module fa31 $end
$var wire 1 !% A $end
$var wire 1 "% B $end
$var wire 1 #% Cin $end
$var wire 1 ^# Cout $end
$var wire 1 $% S $end
$upscope $end
$scope module fa4 $end
$var wire 1 %% A $end
$var wire 1 &% B $end
$var wire 1 '% Cin $end
$var wire 1 (% Cout $end
$var wire 1 )% S $end
$upscope $end
$scope module fa5 $end
$var wire 1 *% A $end
$var wire 1 +% B $end
$var wire 1 ,% Cin $end
$var wire 1 -% Cout $end
$var wire 1 .% S $end
$upscope $end
$scope module fa6 $end
$var wire 1 /% A $end
$var wire 1 0% B $end
$var wire 1 1% Cin $end
$var wire 1 2% Cout $end
$var wire 1 3% S $end
$upscope $end
$scope module fa7 $end
$var wire 1 4% A $end
$var wire 1 5% B $end
$var wire 1 6% Cin $end
$var wire 1 7% Cout $end
$var wire 1 8% S $end
$upscope $end
$scope module fa8 $end
$var wire 1 9% A $end
$var wire 1 :% B $end
$var wire 1 ;% Cin $end
$var wire 1 <% Cout $end
$var wire 1 =% S $end
$upscope $end
$scope module fa9 $end
$var wire 1 >% A $end
$var wire 1 ?% B $end
$var wire 1 @% Cin $end
$var wire 1 A% Cout $end
$var wire 1 B% S $end
$upscope $end
$upscope $end
$upscope $end
$scope module cache_inst $end
$var wire 1 " clk $end
$var wire 32 C% instruction0 [31:0] $end
$var wire 32 D% instruction1 [31:0] $end
$var wire 1 2 n_rst $end
$var wire 1 7 freeze2 $end
$var wire 1 8 freeze1 $end
$var wire 1 9 dependency_on_ins2 $end
$var wire 1 E% busy $end
$var reg 32 F% PC [31:0] $end
$var reg 32 G% next_PC [31:0] $end
$var reg 1 1 nothing_filled $end
$var reg 1 H% second_half_cache_to_fill $end
$scope module wb_inst0 $end
$var wire 32 I% addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 J% req $end
$var wire 32 K% wdata [31:0] $end
$var wire 1 L% we $end
$var wire 1 2 rst_n $end
$var reg 32 M% addr_reg [31:0] $end
$var reg 1 E% busy $end
$var reg 2 N% counter [1:0] $end
$var reg 1 O% pending $end
$var reg 32 P% rdata [31:0] $end
$var reg 1 Q% valid $end
$upscope $end
$scope module wb_inst1 $end
$var wire 32 R% addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 S% req $end
$var wire 32 T% wdata [31:0] $end
$var wire 1 U% we $end
$var wire 1 2 rst_n $end
$var reg 32 V% addr_reg [31:0] $end
$var reg 1 W% busy $end
$var reg 2 X% counter [1:0] $end
$var reg 1 Y% pending $end
$var reg 32 Z% rdata [31:0] $end
$var reg 1 [% valid $end
$upscope $end
$scope module wb_inst2 $end
$var wire 32 \% addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 ]% req $end
$var wire 32 ^% wdata [31:0] $end
$var wire 1 _% we $end
$var wire 1 2 rst_n $end
$var reg 32 `% addr_reg [31:0] $end
$var reg 1 a% busy $end
$var reg 2 b% counter [1:0] $end
$var reg 1 c% pending $end
$var reg 32 d% rdata [31:0] $end
$var reg 1 e% valid $end
$upscope $end
$scope module wb_inst3 $end
$var wire 32 f% addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 g% req $end
$var wire 32 h% wdata [31:0] $end
$var wire 1 i% we $end
$var wire 1 2 rst_n $end
$var reg 32 j% addr_reg [31:0] $end
$var reg 1 k% busy $end
$var reg 2 l% counter [1:0] $end
$var reg 1 m% pending $end
$var reg 32 n% rdata [31:0] $end
$var reg 1 o% valid $end
$upscope $end
$scope module wb_inst4 $end
$var wire 32 p% addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 q% req $end
$var wire 32 r% wdata [31:0] $end
$var wire 1 s% we $end
$var wire 1 2 rst_n $end
$var reg 32 t% addr_reg [31:0] $end
$var reg 1 u% busy $end
$var reg 2 v% counter [1:0] $end
$var reg 1 w% pending $end
$var reg 32 x% rdata [31:0] $end
$var reg 1 y% valid $end
$upscope $end
$scope module wb_inst5 $end
$var wire 32 z% addr [31:0] $end
$var wire 1 " clk $end
$var wire 1 {% req $end
$var wire 32 |% wdata [31:0] $end
$var wire 1 }% we $end
$var wire 1 2 rst_n $end
$var reg 32 ~% addr_reg [31:0] $end
$var reg 1 !& busy $end
$var reg 2 "& counter [1:0] $end
$var reg 1 #& pending $end
$var reg 32 $& rdata [31:0] $end
$var reg 1 %& valid $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 && i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 '& i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 (& i [31:0] $end
$upscope $end
$upscope $end
$scope module clk_divider_1HZ $end
$var wire 1 " clk $end
$var wire 32 )& div [31:0] $end
$var wire 1 2 n_rst $end
$var reg 32 *& counter [31:0] $end
$var reg 1 6 new_clk $end
$upscope $end
$scope module goon0 $end
$var wire 8 +& alu_result [7:0] $end
$var wire 1 " clk $end
$var wire 1 ,& dp $end
$var reg 17 -& counter [16:0] $end
$var reg 2 .& digit_en [1:0] $end
$var reg 4 /& ones [3:0] $end
$var reg 7 0& seg [6:0] $end
$var reg 1 1& sel $end
$var reg 4 2& tens [3:0] $end
$var reg 8 3& value_latched [7:0] $end
$scope function nibble_to_seg $end
$upscope $end
$upscope $end
$scope module reg_file_inst $end
$var wire 1 " clk $end
$var wire 32 4& read_data1 [31:0] $end
$var wire 32 5& read_data2 [31:0] $end
$var wire 32 6& read_data3 [31:0] $end
$var wire 32 7& read_data4 [31:0] $end
$var wire 1 8& reg_write $end
$var wire 1 9& reg_write2 $end
$var wire 32 :& write_data [31:0] $end
$var wire 32 ;& write_data2 [31:0] $end
$var wire 5 <& regd2 [4:0] $end
$var wire 5 =& regd [4:0] $end
$var wire 5 >& reg4 [4:0] $end
$var wire 5 ?& reg3 [4:0] $end
$var wire 5 @& reg2 [4:0] $end
$var wire 5 A& reg1 [4:0] $end
$var wire 1 2 n_rst $end
$scope begin $ivl_for_loop3 $end
$var integer 32 B& i [31:0] $end
$upscope $end
$upscope $end
$scope module ros $end
$var wire 1 " clk $end
$var wire 1 # manual $end
$var wire 1 2 reset $end
$var reg 3 C& startup [2:0] $end
$upscope $end
$scope module sched_assist_inst $end
$var wire 1 " clk $end
$var wire 32 D& instruction0 [31:0] $end
$var wire 32 E& instruction1 [31:0] $end
$var wire 1 2 n_rst $end
$var wire 1 1 nothing_filled $end
$var wire 5 F& reg4 [4:0] $end
$var wire 5 G& reg3 [4:0] $end
$var wire 5 H& reg2 [4:0] $end
$var wire 5 I& reg1 [4:0] $end
$var wire 5 J& RegD2 [4:0] $end
$var wire 5 K& RegD1 [4:0] $end
$var wire 32 L& Imm2 [31:0] $end
$var wire 32 M& Imm1 [31:0] $end
$var wire 1 G ALUSrc2 $end
$var wire 1 H ALUSrc1 $end
$var reg 1 ; datapath_1_enable $end
$var reg 1 : datapath_2_enable $end
$var reg 1 N& dep_detected $end
$var reg 2 O& dep_timer [1:0] $end
$var reg 1 9 dependency_on_ins2 $end
$var reg 1 P& emergency_unfreeze $end
$var reg 1 8 freeze1 $end
$var reg 1 Q& freeze1_next $end
$var reg 1 7 freeze2 $end
$var reg 1 R& freeze2_next $end
$var reg 32 S& ins0 [31:0] $end
$var reg 32 T& ins1 [31:0] $end
$var reg 6 U& watchdog_cnt [5:0] $end
$scope module cu1 $end
$var wire 7 V& i [6:0] $end
$var wire 32 W& instruction [31:0] $end
$var wire 7 X& l [6:0] $end
$var wire 7 Y& r [6:0] $end
$var wire 7 Z& s [6:0] $end
$var wire 7 [& opcode [6:0] $end
$var wire 5 \& RegD [4:0] $end
$var wire 5 ]& Reg2 [4:0] $end
$var wire 5 ^& Reg1 [4:0] $end
$var reg 1 H ALUSrc $end
$var reg 32 _& Imm [31:0] $end
$upscope $end
$scope module cu2 $end
$var wire 7 `& i [6:0] $end
$var wire 32 a& instruction [31:0] $end
$var wire 7 b& l [6:0] $end
$var wire 7 c& r [6:0] $end
$var wire 7 d& s [6:0] $end
$var wire 7 e& opcode [6:0] $end
$var wire 5 f& RegD [4:0] $end
$var wire 5 g& Reg2 [4:0] $end
$var wire 5 h& Reg1 [4:0] $end
$var reg 1 G ALUSrc $end
$var reg 32 i& Imm [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop4 $end
$var integer 32 j& i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop5 $end
$var integer 32 k& i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 k&
b0 j&
b0 i&
bx h&
bx g&
bx f&
bx e&
b100011 d&
b110011 c&
b11 b&
bx a&
b10011 `&
b0 _&
bx ^&
bx ]&
bx \&
bx [&
b100011 Z&
b110011 Y&
b11 X&
bx W&
b10011 V&
bx U&
bx T&
bx S&
0R&
0Q&
xP&
bx O&
0N&
b0 M&
b0 L&
bx K&
bx J&
bx I&
bx H&
bx G&
bx F&
bx E&
bx D&
b100 C&
b0 B&
bx A&
bx @&
bx ?&
bx >&
bx =&
bx <&
bx ;&
bx :&
19&
18&
bx 7&
bx 6&
bx 5&
bx 4&
bx 3&
bx 2&
01&
b0 0&
bx /&
b10 .&
b0 -&
1,&
bx +&
bx *&
b1 )&
b0 (&
b0 '&
b0 &&
x%&
bx $&
x#&
bx "&
x!&
bx ~%
0}%
b0 |%
1{%
bx z%
xy%
bx x%
xw%
bx v%
xu%
bx t%
0s%
b0 r%
1q%
bx p%
xo%
bx n%
xm%
bx l%
xk%
bx j%
0i%
b0 h%
1g%
bx f%
xe%
bx d%
xc%
bx b%
xa%
bx `%
0_%
b0 ^%
1]%
bx \%
x[%
bx Z%
xY%
bx X%
xW%
bx V%
0U%
b0 T%
1S%
bx R%
xQ%
bx P%
xO%
bx N%
bx M%
0L%
b0 K%
1J%
bx I%
0H%
bx G%
bx F%
xE%
bx D%
bx C%
xB%
xA%
x@%
x?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
bx `#
bx _#
x^#
bx ]#
1\#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
bx T#
bx S#
bx R#
0Q#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
bx n
bx m
xl
bx k
1j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
0_
bx ^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
bx J
bx I
xH
xG
0F
0E
1D
0C
0B
0A
0@
0?
0>
bx =
bx <
1;
1:
09
08
07
x6
b0 5
b0 4
bxzzzzzzz 3
12
x1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
z$
0#
0"
bxzzzzzzz !
$end
#1000
0Q%
0[%
0e%
0o%
0y%
0%&
b0 O&
0P&
b0 U&
b101 C&
b1 -&
b110 (&
b1100 k&
b100000 j&
1"
#2000
0"
#3000
b110 C&
b10 -&
b110 (&
b1100 k&
b100000 j&
1"
#4000
0"
#5000
b111 C&
b11 -&
b110 (&
b1100 k&
b100000 j&
1"
#6000
0"
#7000
1^#
1l
0$%
02#
1#%
11#
1}$
1-#
0~$
0.#
1|$
1,#
1s$
1##
0t$
0$#
1r$
1"#
1n$
1|"
0o$
0}"
1m$
1{"
1i$
1w"
0j$
0x"
1h$
1v"
1d$
1r"
0e$
0s"
1c$
1q"
1_$
1m"
0`$
0n"
1^$
1l"
1Z$
1h"
0[$
0i"
1Y$
1g"
1U$
1c"
0V$
0d"
1T$
1b"
1P$
1^"
0Q$
0_"
1O$
1]"
1K$
1Y"
0L$
0Z"
1J$
1X"
1F$
1T"
0G$
0U"
1E$
1S"
1<$
1J"
0=$
0K"
1;$
1I"
17$
1E"
08$
0F"
16$
1D"
12$
1@"
03$
0A"
11$
1?"
1-$
1;"
0.$
0<"
1,$
1:"
1($
16"
0)$
07"
1'$
15"
1#$
11"
0$$
02"
1"$
10"
1|#
1,"
0}#
0-"
1{#
1+"
1w#
1'"
0x#
0("
1v#
1&"
1r#
1""
0s#
0#"
1q#
1!"
1m#
1{
0n#
0|
1l#
1z
1A%
1O#
0B%
0P#
1@%
1N#
1<%
1J#
0=%
0K#
1;%
1I#
17%
1E#
08%
0F#
16%
1D#
12%
1@#
03%
0A#
11%
1?#
1-%
1;#
0.%
0<#
1,%
1:#
1(%
16#
0)%
07#
1'%
15#
1x$
1(#
0y$
0)#
1w$
1'#
1A$
1O"
0B$
0P"
1@$
1N"
1h#
1v
0i#
0w
1g#
b0 U#
b0 ]#
0d#
1u
b0 c
b0 k
0r
b1111111111111111111111111111111 _#
1c#
b1111111111111111111111111111111 m
1q
1b#
1f#
1?$
1v$
1&%
1+%
10%
15%
1:%
1?%
1k#
1p#
1u#
1z#
1!$
1&$
1+$
10$
15$
1:$
1D$
1I$
1N$
1S$
1X$
1]$
1b$
1g$
1l$
1q$
1{$
1"%
1p
1t
1M"
1&#
14#
19#
1>#
1C#
1H#
1M#
1y
1~
1%"
1*"
1/"
14"
19"
1>"
1C"
1H"
1R"
1W"
1\"
1a"
1f"
1k"
1p"
1u"
1z"
1!#
1+#
10#
09&
b11111111111111111111111111111111 [#
b11111111111111111111111111111111 i
17
08&
18
0!%
0z$
0p$
0k$
0f$
0a$
0\$
0W$
0R$
0M$
0H$
0C$
09$
04$
0/$
0*$
0%$
0~#
0y#
0t#
0o#
0j#
0>%
09%
04%
0/%
0*%
0%%
0u$
0>$
0e#
0a#
b0 T#
0/#
0*#
0~"
0y"
0t"
0o"
0j"
0e"
0`"
0["
0V"
0Q"
0G"
0B"
0="
08"
03"
0."
0)"
0$"
0}
0x
0L#
0G#
0B#
0=#
08#
03#
0%#
0L"
0s
0o
b0 b
b0 I
b0 Z#
b0 ;&
b0 Y#
b0 X#
b0 /
b0 S#
b0 W#
1R&
1Q&
b0 J
b0 h
b0 :&
b0 g
b0 f
b0 0
b0 a
b0 e
0:
0;
0G
b0 e&
b0 <
b0 <&
b0 J&
b0 f&
b0 -
b0 V#
b0 `#
b0 6&
b0 (
b0 ?&
b0 G&
b0 h&
b0 +
b0 7&
b0 '
b0 >&
b0 F&
b0 g&
11
0H
b0 [&
b0 =
b0 =&
b0 K&
b0 \&
b0 .
b0 d
b0 n
b0 4&
b0 *
b0 A&
b0 I&
b0 ^&
b0 ,
b0 5&
b0 )
b0 @&
b0 H&
b0 ]&
b0 ^
b0 +&
b0 &
b0 R#
b0 D%
b0 E&
b0 %
b0 `
b0 C%
b0 D&
b0zzzzzzz !
b0zzzzzzz 3
06
b0 *&
b0 P%
0E%
0O%
b0 N%
b0 Z%
0W%
0Y%
b0 X%
b0 d%
0a%
0c%
b0 b%
b0 n%
0k%
0m%
b0 l%
b0 x%
0u%
0w%
b0 v%
b0 $&
0!&
0#&
b0 "&
b0 T&
b0 a&
b0 S&
b0 W&
b0 G%
b1100 '&
b110 &&
b100000 B&
02
b0 C&
b100 -&
b110 (&
b1100 k&
b100000 j&
1"
#8000
0"
#9000
b101 -&
b100 R%
b1000 \%
b1100 f%
b10000 p%
b10100 z%
b0 F%
b0 I%
b1100 '&
b110 &&
b100000 B&
b1100 k&
b100000 j&
1"
#10000
0"
#11000
b110 -&
b1100 '&
b110 &&
b100000 B&
b1100 k&
b100000 j&
1"
#12000
0"
#13000
b111 -&
b1100 '&
b110 &&
b100000 B&
b1100 k&
b100000 j&
1"
#14000
0"
#15000
b1000 -&
b1100 '&
b110 &&
b100000 B&
b1100 k&
b100000 j&
1"
#16000
0"
#17000
b1001 -&
b1100 '&
b110 &&
b100000 B&
b1100 k&
b100000 j&
1"
#18000
0"
#19000
b1010 -&
b1100 '&
b110 &&
b100000 B&
b1100 k&
b100000 j&
1"
#20000
b100 C&
12
0"
1#
#21000
b10100 ~%
b10 "&
1!&
1#&
b10000 t%
b10 v%
1u%
1w%
b1100 j%
b10 l%
1k%
1m%
b1000 `%
b10 b%
1a%
1c%
b100 V%
b10 X%
1W%
1Y%
b0 M%
b10 N%
1E%
1O%
b1zzzzzzz !
b1zzzzzzz 3
16
b1011 -&
b110 (&
b1100 k&
b100000 j&
1"
#22000
0"
#23000
b0zzzzzzz !
b0zzzzzzz 3
06
b1 N%
b1 X%
b1 b%
b1 l%
b1 v%
b1 "&
b1100 -&
b110 (&
b1100 k&
b100000 j&
1"
#24000
0"
#25000
b0 "&
b0 v%
b0 l%
b0 b%
b0 X%
b0 N%
b1zzzzzzz !
b1zzzzzzz 3
16
b1101 -&
b110 (&
b1100 k&
b100000 j&
1"
#26000
0"
#27000
b0zzzzzzz !
b0zzzzzzz 3
06
1Q%
b100001000000010010011 P%
0E%
0O%
1[%
b100001000000010010011 Z%
0W%
0Y%
1e%
b100001000000010010011 d%
0a%
0c%
1o%
b100001000000010010011 n%
0k%
0m%
1y%
b100001000000010010011 x%
0u%
0w%
1%&
b100001000000010010011 $&
0!&
0#&
b1110 -&
b110 (&
b1100 k&
b100000 j&
1"
#28000
0"
#29000
19&
b110 G%
07
18&
08
b10011 /
b10011 S#
b10011 W#
0R&
0Q&
b10011 0
b10011 a
b10011 e
01
1:
1;
b100001000000010010011 &
b100001000000010010011 R#
b100001000000010010011 D%
b100001000000010010011 E&
b100001000000010010011 %
b100001000000010010011 `
b100001000000010010011 C%
b100001000000010010011 D&
b10 "&
1!&
1#&
0%&
b10 v%
1u%
1w%
0y%
b10 l%
1k%
1m%
0o%
b10 b%
1a%
1c%
0e%
b10 X%
1W%
1Y%
0[%
b10 N%
1E%
1O%
0Q%
b1zzzzzzz !
b1zzzzzzz 3
16
b1111 -&
b110 (&
b1100 k&
b100000 j&
1"
#30000
0"
#31000
0^#
0l
1$%
12#
0#%
01#
0}$
0-#
1~$
1.#
0|$
0,#
0s$
0##
1t$
1$#
0r$
0"#
0n$
0|"
1o$
1}"
0m$
0{"
0i$
0w"
1j$
1x"
0h$
0v"
0d$
0r"
1e$
1s"
0c$
0q"
0_$
0m"
1`$
1n"
0^$
0l"
0Z$
0h"
1[$
1i"
0Y$
0g"
0U$
0c"
1V$
1d"
0T$
0b"
0P$
0^"
1Q$
1_"
0O$
0]"
0K$
0Y"
1L$
1Z"
0J$
0X"
0F$
0T"
1G$
1U"
0E$
0S"
0<$
0J"
1=$
1K"
0;$
0I"
07$
0E"
18$
1F"
06$
0D"
02$
0@"
13$
1A"
01$
0?"
0-$
0;"
1.$
1<"
0,$
0:"
0($
06"
1)$
17"
0'$
05"
0#$
01"
1$$
12"
0"$
00"
0|#
0,"
1}#
1-"
0{#
0+"
0w#
0'"
1x#
1("
0v#
0&"
0r#
0""
1s#
1#"
0q#
0!"
0m#
0{
1n#
1|
0l#
0z
0A%
0O#
1B%
1P#
0@%
0N#
0<%
0J#
1=%
1K#
0;%
0I#
07%
0E#
18%
1F#
06%
0D#
02%
0@#
13%
1A#
01%
0?#
0-%
0;#
1.%
1<#
0,%
0:#
0(%
06#
1)%
17#
0'%
05#
0x$
0(#
1y$
1)#
0w$
0'#
0A$
0O"
1B$
1P"
0@$
0N"
0h#
0v
1i#
1w
0g#
0u
b0 _#
0c#
b11111111111111111111111111111111 U#
b11111111111111111111111111111111 ]#
1d#
b0 m
0q
b11111111111111111111111111111111 c
b11111111111111111111111111111111 k
1r
0b#
0p
09&
b11111111111111111111111111111110 [#
b1 I
b1 Z#
b1 ;&
b11111111111111111111111111111110 i
b1 J
b1 h
b1 :&
17
08&
18
b1 T#
b1 b
0:
19
1N&
b1 4
b1 L&
b1 i&
1G
b10011 e&
b1 <
b1 <&
b1 J&
b1 f&
b1 (
b1 ?&
b1 G&
b1 h&
b1 '
b1 >&
b1 F&
b1 g&
b1 5
b1 M&
b1 _&
1H
b10011 [&
b1 =
b1 =&
b1 K&
b1 \&
b1 *
b1 A&
b1 I&
b1 ^&
b1 )
b1 @&
b1 H&
b1 ]&
b110 G%
b0zzzzzzz !
b0zzzzzzz 3
06
b1 N%
b1 X%
b1 b%
b1 l%
b1 v%
b1 "&
b100001000000010010011 T&
b100001000000010010011 a&
b100001000000010010011 S&
b100001000000010010011 W&
b1010 R%
b1110 \%
b10010 f%
b10110 p%
b11010 z%
b110 F%
b110 I%
b10000 -&
b110 (&
b1100 k&
b100000 j&
1"
#32000
0"
#33000
