# data_converter
This project deals with taking input as a [63:0] data input and receiving it as a segregated [7:0] data packet on each clock cycle.
