Assembler report for sram_test
Wed Sep 16 21:18:56 2015
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/RAM/SRAM/sram_test/output_files/sram_test.sof
  6. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Sep 16 21:18:56 2015 ;
; Revision Name         ; sram_test                             ;
; Top-level Entity Name ; sram_test                             ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE115F29C7                         ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; On       ; Off           ;
; Maximum processors allowed for parallel compilation                         ; 8        ;               ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Use configuration device                                                    ; Off      ; Off           ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+
; C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/RAM/SRAM/sram_test/output_files/sram_test.sof ;
+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/johnj/Documents/Development/FPGA/FPGA-Projects/Projects/RAM/SRAM/sram_test/output_files/sram_test.sof ;
+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                 ;
+----------------+-------------------------------------------------------------------------------------------------------------------------+
; Device         ; EP4CE115F29C7                                                                                                           ;
; JTAG usercode  ; 0x00577CD0                                                                                                              ;
; Checksum       ; 0x00577CD0                                                                                                              ;
+----------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
    Info: Processing started: Wed Sep 16 21:18:51 2015
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off sram_test -c sram_test
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Wed Sep 16 21:18:56 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


