

================================================================
== Vivado HLS Report for 'dut_cnn_xcel'
================================================================
* Date:           Fri Nov  3 17:32:40 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  108143|  108143|  108143|  108143|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_dut_perform_conv_fu_221    |dut_perform_conv    |   7629|   7629|   7629|   7629|   none  |
        |grp_dut_perform_conv_1_fu_246  |dut_perform_conv_1  |  95276|  95276|  95276|  95276|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49|    49|         1|          -|          -|    49|    no    |
        |- Loop 2  |  5184|  5184|         9|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |      121|     74|    3726|   5082|
|Memory           |       10|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    206|
|Register         |        -|      -|     107|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      131|     74|    3833|   5362|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       46|     33|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+------------------------+---------+-------+------+------+
    |            Instance           |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+------------------------+---------+-------+------+------+
    |dut_mux_4to1_sel2_32_1_U61     |dut_mux_4to1_sel2_32_1  |        0|      0|     0|    32|
    |grp_dut_perform_conv_fu_221    |dut_perform_conv        |       60|     38|  1891|  2306|
    |grp_dut_perform_conv_1_fu_246  |dut_perform_conv_1      |       61|     36|  1495|  2190|
    |dut_sitofp_32ns_32_6_U60       |dut_sitofp_32ns_32_6    |        0|      0|   340|   554|
    +-------------------------------+------------------------+---------+-------+------+------+
    |Total                          |                        |      121|     74|  3726|  5082|
    +-------------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |mem_conv1_0_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_1_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_2_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_3_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv2_V_U    |dut_cnn_xcel_mem_conv2_V    |        2|  0|   0|   800|   32|     1|        25600|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                            |       10|  0|   0|  1600|  160|     5|        51200|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |exp_V_2_fu_391_p2    |     +    |      0|  0|   8|           6|           8|
    |i_2_fu_329_p2        |     +    |      0|  0|  10|          10|           1|
    |i_fu_272_p2          |     +    |      0|  0|   6|           6|           1|
    |exitcond1_fu_266_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_323_p2   |   icmp   |      0|  0|   4|          10|          10|
    |tmp_6_fu_371_p2      |   icmp   |      0|  0|  11|          32|           1|
    |output_V_d0          |  select  |      0|  0|  32|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  74|          71|          27|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   6|         15|    1|         15|
    |bvh_d_index_reg_198     |   6|          2|    6|         12|
    |i2_reg_209              |  10|          2|   10|         20|
    |mem_conv1_0_V_address0  |   8|          5|    8|         40|
    |mem_conv1_0_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_0_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_0_V_d0        |  32|          3|   32|         96|
    |mem_conv1_0_V_we0       |   1|          3|    1|          3|
    |mem_conv1_1_V_address0  |   8|          5|    8|         40|
    |mem_conv1_1_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_1_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_1_V_d0        |  32|          3|   32|         96|
    |mem_conv1_1_V_we0       |   1|          3|    1|          3|
    |mem_conv1_2_V_address0  |   8|          5|    8|         40|
    |mem_conv1_2_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_2_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_2_V_d0        |  32|          3|   32|         96|
    |mem_conv1_2_V_we0       |   1|          3|    1|          3|
    |mem_conv1_3_V_address0  |   8|          5|    8|         40|
    |mem_conv1_3_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_3_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_3_V_d0        |  32|          3|   32|         96|
    |mem_conv1_3_V_we0       |   1|          3|    1|          3|
    |mem_conv2_V_address0    |  10|          3|   10|         30|
    |mem_conv2_V_ce0         |   1|          3|    1|          3|
    |mem_conv2_V_ce1         |   1|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 206|         95|  201|        662|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  14|   0|   14|          0|
    |ap_reg_grp_dut_perform_conv_1_fu_246_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_perform_conv_fu_221_ap_start    |   1|   0|    1|          0|
    |bvh_d_index_reg_198                            |   6|   0|    6|          0|
    |i2_reg_209                                     |  10|   0|   10|          0|
    |i_2_reg_440                                    |  10|   0|   10|          0|
    |p_Result_s_reg_475                             |  32|   0|   32|          0|
    |tmp_6_reg_470                                  |   1|   0|    1|          0|
    |tmp_reg_465                                    |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 107|   0|  107|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|input_V            |  in |   49|   ap_none  |    input_V   |    scalar    |
|output_V_address0  | out |   10|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   32|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond1)
	2  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: input_V_read [1/1] 0.00ns
:0  %input_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %input_V)

ST_1: mem_conv1_0_V [1/1] 2.71ns
:1  %mem_conv1_0_V = alloca [200 x i32], align 4

ST_1: mem_conv1_1_V [1/1] 2.71ns
:2  %mem_conv1_1_V = alloca [200 x i32], align 4

ST_1: mem_conv1_2_V [1/1] 2.71ns
:3  %mem_conv1_2_V = alloca [200 x i32], align 4

ST_1: mem_conv1_3_V [1/1] 2.71ns
:4  %mem_conv1_3_V = alloca [200 x i32], align 4

ST_1: mem_conv2_V [1/1] 2.71ns
:5  %mem_conv2_V = alloca [800 x i32], align 4

ST_1: stg_21 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.71ns
ST_2: bvh_d_index [1/1] 0.00ns
:0  %bvh_d_index = phi i6 [ 0, %0 ], [ %i, %3 ]

ST_2: index_assign_cast2 [1/1] 0.00ns
:1  %index_assign_cast2 = zext i6 %bvh_d_index to i32

ST_2: exitcond1 [1/1] 1.94ns
:2  %exitcond1 = icmp eq i6 %bvh_d_index, -15

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_2: i [1/1] 1.72ns
:4  %i = add i6 %bvh_d_index, 1

ST_2: stg_27 [1/1] 0.00ns
:5  br i1 %exitcond1, label %4, label %2

ST_2: tmp_72 [1/1] 0.00ns
:0  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %input_V_read, i32 %index_assign_cast2)

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i31 @_ssdm_op_BitConcatenate.i31.i1.i30(i1 %tmp_72, i30 0)

ST_2: tmp_4_cast [1/1] 0.00ns
:2  %tmp_4_cast = zext i31 %tmp_s to i32

ST_2: tmp_73 [1/1] 0.00ns
:3  %tmp_73 = trunc i6 %bvh_d_index to i2

ST_2: newIndex8 [1/1] 0.00ns
:4  %newIndex8 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %bvh_d_index, i32 2, i32 5)

ST_2: newIndex26 [1/1] 0.00ns
:5  %newIndex26 = zext i4 %newIndex8 to i64

ST_2: mem_conv1_0_V_addr [1/1] 0.00ns
:6  %mem_conv1_0_V_addr = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %newIndex26

ST_2: mem_conv1_1_V_addr [1/1] 0.00ns
:7  %mem_conv1_1_V_addr = getelementptr [200 x i32]* %mem_conv1_1_V, i64 0, i64 %newIndex26

ST_2: mem_conv1_2_V_addr [1/1] 0.00ns
:8  %mem_conv1_2_V_addr = getelementptr [200 x i32]* %mem_conv1_2_V, i64 0, i64 %newIndex26

ST_2: mem_conv1_3_V_addr [1/1] 0.00ns
:9  %mem_conv1_3_V_addr = getelementptr [200 x i32]* %mem_conv1_3_V, i64 0, i64 %newIndex26

ST_2: stg_38 [1/1] 1.88ns
:10  switch i2 %tmp_73, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

ST_2: stg_39 [1/1] 2.71ns
branch2:0  store i32 %tmp_4_cast, i32* %mem_conv1_2_V_addr, align 4

ST_2: stg_40 [1/1] 0.00ns
branch2:1  br label %3

ST_2: stg_41 [1/1] 2.71ns
branch1:0  store i32 %tmp_4_cast, i32* %mem_conv1_1_V_addr, align 4

ST_2: stg_42 [1/1] 0.00ns
branch1:1  br label %3

ST_2: stg_43 [1/1] 2.71ns
branch0:0  store i32 %tmp_4_cast, i32* %mem_conv1_0_V_addr, align 4

ST_2: stg_44 [1/1] 0.00ns
branch0:1  br label %3

ST_2: stg_45 [1/1] 2.71ns
branch3:0  store i32 %tmp_4_cast, i32* %mem_conv1_3_V_addr, align 4

ST_2: stg_46 [1/1] 0.00ns
branch3:1  br label %3

ST_2: stg_47 [1/1] 0.00ns
:0  br label %1

ST_2: stg_48 [2/2] 0.00ns
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)


 <State 3>: 0.00ns
ST_3: stg_49 [1/2] 0.00ns
:0  call fastcc void @dut_perform_conv([200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V, [800 x i32]* %mem_conv2_V)


 <State 4>: 0.00ns
ST_4: stg_50 [2/2] 0.00ns
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)


 <State 5>: 1.57ns
ST_5: stg_51 [1/2] 0.00ns
:1  call fastcc void @dut_perform_conv.1([800 x i32]* %mem_conv2_V, [200 x i32]* %mem_conv1_0_V, [200 x i32]* %mem_conv1_1_V, [200 x i32]* %mem_conv1_2_V, [200 x i32]* %mem_conv1_3_V)

ST_5: stg_52 [1/1] 1.57ns
:2  br label %5


 <State 6>: 2.71ns
ST_6: i2 [1/1] 0.00ns
:0  %i2 = phi i10 [ 0, %4 ], [ %i_2, %_ifconv ]

ST_6: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %i2, -448

ST_6: empty_37 [1/1] 0.00ns
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

ST_6: i_2 [1/1] 1.84ns
:3  %i_2 = add i10 %i2, 1

ST_6: stg_57 [1/1] 0.00ns
:4  br i1 %exitcond, label %6, label %_ifconv

ST_6: newIndex [1/1] 0.00ns
_ifconv:2  %newIndex = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %i2, i32 2, i32 9)

ST_6: newIndex3 [1/1] 0.00ns
_ifconv:3  %newIndex3 = zext i8 %newIndex to i64

ST_6: mem_conv1_0_V_addr_1 [1/1] 0.00ns
_ifconv:4  %mem_conv1_0_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_0_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_0_V_load [2/2] 2.71ns
_ifconv:5  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

ST_6: mem_conv1_1_V_addr_1 [1/1] 0.00ns
_ifconv:6  %mem_conv1_1_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_1_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_1_V_load [2/2] 2.71ns
_ifconv:7  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr_1, align 4

ST_6: mem_conv1_2_V_addr_1 [1/1] 0.00ns
_ifconv:8  %mem_conv1_2_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_2_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_2_V_load [2/2] 2.71ns
_ifconv:9  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr_1, align 4

ST_6: mem_conv1_3_V_addr_1 [1/1] 0.00ns
_ifconv:10  %mem_conv1_3_V_addr_1 = getelementptr [200 x i32]* %mem_conv1_3_V, i64 0, i64 %newIndex3

ST_6: mem_conv1_3_V_load [2/2] 2.71ns
_ifconv:11  %mem_conv1_3_V_load = load i32* %mem_conv1_3_V_addr_1, align 4

ST_6: stg_68 [1/1] 0.00ns
:0  ret void


 <State 7>: 6.80ns
ST_7: tmp_74 [1/1] 0.00ns
_ifconv:1  %tmp_74 = trunc i10 %i2 to i2

ST_7: mem_conv1_0_V_load [1/2] 2.71ns
_ifconv:5  %mem_conv1_0_V_load = load i32* %mem_conv1_0_V_addr_1, align 4

ST_7: mem_conv1_1_V_load [1/2] 2.71ns
_ifconv:7  %mem_conv1_1_V_load = load i32* %mem_conv1_1_V_addr_1, align 4

ST_7: mem_conv1_2_V_load [1/2] 2.71ns
_ifconv:9  %mem_conv1_2_V_load = load i32* %mem_conv1_2_V_addr_1, align 4

ST_7: mem_conv1_3_V_load [1/2] 2.71ns
_ifconv:11  %mem_conv1_3_V_load = load i32* %mem_conv1_3_V_addr_1, align 4

ST_7: tmp [1/1] 1.57ns
_ifconv:12  %tmp = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %mem_conv1_0_V_load, i32 %mem_conv1_1_V_load, i32 %mem_conv1_2_V_load, i32 %mem_conv1_3_V_load, i2 %tmp_74)

ST_7: tmp_6 [1/1] 2.52ns
_ifconv:13  %tmp_6 = icmp eq i32 %tmp, 0


 <State 8>: 6.41ns
ST_8: dp [6/6] 6.41ns
_ifconv:14  %dp = sitofp i32 %tmp to float


 <State 9>: 6.41ns
ST_9: dp [5/6] 6.41ns
_ifconv:14  %dp = sitofp i32 %tmp to float


 <State 10>: 6.41ns
ST_10: dp [4/6] 6.41ns
_ifconv:14  %dp = sitofp i32 %tmp to float


 <State 11>: 6.41ns
ST_11: dp [3/6] 6.41ns
_ifconv:14  %dp = sitofp i32 %tmp to float


 <State 12>: 6.41ns
ST_12: dp [2/6] 6.41ns
_ifconv:14  %dp = sitofp i32 %tmp to float


 <State 13>: 8.13ns
ST_13: dp [1/6] 6.41ns
_ifconv:14  %dp = sitofp i32 %tmp to float

ST_13: res_V_1 [1/1] 0.00ns
_ifconv:15  %res_V_1 = bitcast float %dp to i32

ST_13: exp_V [1/1] 0.00ns
_ifconv:16  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

ST_13: exp_V_2 [1/1] 1.72ns
_ifconv:17  %exp_V_2 = add i8 -30, %exp_V

ST_13: p_Result_s [1/1] 0.00ns
_ifconv:18  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind


 <State 14>: 4.08ns
ST_14: tmp_5 [1/1] 0.00ns
_ifconv:0  %tmp_5 = zext i10 %i2 to i64

ST_14: val_assign [1/1] 1.37ns
_ifconv:19  %val_assign = select i1 %tmp_6, i32 0, i32 %p_Result_s

ST_14: output_V_addr [1/1] 0.00ns
_ifconv:20  %output_V_addr = getelementptr [576 x i32]* %output_V, i64 0, i64 %tmp_5

ST_14: stg_89 [1/1] 2.71ns
_ifconv:21  store i32 %val_assign, i32* %output_V_addr, align 4

ST_14: stg_90 [1/1] 0.00ns
_ifconv:22  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_conv1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_conv1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_conv1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_conv1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_conv1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_conv1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_conv1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_conv1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read         (read             ) [ 001000000000000]
mem_conv1_0_V        (alloca           ) [ 001111111111111]
mem_conv1_1_V        (alloca           ) [ 001111111111111]
mem_conv1_2_V        (alloca           ) [ 001111111111111]
mem_conv1_3_V        (alloca           ) [ 001111111111111]
mem_conv2_V          (alloca           ) [ 001111000000000]
stg_21               (br               ) [ 011000000000000]
bvh_d_index          (phi              ) [ 001000000000000]
index_assign_cast2   (zext             ) [ 000000000000000]
exitcond1            (icmp             ) [ 001000000000000]
empty                (speclooptripcount) [ 000000000000000]
i                    (add              ) [ 011000000000000]
stg_27               (br               ) [ 000000000000000]
tmp_72               (bitselect        ) [ 000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000]
tmp_4_cast           (zext             ) [ 000000000000000]
tmp_73               (trunc            ) [ 001000000000000]
newIndex8            (partselect       ) [ 000000000000000]
newIndex26           (zext             ) [ 000000000000000]
mem_conv1_0_V_addr   (getelementptr    ) [ 000000000000000]
mem_conv1_1_V_addr   (getelementptr    ) [ 000000000000000]
mem_conv1_2_V_addr   (getelementptr    ) [ 000000000000000]
mem_conv1_3_V_addr   (getelementptr    ) [ 000000000000000]
stg_38               (switch           ) [ 000000000000000]
stg_39               (store            ) [ 000000000000000]
stg_40               (br               ) [ 000000000000000]
stg_41               (store            ) [ 000000000000000]
stg_42               (br               ) [ 000000000000000]
stg_43               (store            ) [ 000000000000000]
stg_44               (br               ) [ 000000000000000]
stg_45               (store            ) [ 000000000000000]
stg_46               (br               ) [ 000000000000000]
stg_47               (br               ) [ 011000000000000]
stg_49               (call             ) [ 000000000000000]
stg_51               (call             ) [ 000000000000000]
stg_52               (br               ) [ 000001111111111]
i2                   (phi              ) [ 000000111111111]
exitcond             (icmp             ) [ 000000111111111]
empty_37             (speclooptripcount) [ 000000000000000]
i_2                  (add              ) [ 000001111111111]
stg_57               (br               ) [ 000000000000000]
newIndex             (partselect       ) [ 000000000000000]
newIndex3            (zext             ) [ 000000000000000]
mem_conv1_0_V_addr_1 (getelementptr    ) [ 000000010000000]
mem_conv1_1_V_addr_1 (getelementptr    ) [ 000000010000000]
mem_conv1_2_V_addr_1 (getelementptr    ) [ 000000010000000]
mem_conv1_3_V_addr_1 (getelementptr    ) [ 000000010000000]
stg_68               (ret              ) [ 000000000000000]
tmp_74               (trunc            ) [ 000000000000000]
mem_conv1_0_V_load   (load             ) [ 000000000000000]
mem_conv1_1_V_load   (load             ) [ 000000000000000]
mem_conv1_2_V_load   (load             ) [ 000000000000000]
mem_conv1_3_V_load   (load             ) [ 000000000000000]
tmp                  (mux              ) [ 000000001111110]
tmp_6                (icmp             ) [ 000000001111111]
dp                   (sitofp           ) [ 000000000000000]
res_V_1              (bitcast          ) [ 000000000000000]
exp_V                (partselect       ) [ 000000000000000]
exp_V_2              (add              ) [ 000000000000000]
p_Result_s           (partset          ) [ 000000000000001]
tmp_5                (zext             ) [ 000000000000000]
val_assign           (select           ) [ 000000000000000]
output_V_addr        (getelementptr    ) [ 000000000000000]
stg_89               (store            ) [ 000000000000000]
stg_90               (br               ) [ 000001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_conv1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_conv1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_conv1_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_conv1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_conv1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="b_conv1_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b_conv1_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w_conv2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b_conv2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_perform_conv"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_perform_conv.1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="mem_conv1_0_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_0_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mem_conv1_1_V_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_1_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mem_conv1_2_V_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_2_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mem_conv1_3_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_3_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mem_conv2_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="49" slack="0"/>
<pin id="110" dir="0" index="1" bw="49" slack="0"/>
<pin id="111" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mem_conv1_0_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_0_V_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mem_conv1_1_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_1_V_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mem_conv1_2_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_2_V_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mem_conv1_3_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_3_V_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_39/2 mem_conv1_2_V_load/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_41/2 mem_conv1_1_V_load/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_43/2 mem_conv1_0_V_load/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_45/2 mem_conv1_3_V_load/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mem_conv1_0_V_addr_1_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_0_V_addr_1/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mem_conv1_1_V_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_1_V_addr_1/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mem_conv1_2_V_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_2_V_addr_1/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="mem_conv1_3_V_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_3_V_addr_1/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_V_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="stg_89_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_89/14 "/>
</bind>
</comp>

<comp id="198" class="1005" name="bvh_d_index_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="bvh_d_index_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="1"/>
<pin id="211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i2_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="10" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_dut_perform_conv_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="30" slack="0"/>
<pin id="229" dir="0" index="7" bw="30" slack="0"/>
<pin id="230" dir="0" index="8" bw="29" slack="0"/>
<pin id="231" dir="0" index="9" bw="30" slack="0"/>
<pin id="232" dir="0" index="10" bw="28" slack="0"/>
<pin id="233" dir="0" index="11" bw="28" slack="0"/>
<pin id="234" dir="0" index="12" bw="28" slack="0"/>
<pin id="235" dir="0" index="13" bw="28" slack="0"/>
<pin id="236" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_48/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_dut_perform_conv_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="30" slack="0"/>
<pin id="254" dir="0" index="7" bw="27" slack="0"/>
<pin id="255" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_50/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="dp/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="index_assign_cast2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="exitcond1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_72_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="49" slack="1"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_4_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="31" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_73_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="newIndex8_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="0" index="3" bw="4" slack="0"/>
<pin id="310" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex8/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="newIndex26_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex26/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="exitcond_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="newIndex_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="0" index="3" bw="5" slack="0"/>
<pin id="340" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="newIndex3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_74_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="0" index="3" bw="32" slack="0"/>
<pin id="362" dir="0" index="4" bw="32" slack="0"/>
<pin id="363" dir="0" index="5" bw="2" slack="0"/>
<pin id="364" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="res_V_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_1/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="exp_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="0" index="3" bw="6" slack="0"/>
<pin id="386" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V/13 "/>
</bind>
</comp>

<comp id="391" class="1004" name="exp_V_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_2/13 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="8" slack="0"/>
<pin id="401" dir="0" index="3" bw="6" slack="0"/>
<pin id="402" dir="0" index="4" bw="6" slack="0"/>
<pin id="403" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/13 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="8"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/14 "/>
</bind>
</comp>

<comp id="414" class="1004" name="val_assign_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="7"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="0" index="2" bw="32" slack="1"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_assign/14 "/>
</bind>
</comp>

<comp id="421" class="1005" name="input_V_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="49" slack="1"/>
<pin id="423" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="input_V_read "/>
</bind>
</comp>

<comp id="429" class="1005" name="i_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="mem_conv1_0_V_addr_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_0_V_addr_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="mem_conv1_1_V_addr_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_1_V_addr_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="mem_conv1_2_V_addr_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_2_V_addr_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="mem_conv1_3_V_addr_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_3_V_addr_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_6_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_Result_s_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="120" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="114" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="132" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="172" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="179" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="221" pin=6"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="221" pin=7"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="221" pin=8"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="221" pin=9"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="221" pin=10"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="221" pin=11"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="221" pin=12"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="221" pin=13"/></net>

<net id="256"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="265"><net_src comp="202" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="202" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="202" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="262" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="278" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="304"><net_src comp="202" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="202" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="305" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="327"><net_src comp="213" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="64" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="213" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="213" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="72" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="356"><net_src comp="209" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="148" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="143" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="138" pin="2"/><net_sink comp="357" pin=3"/></net>

<net id="369"><net_src comp="153" pin="2"/><net_sink comp="357" pin=4"/></net>

<net id="370"><net_src comp="353" pin="1"/><net_sink comp="357" pin=5"/></net>

<net id="375"><net_src comp="357" pin="6"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="259" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="82" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="381" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="404"><net_src comp="86" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="377" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="391" pin="2"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="80" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="408"><net_src comp="82" pin="0"/><net_sink comp="397" pin=4"/></net>

<net id="412"><net_src comp="209" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="424"><net_src comp="108" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="432"><net_src comp="272" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="443"><net_src comp="329" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="448"><net_src comp="158" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="453"><net_src comp="165" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="458"><net_src comp="172" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="463"><net_src comp="179" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="468"><net_src comp="357" pin="6"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="473"><net_src comp="371" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="478"><net_src comp="397" pin="5"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="414" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {14 }
	Port: w_conv1_0 | {}
	Port: w_conv1_1 | {}
	Port: w_conv1_2 | {}
	Port: w_conv1_3 | {}
	Port: b_conv1_0 | {}
	Port: b_conv1_1 | {}
	Port: b_conv1_2 | {}
	Port: b_conv1_3 | {}
	Port: w_conv2 | {}
	Port: b_conv2 | {}
 - Input state : 
	Port: dut_cnn_xcel : input_V | {1 }
	Port: dut_cnn_xcel : w_conv1_0 | {2 3 }
	Port: dut_cnn_xcel : w_conv1_1 | {2 3 }
	Port: dut_cnn_xcel : w_conv1_2 | {2 3 }
	Port: dut_cnn_xcel : w_conv1_3 | {2 3 }
	Port: dut_cnn_xcel : b_conv1_0 | {2 3 }
	Port: dut_cnn_xcel : b_conv1_1 | {2 3 }
	Port: dut_cnn_xcel : b_conv1_2 | {2 3 }
	Port: dut_cnn_xcel : b_conv1_3 | {2 3 }
	Port: dut_cnn_xcel : w_conv2 | {4 5 }
	Port: dut_cnn_xcel : b_conv2 | {4 5 }
  - Chain level:
	State 1
	State 2
		index_assign_cast2 : 1
		exitcond1 : 1
		i : 1
		stg_27 : 2
		tmp_72 : 2
		tmp_s : 3
		tmp_4_cast : 4
		tmp_73 : 1
		newIndex8 : 1
		newIndex26 : 2
		mem_conv1_0_V_addr : 3
		mem_conv1_1_V_addr : 3
		mem_conv1_2_V_addr : 3
		mem_conv1_3_V_addr : 3
		stg_38 : 2
		stg_39 : 5
		stg_41 : 5
		stg_43 : 5
		stg_45 : 5
	State 3
	State 4
	State 5
	State 6
		exitcond : 1
		i_2 : 1
		stg_57 : 2
		newIndex : 1
		newIndex3 : 2
		mem_conv1_0_V_addr_1 : 3
		mem_conv1_0_V_load : 4
		mem_conv1_1_V_addr_1 : 3
		mem_conv1_1_V_load : 4
		mem_conv1_2_V_addr_1 : 3
		mem_conv1_2_V_load : 4
		mem_conv1_3_V_addr_1 : 3
		mem_conv1_3_V_load : 4
	State 7
		tmp : 1
		tmp_6 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		res_V_1 : 1
		exp_V : 2
		exp_V_2 : 3
		p_Result_s : 4
	State 14
		output_V_addr : 1
		stg_89 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |  grp_dut_perform_conv_fu_221  |    38   |  76.177 |   3672  |   2923  |
|          | grp_dut_perform_conv_1_fu_246 |    36   |  56.95  |   2856  |   2515  |
|----------|-------------------------------|---------|---------|---------|---------|
|  sitofp  |           grp_fu_259          |    0    |    0    |   340   |   554   |
|----------|-------------------------------|---------|---------|---------|---------|
|    mux   |           tmp_fu_357          |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|  select  |       val_assign_fu_414       |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |            i_fu_272           |    0    |    0    |    0    |    6    |
|    add   |           i_2_fu_329          |    0    |    0    |    0    |    10   |
|          |         exp_V_2_fu_391        |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        exitcond1_fu_266       |    0    |    0    |    0    |    3    |
|   icmp   |        exitcond_fu_323        |    0    |    0    |    0    |    4    |
|          |          tmp_6_fu_371         |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |    input_V_read_read_fu_108   |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |   index_assign_cast2_fu_262   |    0    |    0    |    0    |    0    |
|          |       tmp_4_cast_fu_293       |    0    |    0    |    0    |    0    |
|   zext   |       newIndex26_fu_315       |    0    |    0    |    0    |    0    |
|          |        newIndex3_fu_345       |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_409         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
| bitselect|         tmp_72_fu_278         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_285         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   trunc  |         tmp_73_fu_301         |    0    |    0    |    0    |    0    |
|          |         tmp_74_fu_353         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        newIndex8_fu_305       |    0    |    0    |    0    |    0    |
|partselect|        newIndex_fu_335        |    0    |    0    |    0    |    0    |
|          |          exp_V_fu_381         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|  partset |       p_Result_s_fu_397       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    74   | 133.127 |   6868  |   6098  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|mem_conv1_0_V|    2   |    0   |    0   |
|mem_conv1_1_V|    2   |    0   |    0   |
|mem_conv1_2_V|    2   |    0   |    0   |
|mem_conv1_3_V|    2   |    0   |    0   |
| mem_conv2_V |    2   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   10   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bvh_d_index_reg_198    |    6   |
|         i2_reg_209         |   10   |
|         i_2_reg_440        |   10   |
|          i_reg_429         |    6   |
|    input_V_read_reg_421    |   49   |
|mem_conv1_0_V_addr_1_reg_445|    8   |
|mem_conv1_1_V_addr_1_reg_450|    8   |
|mem_conv1_2_V_addr_1_reg_455|    8   |
|mem_conv1_3_V_addr_1_reg_460|    8   |
|     p_Result_s_reg_475     |   32   |
|        tmp_6_reg_470       |    1   |
|         tmp_reg_465        |   32   |
+----------------------------+--------+
|            Total           |   178  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_138 |  p0  |   3  |   8  |   24   ||    8    |
| grp_access_fu_143 |  p0  |   3  |   8  |   24   ||    8    |
| grp_access_fu_148 |  p0  |   3  |   8  |   24   ||    8    |
| grp_access_fu_153 |  p0  |   3  |   8  |   24   ||    8    |
|     i2_reg_209    |  p0  |   2  |  10  |   20   ||    10   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||  7.855  ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   74   |   133  |  6868  |  6098  |
|   Memory  |   10   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   42   |
|  Register |    -   |    -   |    -   |   178  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   10   |   74   |   140  |  7046  |  6140  |
+-----------+--------+--------+--------+--------+--------+
