module jkff_tb ();
reg clk, rst_n, j,k;
wire q,q_bar;
jk_flipflop g1 (clk, rst_n, j,k, q, q_bar );
initial
begin
clk=1'b0;
forever #5 clk=~clk;
end 
initial
begin
#0 rst_n =0;
#20 j=0; k=0;
#20 j=0; k=1;
#20 j=1;k=0;
#20 j=1;k=1;
#20 rst_n =1; 
#20 j=0; k=0;
#20 j=0; k=1;
#20 j=1;k=0;
#20 j=1;k=1;
end
initial 
begin 
$monitor($time, "clk=%b, rst_n=%b, j=%b, k=%b, q=%b, q_bar=%b", clk, rst_n,j,k,q,q_bar); 
end 
initial 
#200 $finish;
endmodule