Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 20 22:07:41 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: ats/ec2/hitEnemy_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ats/newpic_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 224 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.654      -12.480                     14                  376        0.152        0.000                      0                  376        4.500        0.000                       0                   153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.654      -12.480                     14                  376        0.152        0.000                      0                  376        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -4.654ns,  Total Violation      -12.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.654ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.615ns  (logic 9.863ns (67.485%)  route 4.752ns (32.515%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=44, routed)          0.715     6.243    ats/ec1/x[1]
    SLICE_X12Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  ats/ec1/hitEnemy5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.763    ats/ec1/hitEnemy5_inferred__0/i__carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.880 r  ats/ec1/hitEnemy5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.880    ats/ec1/hitEnemy5_inferred__0/i__carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.119 r  ats/ec1/hitEnemy5_inferred__0/i__carry__1/O[2]
                         net (fo=71, routed)          0.789     7.909    ats/ec1/hitEnemy5_inferred__0/i__carry__1_n_5
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.213    12.122 r  ats/ec1/hitEnemy4__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.124    ats/ec1/hitEnemy4__3_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.642 r  ats/ec1/hitEnemy4__4/P[0]
                         net (fo=2, routed)           0.695    14.337    ats/ec1/hitEnemy4__4_n_105
    SLICE_X12Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.857 r  ats/ec1/hitEnemy3_carry/CO[3]
                         net (fo=1, routed)           0.000    14.857    ats/ec1/hitEnemy3_carry_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.974 r  ats/ec1/hitEnemy3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.974    ats/ec1/hitEnemy3_carry__0_n_0
    SLICE_X12Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.297 r  ats/ec1/hitEnemy3_carry__1/O[1]
                         net (fo=2, routed)           0.958    16.255    ats/ec1/hitEnemy40_in[25]
    SLICE_X14Y24         LUT2 (Prop_lut2_I0_O)        0.306    16.561 r  ats/ec1/hitEnemy3__89_carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    16.561    ats/ec1/hitEnemy3__89_carry__5_i_3__0_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.094 r  ats/ec1/hitEnemy3__89_carry__5/CO[3]
                         net (fo=1, routed)           0.009    17.103    ats/ec1/hitEnemy3__89_carry__5_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.426 f  ats/ec1/hitEnemy3__89_carry__6/O[1]
                         net (fo=1, routed)           0.735    18.161    ats/ec1/rgb_reg33_out[29]
    SLICE_X14Y27         LUT4 (Prop_lut4_I3_O)        0.306    18.467 f  ats/ec1/hitEnemy_i_10__0/O
                         net (fo=1, routed)           0.398    18.865    ats/ec1/hitEnemy_i_10__0_n_0
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.124    18.989 f  ats/ec1/hitEnemy_i_5__0/O
                         net (fo=2, routed)           0.166    19.155    ats/ec1/hitEnemy_i_5__0_n_0
    SLICE_X13Y27         LUT4 (Prop_lut4_I2_O)        0.124    19.279 f  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=1, routed)           0.284    19.563    ats/ec1/hitEnemy_i_2__0_n_0
    SLICE_X15Y27         LUT5 (Prop_lut5_I3_O)        0.124    19.687 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.687    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X15Y27         FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.436    14.777    ats/ec1/clk_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.031    15.033    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -19.687    
  -------------------------------------------------------------------
                         slack                                 -4.654    

Slack (VIOLATED) :        -4.630ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.705ns  (logic 10.136ns (68.929%)  route 4.569ns (31.071%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=44, routed)          0.679     6.207    vga_sync_unit/x[0]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.331 r  vga_sync_unit/i__carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.331    ats/ec2/hitEnemy4__4_0[0]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.863 r  ats/ec2/hitEnemy5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.863    ats/ec2/hitEnemy5_inferred__0/i__carry_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.977 r  ats/ec2/hitEnemy5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.977    ats/ec2/hitEnemy5_inferred__0/i__carry__0_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.311 r  ats/ec2/hitEnemy5_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.727     8.038    ats/ec2/rgb_reg5[9]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    12.253 r  ats/ec2/hitEnemy4__3/PCOUT[47]
                         net (fo=1, routed)           0.056    12.309    ats/ec2/hitEnemy4__3_n_106
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.827 r  ats/ec2/hitEnemy4__4/P[0]
                         net (fo=2, routed)           0.690    14.517    ats/ec2/p_1_in[17]
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124    14.641 r  ats/ec2/hitEnemy3_carry_i_3/O
                         net (fo=1, routed)           0.000    14.641    ats/ec2/hitEnemy3_carry_i_3_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.174 r  ats/ec2/hitEnemy3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.174    ats/ec2/hitEnemy3_carry_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.497 r  ats/ec2/hitEnemy3_carry__0/O[1]
                         net (fo=2, routed)           0.622    16.118    ats/ec2/hitEnemy40_in[21]
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.306    16.424 r  ats/ec2/hitEnemy3__89_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.424    ats/ec2/hitEnemy3__89_carry__4_i_3_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.974 r  ats/ec2/hitEnemy3__89_carry__4/CO[3]
                         net (fo=1, routed)           0.009    16.983    ats/ec2/hitEnemy3__89_carry__4_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.097 r  ats/ec2/hitEnemy3__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.097    ats/ec2/hitEnemy3__89_carry__5_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.319 f  ats/ec2/hitEnemy3__89_carry__6/O[0]
                         net (fo=1, routed)           0.868    18.187    ats/ec2/rgb_reg3__0[28]
    SLICE_X5Y24          LUT4 (Prop_lut4_I1_O)        0.299    18.486 f  ats/ec2/hitEnemy_i_7/O
                         net (fo=1, routed)           0.451    18.937    ats/ec2/hitEnemy_i_7_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I3_O)        0.124    19.061 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=3, routed)           0.306    19.367    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X6Y24          LUT4 (Prop_lut4_I0_O)        0.124    19.491 f  ats/ec2/hitEnemy_i_2/O
                         net (fo=1, routed)           0.162    19.653    ats/ec2/hitEnemy_i_2_n_0
    SLICE_X6Y24          LUT5 (Prop_lut5_I3_O)        0.124    19.777 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.777    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X6Y24          FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.500    14.841    ats/ec2/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y24          FDRE (Setup_fdre_C_D)        0.081    15.147    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -19.777    
  -------------------------------------------------------------------
                         slack                                 -4.630    

Slack (VIOLATED) :        -0.502ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 2.056ns (21.095%)  route 7.690ns (78.905%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=77, routed)          5.460    10.988    vga_sync_unit/x[6]
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.150    11.138 r  vga_sync_unit/g0_b0_i_3/O
                         net (fo=14, routed)          0.925    12.063    vga_sync_unit/g0_b0_i_3_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.352    12.415 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           0.638    13.053    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I3_O)        0.326    13.379 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    13.379    cred/t3/fontRow_reg_1[1]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.929 r  cred/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.929    cred/t3/fontAddress_carry__0_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.151 r  cred/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.667    14.819    cred/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.492    14.833    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.316    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                 -0.502    

Slack (VIOLATED) :        -0.454ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 1.864ns (19.227%)  route 7.831ns (80.773%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=77, routed)          5.460    10.988    vga_sync_unit/x[6]
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.150    11.138 r  vga_sync_unit/g0_b0_i_3/O
                         net (fo=14, routed)          0.925    12.063    vga_sync_unit/g0_b0_i_3_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.352    12.415 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           0.638    13.053    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I3_O)        0.326    13.379 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    13.379    cred/t3/fontRow_reg_1[1]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.959 r  cred/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.808    14.767    cred/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y2          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.492    14.833    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    14.313    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -14.767    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 1.924ns (20.013%)  route 7.690ns (79.987%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=77, routed)          5.460    10.988    vga_sync_unit/x[6]
    SLICE_X7Y6           LUT5 (Prop_lut5_I2_O)        0.150    11.138 r  vga_sync_unit/g0_b0_i_3/O
                         net (fo=14, routed)          0.925    12.063    vga_sync_unit/g0_b0_i_3_n_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I2_O)        0.352    12.415 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           0.638    13.053    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I3_O)        0.326    13.379 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    13.379    cred/t3/fontRow_reg_1[1]
    SLICE_X5Y7           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.019 r  cred/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.667    14.686    cred/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y2          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.492    14.833    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.093    
                         clock uncertainty           -0.035    15.057    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.309    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 1.808ns (18.799%)  route 7.810ns (81.201%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=77, routed)          5.424    10.952    vga_sync_unit/x[6]
    SLICE_X7Y7           LUT5 (Prop_lut5_I4_O)        0.150    11.102 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          0.911    12.013    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.326    12.339 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    13.077    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.124    13.201 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.201    cred/t2/fontRow_reg_0[1]
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.734 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.734    cred/t2/fontAddress_carry_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.953 r  cred/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.736    14.690    cred/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.493    14.834    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.737    14.321    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.574ns  (logic 1.828ns (19.092%)  route 7.746ns (80.908%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=77, routed)          5.424    10.952    vga_sync_unit/x[6]
    SLICE_X7Y7           LUT5 (Prop_lut5_I4_O)        0.150    11.102 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          0.911    12.013    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.326    12.339 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    13.077    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.124    13.201 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.201    cred/t2/fontRow_reg_0[1]
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.734 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.734    cred/t2/fontAddress_carry_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.973 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.673    14.647    cred/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.493    14.834    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743    14.315    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.647    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.531ns  (logic 1.912ns (20.061%)  route 7.619ns (79.939%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=77, routed)          5.424    10.952    vga_sync_unit/x[6]
    SLICE_X7Y7           LUT5 (Prop_lut5_I4_O)        0.150    11.102 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          0.911    12.013    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.326    12.339 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    13.077    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.124    13.201 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.201    cred/t2/fontRow_reg_0[1]
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.734 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.734    cred/t2/fontAddress_carry_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.057 r  cred/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.546    14.603    cred/t1/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.493    14.834    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    14.310    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 1.699ns (17.894%)  route 7.796ns (82.106%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=77, routed)          5.424    10.952    vga_sync_unit/x[6]
    SLICE_X7Y7           LUT5 (Prop_lut5_I4_O)        0.150    11.102 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          0.911    12.013    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.326    12.339 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    13.077    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.124    13.201 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.201    cred/t2/fontRow_reg_0[1]
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.844 r  cred/t2/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.723    14.567    cred/t1/FontRom/ADDRBWRADDR[4]
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.493    14.834    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    14.309    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.567    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 1.634ns (17.312%)  route 7.805ns (82.688%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.551     5.072    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=77, routed)          5.424    10.952    vga_sync_unit/x[6]
    SLICE_X7Y7           LUT5 (Prop_lut5_I4_O)        0.150    11.102 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          0.911    12.013    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.326    12.339 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    13.077    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.124    13.201 r  vga_sync_unit/fontAddress_carry_i_6__1/O
                         net (fo=1, routed)           0.000    13.201    cred/t2/fontRow_reg_0[1]
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.779 r  cred/t2/fontAddress_carry/O[2]
                         net (fo=1, routed)           0.731    14.511    cred/t1/FontRom/ADDRBWRADDR[3]
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.493    14.834    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    14.315    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                 -0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/direc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.591     1.474    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ats/receiver_unit/rxshiftreg_reg[1]/Q
                         net (fo=8, routed)           0.099     1.714    ats/receiver_unit/RxData[0]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  ats/receiver_unit/direc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    ats/receiver_unit_n_7
    SLICE_X2Y34          FDRE                                         r  ats/direc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.987    ats/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  ats/direc_reg[0]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.120     1.607    ats/direc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.816%)  route 0.289ns (67.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga_sync_unit/v_count_reg_reg[3]_replica_2/Q
                         net (fo=6, routed)           0.289     1.875    cred/t1/FontRom/y[2]_repN_2_alias
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.878     2.006    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.711    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ats/receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  ats/receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ats/receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.098     1.711    ats/receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X4Y34          LUT5 (Prop_lut5_I2_O)        0.049     1.760 r  ats/receiver_unit/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    ats/receiver_unit/samplecounter[1]_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  ats/receiver_unit/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.858     1.985    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  ats/receiver_unit/samplecounter_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.107     1.592    ats/receiver_unit/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ats/nolabel_line59/rightshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ats/nolabel_line59/rightshiftreg_reg[8]/Q
                         net (fo=1, routed)           0.099     1.711    ats/nolabel_line59/rightshiftreg_reg_n_0_[8]
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.051     1.762 r  ats/nolabel_line59/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.762    ats/nolabel_line59/p_0_in[7]
    SLICE_X0Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.857     1.984    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.107     1.591    ats/nolabel_line59/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ats/receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/samplecounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  ats/receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ats/receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.098     1.711    ats/receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X4Y34          LUT4 (Prop_lut4_I1_O)        0.045     1.756 r  ats/receiver_unit/samplecounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    ats/receiver_unit/samplecounter[0]_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  ats/receiver_unit/samplecounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.858     1.985    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  ats/receiver_unit/samplecounter_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.092     1.577    ats/receiver_unit/samplecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ats/receiver_unit/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  ats/receiver_unit/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ats/receiver_unit/bitcounter_reg[2]/Q
                         net (fo=3, routed)           0.109     1.721    ats/receiver_unit/bitcounter_reg__0[2]
    SLICE_X4Y33          LUT5 (Prop_lut5_I4_O)        0.049     1.770 r  ats/receiver_unit/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.770    ats/receiver_unit/nextstate_i_1_n_0
    SLICE_X4Y33          FDRE                                         r  ats/receiver_unit/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.857     1.984    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  ats/receiver_unit/nextstate_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.107     1.591    ats/receiver_unit/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ats/nolabel_line59/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.083%)  route 0.155ns (44.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ats/nolabel_line59/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.155     1.767    ats/nolabel_line59/rightshiftreg_reg_n_0_[6]
    SLICE_X0Y31          LUT3 (Prop_lut3_I0_O)        0.049     1.816 r  ats/nolabel_line59/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    ats/nolabel_line59/p_0_in[5]
    SLICE_X0Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.857     1.984    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[5]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.107     1.591    ats/nolabel_line59/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/rxshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.696%)  route 0.197ns (58.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ats/receiver_unit/rxshiftreg_reg[8]/Q
                         net (fo=3, routed)           0.197     1.810    ats/receiver_unit/RxData[7]
    SLICE_X3Y34          FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.987    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[7]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.076     1.585    ats/receiver_unit/rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ats/nolabel_line59/rightshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line59/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  ats/nolabel_line59/rightshiftreg_reg[5]/Q
                         net (fo=1, routed)           0.124     1.723    ats/nolabel_line59/rightshiftreg_reg_n_0_[5]
    SLICE_X1Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.857     1.984    ats/nolabel_line59/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  ats/nolabel_line59/rightshiftreg_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.013     1.497    ats/nolabel_line59/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ats/direc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/direc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.846%)  route 0.140ns (40.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.591     1.474    ats/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  ats/direc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ats/direc_reg[1]/Q
                         net (fo=6, routed)           0.140     1.778    ats/receiver_unit/direc[1]
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  ats/receiver_unit/direc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    ats/receiver_unit_n_6
    SLICE_X2Y34          FDRE                                         r  ats/direc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.860     1.987    ats/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  ats/direc_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.121     1.595    ats/direc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   ats/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   ats/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    cred/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    cred/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    cred/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    cred/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   cred/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   cred/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y33    ats/TxData_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y11    vga_sync_unit/v_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   vga_sync_unit/v_count_reg_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13   vga_sync_unit/v_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14   vga_sync_unit/v_count_reg_reg[1]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y14   vga_sync_unit/v_count_reg_reg[1]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14   vga_sync_unit/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11   vga_sync_unit/v_count_reg_reg[2]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14   vga_sync_unit/v_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11   vga_sync_unit/v_count_reg_reg[3]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y14   vga_sync_unit/v_count_reg_reg[3]_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    ats/TxData_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    ats/TxData_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    ats/TxData_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    ats/TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    ats/TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    ats/TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    ats/TxData_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y33    ats/TxData_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y32    ats/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y32    ats/counter_reg[13]/C



