

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Oct 20 15:43:25 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 11.313 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  1855871|  11108763| 20.996 ms | 0.126 sec |  1855871|  11108763|   none  |
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+----------+-----------+-----------+---------+----------+---------+
        |                     |          |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
        |       Instance      |  Module  |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
        +---------------------+----------+---------+----------+-----------+-----------+---------+----------+---------+
        |grp_bnn_xcel_fu_145  |bnn_xcel  |  1855597|  11108489| 20.993 ms | 0.126 sec |  1855597|  11108489|   none  |
        +---------------------+----------+---------+----------+-----------+-----------+---------+----------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      272|      272|        34|          -|          -|     8|    no    |
        | + Loop 1.1  |       32|       32|         1|          -|          -|    32|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     67|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       22|     11|    2097|   4580|    0|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|      54|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       23|     11|    2151|   4740|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        8|      5|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+------+------+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------+----------+---------+-------+------+------+-----+
    |grp_bnn_xcel_fu_145  |bnn_xcel  |       22|     11|  2097|  4580|    0|
    +---------------------+----------+---------+-------+------+------+-----+
    |Total                |          |       22|     11|  2097|  4580|    0|
    +---------------------+----------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_U  |bnn_xcel_mem_conv1  |        1|  0|   0|    0|  5184|    1|     1|         5184|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                    |        1|  0|   0|    0|  5184|    1|     1|         5184|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln32_fu_219_p2   |     +    |      0|  0|  15|           8|           8|
    |i_fu_173_p2          |     +    |      0|  0|  13|           4|           1|
    |j_fu_205_p2          |     +    |      0|  0|  15|           6|           1|
    |ap_block_state2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln29_fu_167_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_199_p2  |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  67|          29|          23|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |Hi_assign_reg_134   |   9|          2|    6|         12|
    |ap_NS_fsm           |  27|          5|    1|          5|
    |i_0_reg_123         |   9|          2|    4|          8|
    |input_address0      |  15|          3|   13|         39|
    |input_ce0           |  15|          3|    1|          3|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  93|         19|   27|         71|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |Hi_assign_reg_134                 |   6|   0|    6|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |grp_bnn_xcel_fu_145_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_123                       |   4|   0|    4|          0|
    |i_reg_232                         |   4|   0|    4|          0|
    |shl_ln_reg_242                    |   3|   0|    8|          5|
    |tmp_V_2_reg_237                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  54|   0|   59|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

