    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; A
A__0__DM__MASK EQU 0x07
A__0__DM__SHIFT EQU 0
A__0__DR EQU CYREG_PRT0_DR
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
A__0__HSIOM_MASK EQU 0x0000000F
A__0__HSIOM_SHIFT EQU 0
A__0__INTCFG EQU CYREG_PRT0_INTCFG
A__0__INTSTAT EQU CYREG_PRT0_INTSTAT
A__0__MASK EQU 0x01
A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__0__PC EQU CYREG_PRT0_PC
A__0__PC2 EQU CYREG_PRT0_PC2
A__0__PORT EQU 0
A__0__PS EQU CYREG_PRT0_PS
A__0__SHIFT EQU 0
A__DR EQU CYREG_PRT0_DR
A__INTCFG EQU CYREG_PRT0_INTCFG
A__INTSTAT EQU CYREG_PRT0_INTSTAT
A__MASK EQU 0x01
A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
A__PC EQU CYREG_PRT0_PC
A__PC2 EQU CYREG_PRT0_PC2
A__PORT EQU 0
A__PS EQU CYREG_PRT0_PS
A__SHIFT EQU 0

; B
B__0__DM__MASK EQU 0x38
B__0__DM__SHIFT EQU 3
B__0__DR EQU CYREG_PRT0_DR
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B__0__HSIOM_MASK EQU 0x000000F0
B__0__HSIOM_SHIFT EQU 4
B__0__INTCFG EQU CYREG_PRT0_INTCFG
B__0__INTSTAT EQU CYREG_PRT0_INTSTAT
B__0__MASK EQU 0x02
B__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B__0__PC EQU CYREG_PRT0_PC
B__0__PC2 EQU CYREG_PRT0_PC2
B__0__PORT EQU 0
B__0__PS EQU CYREG_PRT0_PS
B__0__SHIFT EQU 1
B__DR EQU CYREG_PRT0_DR
B__INTCFG EQU CYREG_PRT0_INTCFG
B__INTSTAT EQU CYREG_PRT0_INTSTAT
B__MASK EQU 0x02
B__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B__PC EQU CYREG_PRT0_PC
B__PC2 EQU CYREG_PRT0_PC2
B__PORT EQU 0
B__PS EQU CYREG_PRT0_PS
B__SHIFT EQU 1

; ADC_Bypass
ADC_Bypass__0__DM__MASK EQU 0xE00000
ADC_Bypass__0__DM__SHIFT EQU 21
ADC_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_PRT1_DR
ADC_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_PRT1_PS
ADC_Bypass__SHIFT EQU 7

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; err
err__0__DM__MASK EQU 0xE00
err__0__DM__SHIFT EQU 9
err__0__DR EQU CYREG_PRT3_DR
err__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
err__0__HSIOM_MASK EQU 0x0000F000
err__0__HSIOM_SHIFT EQU 12
err__0__INTCFG EQU CYREG_PRT3_INTCFG
err__0__INTSTAT EQU CYREG_PRT3_INTSTAT
err__0__MASK EQU 0x08
err__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
err__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
err__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
err__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
err__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
err__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
err__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
err__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
err__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
err__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
err__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
err__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
err__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
err__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
err__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
err__0__PC EQU CYREG_PRT3_PC
err__0__PC2 EQU CYREG_PRT3_PC2
err__0__PORT EQU 3
err__0__PS EQU CYREG_PRT3_PS
err__0__SHIFT EQU 3
err__DR EQU CYREG_PRT3_DR
err__INTCFG EQU CYREG_PRT3_INTCFG
err__INTSTAT EQU CYREG_PRT3_INTSTAT
err__MASK EQU 0x08
err__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
err__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
err__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
err__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
err__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
err__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
err__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
err__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
err__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
err__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
err__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
err__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
err__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
err__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
err__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
err__PC EQU CYREG_PRT3_PC
err__PC2 EQU CYREG_PRT3_PC2
err__PORT EQU 3
err__PS EQU CYREG_PRT3_PS
err__SHIFT EQU 3

; ovc
ovc__0__DM__MASK EQU 0xE00
ovc__0__DM__SHIFT EQU 9
ovc__0__DR EQU CYREG_PRT2_DR
ovc__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ovc__0__HSIOM_MASK EQU 0x0000F000
ovc__0__HSIOM_SHIFT EQU 12
ovc__0__INTCFG EQU CYREG_PRT2_INTCFG
ovc__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ovc__0__MASK EQU 0x08
ovc__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ovc__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ovc__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ovc__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ovc__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ovc__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ovc__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ovc__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ovc__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ovc__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ovc__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ovc__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ovc__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ovc__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ovc__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ovc__0__PC EQU CYREG_PRT2_PC
ovc__0__PC2 EQU CYREG_PRT2_PC2
ovc__0__PORT EQU 2
ovc__0__PS EQU CYREG_PRT2_PS
ovc__0__SHIFT EQU 3
ovc__DR EQU CYREG_PRT2_DR
ovc__INTCFG EQU CYREG_PRT2_INTCFG
ovc__INTSTAT EQU CYREG_PRT2_INTSTAT
ovc__MASK EQU 0x08
ovc__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ovc__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ovc__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ovc__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ovc__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ovc__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ovc__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ovc__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ovc__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ovc__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ovc__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ovc__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ovc__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ovc__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ovc__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ovc__PC EQU CYREG_PRT2_PC
ovc__PC2 EQU CYREG_PRT2_PC2
ovc__PORT EQU 2
ovc__PS EQU CYREG_PRT2_PS
ovc__SHIFT EQU 3

; vin
vin__0__DM__MASK EQU 0x1C0
vin__0__DM__SHIFT EQU 6
vin__0__DR EQU CYREG_PRT3_DR
vin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
vin__0__HSIOM_MASK EQU 0x00000F00
vin__0__HSIOM_SHIFT EQU 8
vin__0__INTCFG EQU CYREG_PRT3_INTCFG
vin__0__INTSTAT EQU CYREG_PRT3_INTSTAT
vin__0__MASK EQU 0x04
vin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
vin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
vin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
vin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
vin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
vin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
vin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
vin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
vin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
vin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
vin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
vin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
vin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
vin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
vin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
vin__0__PC EQU CYREG_PRT3_PC
vin__0__PC2 EQU CYREG_PRT3_PC2
vin__0__PORT EQU 3
vin__0__PS EQU CYREG_PRT3_PS
vin__0__SHIFT EQU 2
vin__DR EQU CYREG_PRT3_DR
vin__INTCFG EQU CYREG_PRT3_INTCFG
vin__INTSTAT EQU CYREG_PRT3_INTSTAT
vin__MASK EQU 0x04
vin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
vin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
vin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
vin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
vin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
vin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
vin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
vin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
vin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
vin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
vin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
vin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
vin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
vin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
vin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
vin__PC EQU CYREG_PRT3_PC
vin__PC2 EQU CYREG_PRT3_PC2
vin__PORT EQU 3
vin__PS EQU CYREG_PRT3_PS
vin__SHIFT EQU 2

; UART_rx
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT3_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__0__PC EQU CYREG_PRT3_PC
UART_rx__0__PC2 EQU CYREG_PRT3_PC2
UART_rx__0__PORT EQU 3
UART_rx__0__PS EQU CYREG_PRT3_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT3_DR
UART_rx__INTCFG EQU CYREG_PRT3_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_rx__PC EQU CYREG_PRT3_PC
UART_rx__PC2 EQU CYREG_PRT3_PC2
UART_rx__PORT EQU 3
UART_rx__PS EQU CYREG_PRT3_PS
UART_rx__SHIFT EQU 0

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; UART_SCBCLK
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B01
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B01

; UART_tx
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT3_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_PRT3_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
UART_tx__0__OUT_SEL_SHIFT EQU 2
UART_tx__0__OUT_SEL_VAL EQU -1
UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__0__PC EQU CYREG_PRT3_PC
UART_tx__0__PC2 EQU CYREG_PRT3_PC2
UART_tx__0__PORT EQU 3
UART_tx__0__PS EQU CYREG_PRT3_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT3_DR
UART_tx__INTCFG EQU CYREG_PRT3_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT3_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
UART_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
UART_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
UART_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
UART_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
UART_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
UART_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
UART_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
UART_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
UART_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
UART_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
UART_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
UART_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
UART_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
UART_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
UART_tx__PC EQU CYREG_PRT3_PC
UART_tx__PC2 EQU CYREG_PRT3_PC2
UART_tx__PORT EQU 3
UART_tx__PS EQU CYREG_PRT3_PS
UART_tx__SHIFT EQU 1

; step
step__0__DM__MASK EQU 0x1C0000
step__0__DM__SHIFT EQU 18
step__0__DR EQU CYREG_PRT0_DR
step__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
step__0__HSIOM_MASK EQU 0x0F000000
step__0__HSIOM_SHIFT EQU 24
step__0__INTCFG EQU CYREG_PRT0_INTCFG
step__0__INTSTAT EQU CYREG_PRT0_INTSTAT
step__0__MASK EQU 0x40
step__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
step__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
step__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
step__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
step__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
step__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
step__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
step__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
step__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
step__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
step__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
step__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
step__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
step__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
step__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
step__0__PC EQU CYREG_PRT0_PC
step__0__PC2 EQU CYREG_PRT0_PC2
step__0__PORT EQU 0
step__0__PS EQU CYREG_PRT0_PS
step__0__SHIFT EQU 6
step__DR EQU CYREG_PRT0_DR
step__INTCFG EQU CYREG_PRT0_INTCFG
step__INTSTAT EQU CYREG_PRT0_INTSTAT
step__MASK EQU 0x40
step__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
step__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
step__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
step__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
step__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
step__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
step__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
step__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
step__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
step__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
step__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
step__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
step__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
step__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
step__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
step__PC EQU CYREG_PRT0_PC
step__PC2 EQU CYREG_PRT0_PC2
step__PORT EQU 0
step__PS EQU CYREG_PRT0_PS
step__SHIFT EQU 6

; error
error__0__DM__MASK EQU 0x1C0
error__0__DM__SHIFT EQU 6
error__0__DR EQU CYREG_PRT0_DR
error__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
error__0__HSIOM_MASK EQU 0x00000F00
error__0__HSIOM_SHIFT EQU 8
error__0__INTCFG EQU CYREG_PRT0_INTCFG
error__0__INTSTAT EQU CYREG_PRT0_INTSTAT
error__0__MASK EQU 0x04
error__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
error__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
error__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
error__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
error__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
error__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
error__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
error__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
error__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
error__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
error__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
error__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
error__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
error__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
error__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
error__0__PC EQU CYREG_PRT0_PC
error__0__PC2 EQU CYREG_PRT0_PC2
error__0__PORT EQU 0
error__0__PS EQU CYREG_PRT0_PS
error__0__SHIFT EQU 2
error__DR EQU CYREG_PRT0_DR
error__INTCFG EQU CYREG_PRT0_INTCFG
error__INTSTAT EQU CYREG_PRT0_INTSTAT
error__MASK EQU 0x04
error__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
error__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
error__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
error__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
error__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
error__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
error__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
error__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
error__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
error__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
error__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
error__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
error__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
error__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
error__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
error__PC EQU CYREG_PRT0_PC
error__PC2 EQU CYREG_PRT0_PC2
error__PORT EQU 0
error__PS EQU CYREG_PRT0_PS
error__SHIFT EQU 2

; fault
fault__0__DM__MASK EQU 0x7000
fault__0__DM__SHIFT EQU 12
fault__0__DR EQU CYREG_PRT2_DR
fault__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
fault__0__HSIOM_MASK EQU 0x000F0000
fault__0__HSIOM_SHIFT EQU 16
fault__0__INTCFG EQU CYREG_PRT2_INTCFG
fault__0__INTSTAT EQU CYREG_PRT2_INTSTAT
fault__0__MASK EQU 0x10
fault__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
fault__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
fault__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
fault__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
fault__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
fault__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
fault__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
fault__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
fault__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
fault__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
fault__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
fault__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
fault__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
fault__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
fault__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
fault__0__PC EQU CYREG_PRT2_PC
fault__0__PC2 EQU CYREG_PRT2_PC2
fault__0__PORT EQU 2
fault__0__PS EQU CYREG_PRT2_PS
fault__0__SHIFT EQU 4
fault__DR EQU CYREG_PRT2_DR
fault__INTCFG EQU CYREG_PRT2_INTCFG
fault__INTSTAT EQU CYREG_PRT2_INTSTAT
fault__MASK EQU 0x10
fault__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
fault__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
fault__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
fault__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
fault__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
fault__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
fault__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
fault__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
fault__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
fault__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
fault__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
fault__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
fault__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
fault__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
fault__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
fault__PC EQU CYREG_PRT2_PC
fault__PC2 EQU CYREG_PRT2_PC2
fault__PORT EQU 2
fault__PS EQU CYREG_PRT2_PS
fault__SHIFT EQU 4

; phase
phase__0__DM__MASK EQU 0x07
phase__0__DM__SHIFT EQU 0
phase__0__DR EQU CYREG_PRT1_DR
phase__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
phase__0__HSIOM_MASK EQU 0x0000000F
phase__0__HSIOM_SHIFT EQU 0
phase__0__INTCFG EQU CYREG_PRT1_INTCFG
phase__0__INTSTAT EQU CYREG_PRT1_INTSTAT
phase__0__MASK EQU 0x01
phase__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phase__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phase__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phase__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phase__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phase__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phase__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phase__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phase__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phase__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phase__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phase__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phase__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phase__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phase__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phase__0__PC EQU CYREG_PRT1_PC
phase__0__PC2 EQU CYREG_PRT1_PC2
phase__0__PORT EQU 1
phase__0__PS EQU CYREG_PRT1_PS
phase__0__SHIFT EQU 0
phase__DR EQU CYREG_PRT1_DR
phase__INTCFG EQU CYREG_PRT1_INTCFG
phase__INTSTAT EQU CYREG_PRT1_INTSTAT
phase__MASK EQU 0x01
phase__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
phase__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
phase__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
phase__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
phase__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
phase__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
phase__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
phase__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
phase__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
phase__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
phase__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
phase__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
phase__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
phase__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
phase__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
phase__PC EQU CYREG_PRT1_PC
phase__PC2 EQU CYREG_PRT1_PC2
phase__PORT EQU 1
phase__PS EQU CYREG_PRT1_PS
phase__SHIFT EQU 0

; reset
reset__0__DM__MASK EQU 0xE00
reset__0__DM__SHIFT EQU 9
reset__0__DR EQU CYREG_PRT0_DR
reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
reset__0__HSIOM_MASK EQU 0x0000F000
reset__0__HSIOM_SHIFT EQU 12
reset__0__INTCFG EQU CYREG_PRT0_INTCFG
reset__0__INTSTAT EQU CYREG_PRT0_INTSTAT
reset__0__MASK EQU 0x08
reset__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
reset__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
reset__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
reset__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
reset__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
reset__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
reset__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
reset__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
reset__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
reset__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
reset__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
reset__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
reset__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
reset__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
reset__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
reset__0__PC EQU CYREG_PRT0_PC
reset__0__PC2 EQU CYREG_PRT0_PC2
reset__0__PORT EQU 0
reset__0__PS EQU CYREG_PRT0_PS
reset__0__SHIFT EQU 3
reset__DR EQU CYREG_PRT0_DR
reset__INTCFG EQU CYREG_PRT0_INTCFG
reset__INTSTAT EQU CYREG_PRT0_INTSTAT
reset__MASK EQU 0x08
reset__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
reset__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
reset__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
reset__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
reset__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
reset__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
reset__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
reset__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
reset__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
reset__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
reset__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
reset__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
reset__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
reset__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
reset__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
reset__PC EQU CYREG_PRT0_PC
reset__PC2 EQU CYREG_PRT0_PC2
reset__PORT EQU 0
reset__PS EQU CYREG_PRT0_PS
reset__SHIFT EQU 3

; rxISR
rxISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
rxISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
rxISR__INTC_MASK EQU 0x800
rxISR__INTC_NUMBER EQU 11
rxISR__INTC_PRIOR_MASK EQU 0xC0000000
rxISR__INTC_PRIOR_NUM EQU 1
rxISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
rxISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
rxISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; sleep
sleep__0__DM__MASK EQU 0x1C0
sleep__0__DM__SHIFT EQU 6
sleep__0__DR EQU CYREG_PRT1_DR
sleep__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
sleep__0__HSIOM_MASK EQU 0x00000F00
sleep__0__HSIOM_SHIFT EQU 8
sleep__0__INTCFG EQU CYREG_PRT1_INTCFG
sleep__0__INTSTAT EQU CYREG_PRT1_INTSTAT
sleep__0__MASK EQU 0x04
sleep__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
sleep__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
sleep__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
sleep__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
sleep__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
sleep__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
sleep__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
sleep__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
sleep__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
sleep__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
sleep__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
sleep__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
sleep__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
sleep__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
sleep__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
sleep__0__PC EQU CYREG_PRT1_PC
sleep__0__PC2 EQU CYREG_PRT1_PC2
sleep__0__PORT EQU 1
sleep__0__PS EQU CYREG_PRT1_PS
sleep__0__SHIFT EQU 2
sleep__DR EQU CYREG_PRT1_DR
sleep__INTCFG EQU CYREG_PRT1_INTCFG
sleep__INTSTAT EQU CYREG_PRT1_INTSTAT
sleep__MASK EQU 0x04
sleep__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
sleep__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
sleep__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
sleep__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
sleep__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
sleep__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
sleep__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
sleep__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
sleep__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
sleep__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
sleep__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
sleep__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
sleep__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
sleep__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
sleep__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
sleep__PC EQU CYREG_PRT1_PC
sleep__PC2 EQU CYREG_PRT1_PC2
sleep__PORT EQU 1
sleep__PS EQU CYREG_PRT1_PS
sleep__SHIFT EQU 2

; txISR
txISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
txISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
txISR__INTC_MASK EQU 0x01
txISR__INTC_NUMBER EQU 0
txISR__INTC_PRIOR_MASK EQU 0xC0
txISR__INTC_PRIOR_NUM EQU 2
txISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
txISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
txISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; enable
enable__0__DM__MASK EQU 0x38
enable__0__DM__SHIFT EQU 3
enable__0__DR EQU CYREG_PRT1_DR
enable__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
enable__0__HSIOM_MASK EQU 0x000000F0
enable__0__HSIOM_SHIFT EQU 4
enable__0__INTCFG EQU CYREG_PRT1_INTCFG
enable__0__INTSTAT EQU CYREG_PRT1_INTSTAT
enable__0__MASK EQU 0x02
enable__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
enable__0__OUT_SEL_SHIFT EQU 2
enable__0__OUT_SEL_VAL EQU 3
enable__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
enable__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
enable__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
enable__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
enable__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
enable__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
enable__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
enable__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
enable__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
enable__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
enable__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
enable__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
enable__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
enable__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
enable__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
enable__0__PC EQU CYREG_PRT1_PC
enable__0__PC2 EQU CYREG_PRT1_PC2
enable__0__PORT EQU 1
enable__0__PS EQU CYREG_PRT1_PS
enable__0__SHIFT EQU 1
enable__DR EQU CYREG_PRT1_DR
enable__INTCFG EQU CYREG_PRT1_INTCFG
enable__INTSTAT EQU CYREG_PRT1_INTSTAT
enable__MASK EQU 0x02
enable__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
enable__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
enable__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
enable__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
enable__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
enable__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
enable__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
enable__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
enable__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
enable__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
enable__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
enable__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
enable__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
enable__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
enable__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
enable__PC EQU CYREG_PRT1_PC
enable__PC2 EQU CYREG_PRT1_PC2
enable__PORT EQU 1
enable__PS EQU CYREG_PRT1_PS
enable__SHIFT EQU 1

; isense
isense__0__DM__MASK EQU 0x1C0
isense__0__DM__SHIFT EQU 6
isense__0__DR EQU CYREG_PRT2_DR
isense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
isense__0__HSIOM_MASK EQU 0x00000F00
isense__0__HSIOM_SHIFT EQU 8
isense__0__INTCFG EQU CYREG_PRT2_INTCFG
isense__0__INTSTAT EQU CYREG_PRT2_INTSTAT
isense__0__MASK EQU 0x04
isense__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
isense__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
isense__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
isense__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
isense__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
isense__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
isense__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
isense__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
isense__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
isense__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
isense__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
isense__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
isense__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
isense__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
isense__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
isense__0__PC EQU CYREG_PRT2_PC
isense__0__PC2 EQU CYREG_PRT2_PC2
isense__0__PORT EQU 2
isense__0__PS EQU CYREG_PRT2_PS
isense__0__SHIFT EQU 2
isense__DR EQU CYREG_PRT2_DR
isense__INTCFG EQU CYREG_PRT2_INTCFG
isense__INTSTAT EQU CYREG_PRT2_INTSTAT
isense__MASK EQU 0x04
isense__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
isense__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
isense__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
isense__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
isense__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
isense__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
isense__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
isense__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
isense__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
isense__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
isense__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
isense__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
isense__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
isense__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
isense__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
isense__PC EQU CYREG_PRT2_PC
isense__PC2 EQU CYREG_PRT2_PC2
isense__PORT EQU 2
isense__PS EQU CYREG_PRT2_PS
isense__SHIFT EQU 2

; pwmClk
pwmClk__DIVIDER_MASK EQU 0x0000FFFF
pwmClk__ENABLE EQU CYREG_CLK_DIVIDER_C00
pwmClk__ENABLE_MASK EQU 0x80000000
pwmClk__MASK EQU 0x80000000
pwmClk__REGISTER EQU CYREG_CLK_DIVIDER_C00

; pwmISR
pwmISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
pwmISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
pwmISR__INTC_MASK EQU 0x10000
pwmISR__INTC_NUMBER EQU 16
pwmISR__INTC_PRIOR_MASK EQU 0xC0
pwmISR__INTC_PRIOR_NUM EQU 3
pwmISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
pwmISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
pwmISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B00

; PWM_MOT_cy_m0s8_tcpwm_1
PWM_MOT_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_MOT_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_MOT_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_MOT_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_MOT_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_MOT_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_MOT_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_MOT_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_MOT_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_MOT_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_MOT_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_MOT_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_MOT_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_MOT_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_MOT_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; TX_SEND_cy_m0s8_tcpwm_1
TX_SEND_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
TX_SEND_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
TX_SEND_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
TX_SEND_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
TX_SEND_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
TX_SEND_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
TX_SEND_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
TX_SEND_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
TX_SEND_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
TX_SEND_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
TX_SEND_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
TX_SEND_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
TX_SEND_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; Counter_1_CounterUDB
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sCTRLReg_ctrlreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sCTRLReg_ctrlreg__0__POS EQU 0
Counter_1_CounterUDB_sCTRLReg_ctrlreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sCTRLReg_ctrlreg__1__POS EQU 1
Counter_1_CounterUDB_sCTRLReg_ctrlreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sCTRLReg_ctrlreg__2__POS EQU 2
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x87
Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_1_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_1_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_1_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_1_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Counter_1_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_1_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_1_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_1_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03

; direction
direction__0__DM__MASK EQU 0xE00000
direction__0__DM__SHIFT EQU 21
direction__0__DR EQU CYREG_PRT0_DR
direction__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
direction__0__HSIOM_MASK EQU 0xF0000000
direction__0__HSIOM_SHIFT EQU 28
direction__0__INTCFG EQU CYREG_PRT0_INTCFG
direction__0__INTSTAT EQU CYREG_PRT0_INTSTAT
direction__0__MASK EQU 0x80
direction__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
direction__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
direction__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
direction__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
direction__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
direction__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
direction__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
direction__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
direction__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
direction__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
direction__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
direction__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
direction__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
direction__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
direction__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
direction__0__PC EQU CYREG_PRT0_PC
direction__0__PC2 EQU CYREG_PRT0_PC2
direction__0__PORT EQU 0
direction__0__PS EQU CYREG_PRT0_PS
direction__0__SHIFT EQU 7
direction__DR EQU CYREG_PRT0_DR
direction__INTCFG EQU CYREG_PRT0_INTCFG
direction__INTSTAT EQU CYREG_PRT0_INTSTAT
direction__MASK EQU 0x80
direction__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
direction__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
direction__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
direction__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
direction__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
direction__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
direction__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
direction__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
direction__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
direction__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
direction__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
direction__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
direction__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
direction__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
direction__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
direction__PC EQU CYREG_PRT0_PC
direction__PC2 EQU CYREG_PRT0_PC2
direction__PORT EQU 0
direction__PS EQU CYREG_PRT0_PS
direction__SHIFT EQU 7

; Miscellaneous
Cyclk12__DIVIDER_MASK EQU 0x0000FFFF
Cyclk12__ENABLE EQU CYREG_CLK_DIVIDER_A00
Cyclk12__ENABLE_MASK EQU 0x80000000
Cyclk12__MASK EQU 0x80000000
Cyclk12__REGISTER EQU CYREG_CLK_DIVIDER_A00
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04A61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x20
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0100
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD EQU 5
CYDEV_VDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
