// Seed: 3991016985
module module_0;
  id_1 :
  assert property (@(posedge id_1 or posedge id_1) id_1)
  else;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    output wor id_5,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    output wor id_10#(
        .id_14(1 + -1),
        .id_15(1)
    ),
    input uwire id_11,
    output uwire id_12
);
  wire [-1 : 1] id_16;
  module_0 modCall_1 ();
  wire id_17;
  wire id_18;
endmodule
