// Seed: 1202255076
module module_0 ();
  logic id_1;
  assign id_1 = id_1 - id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri id_4;
  input wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  wire id_5;
  module_0 modCall_1 ();
  assign id_4 = -1'b0 | id_1[-1==?-1];
endmodule
module module_0 (
    output supply0 module_2,
    input tri id_1
);
  pullup (id_1, 1);
  wire id_3;
  assign  {  1  ,  -1  ,  -1  ,  id_3  ,  1  ,  (  id_1  )  ,  1  &&  id_1  , "" ,  id_1  ,  id_3  ,  -1  ,  1 'h0 ,  -1 'b0 ,  id_1  ==  -1  ,  id_3  ,  id_1  ,  -1 'b0 ,  id_1  ,  1  ==?  1 'h0 }  =  ~|  id_1  ;
  module_0 modCall_1 ();
  assign id_3 = id_1;
endmodule
