// Seed: 1968262247
module module_0 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input uwire id_6
);
  parameter id_8 = -1'h0;
  xnor primCall (id_2, id_3, id_6, id_8);
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd5
) (
    output supply0 _id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  logic [id_0 : -1] id_5, id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  module_2 modCall_1 ();
  inout wire id_1;
  not primCall (id_1, id_3);
endmodule
