<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Uart Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Uart Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___u_a_r_t.html">Universal Asynchronous Receiver Transmitter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> hardware registers.  
 <a href="struct_uart.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__uart_8h_source.html">component_uart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aeab0f2c902700600e94f5fa49c2c6a95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#aeab0f2c902700600e94f5fa49c2c6a95">UART_CR</a></td></tr>
<tr class="memdesc:aeab0f2c902700600e94f5fa49c2c6a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0000) Control Register  <a href="#aeab0f2c902700600e94f5fa49c2c6a95">More...</a><br /></td></tr>
<tr class="separator:aeab0f2c902700600e94f5fa49c2c6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191b5259fff7bb1c1cfad7fd896f8508"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a191b5259fff7bb1c1cfad7fd896f8508">UART_MR</a></td></tr>
<tr class="memdesc:a191b5259fff7bb1c1cfad7fd896f8508"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0004) Mode Register  <a href="#a191b5259fff7bb1c1cfad7fd896f8508">More...</a><br /></td></tr>
<tr class="separator:a191b5259fff7bb1c1cfad7fd896f8508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ad03a6871c482693ecb8d594c8a749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a54ad03a6871c482693ecb8d594c8a749">UART_IER</a></td></tr>
<tr class="memdesc:a54ad03a6871c482693ecb8d594c8a749"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0008) Interrupt Enable Register  <a href="#a54ad03a6871c482693ecb8d594c8a749">More...</a><br /></td></tr>
<tr class="separator:a54ad03a6871c482693ecb8d594c8a749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31772162c5c19ad27a9ab7a6763a9b95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a31772162c5c19ad27a9ab7a6763a9b95">UART_IDR</a></td></tr>
<tr class="memdesc:a31772162c5c19ad27a9ab7a6763a9b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x000C) Interrupt Disable Register  <a href="#a31772162c5c19ad27a9ab7a6763a9b95">More...</a><br /></td></tr>
<tr class="separator:a31772162c5c19ad27a9ab7a6763a9b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e04d7070c01ca269e68415c7d2f67b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#aa0e04d7070c01ca269e68415c7d2f67b">UART_IMR</a></td></tr>
<tr class="memdesc:aa0e04d7070c01ca269e68415c7d2f67b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0010) Interrupt Mask Register  <a href="#aa0e04d7070c01ca269e68415c7d2f67b">More...</a><br /></td></tr>
<tr class="separator:aa0e04d7070c01ca269e68415c7d2f67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df7411deb697c13bee55b04de3583d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a1df7411deb697c13bee55b04de3583d1">UART_SR</a></td></tr>
<tr class="memdesc:a1df7411deb697c13bee55b04de3583d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0014) Status Register  <a href="#a1df7411deb697c13bee55b04de3583d1">More...</a><br /></td></tr>
<tr class="separator:a1df7411deb697c13bee55b04de3583d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6e997fb1e74c9959a16356ef173dc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#aff6e997fb1e74c9959a16356ef173dc8">UART_RHR</a></td></tr>
<tr class="memdesc:aff6e997fb1e74c9959a16356ef173dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0018) Receive Holding Register  <a href="#aff6e997fb1e74c9959a16356ef173dc8">More...</a><br /></td></tr>
<tr class="separator:aff6e997fb1e74c9959a16356ef173dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44310151519797050b872f07d82461f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#aa44310151519797050b872f07d82461f">UART_THR</a></td></tr>
<tr class="memdesc:aa44310151519797050b872f07d82461f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x001C) Transmit Holding Register  <a href="#aa44310151519797050b872f07d82461f">More...</a><br /></td></tr>
<tr class="separator:aa44310151519797050b872f07d82461f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55626a9bb6b29e2d7001235f256eb35b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a55626a9bb6b29e2d7001235f256eb35b">UART_BRGR</a></td></tr>
<tr class="memdesc:a55626a9bb6b29e2d7001235f256eb35b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0020) Baud Rate Generator Register  <a href="#a55626a9bb6b29e2d7001235f256eb35b">More...</a><br /></td></tr>
<tr class="separator:a55626a9bb6b29e2d7001235f256eb35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af051150a852c24c3b17b0aa23453ebb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#af051150a852c24c3b17b0aa23453ebb8">Reserved1</a> [55]</td></tr>
<tr class="separator:af051150a852c24c3b17b0aa23453ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c44194fed1516a58ea2e05e772ff54c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a8c44194fed1516a58ea2e05e772ff54c">UART_RPR</a></td></tr>
<tr class="memdesc:a8c44194fed1516a58ea2e05e772ff54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x100) Receive Pointer Register  <a href="#a8c44194fed1516a58ea2e05e772ff54c">More...</a><br /></td></tr>
<tr class="separator:a8c44194fed1516a58ea2e05e772ff54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3830519a820f1b73cb212cf54e3c69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#ade3830519a820f1b73cb212cf54e3c69">UART_RCR</a></td></tr>
<tr class="memdesc:ade3830519a820f1b73cb212cf54e3c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x104) Receive Counter Register  <a href="#ade3830519a820f1b73cb212cf54e3c69">More...</a><br /></td></tr>
<tr class="separator:ade3830519a820f1b73cb212cf54e3c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0641f3088a7627b5a35055f7b3a903"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#abf0641f3088a7627b5a35055f7b3a903">UART_TPR</a></td></tr>
<tr class="memdesc:abf0641f3088a7627b5a35055f7b3a903"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x108) Transmit Pointer Register  <a href="#abf0641f3088a7627b5a35055f7b3a903">More...</a><br /></td></tr>
<tr class="separator:abf0641f3088a7627b5a35055f7b3a903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db7dd32ebb099c55bc22c5174690e87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a0db7dd32ebb099c55bc22c5174690e87">UART_TCR</a></td></tr>
<tr class="memdesc:a0db7dd32ebb099c55bc22c5174690e87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x10C) Transmit Counter Register  <a href="#a0db7dd32ebb099c55bc22c5174690e87">More...</a><br /></td></tr>
<tr class="separator:a0db7dd32ebb099c55bc22c5174690e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b904073343bc41bd6cc1a5b4a6fa7a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a4b904073343bc41bd6cc1a5b4a6fa7a3">UART_RNPR</a></td></tr>
<tr class="memdesc:a4b904073343bc41bd6cc1a5b4a6fa7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x110) Receive Next Pointer Register  <a href="#a4b904073343bc41bd6cc1a5b4a6fa7a3">More...</a><br /></td></tr>
<tr class="separator:a4b904073343bc41bd6cc1a5b4a6fa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ccd07083d832d63b640d0974e7f11e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a77ccd07083d832d63b640d0974e7f11e">UART_RNCR</a></td></tr>
<tr class="memdesc:a77ccd07083d832d63b640d0974e7f11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x114) Receive Next Counter Register  <a href="#a77ccd07083d832d63b640d0974e7f11e">More...</a><br /></td></tr>
<tr class="separator:a77ccd07083d832d63b640d0974e7f11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d31069d51c16bd81a756fbb6108d187"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#a8d31069d51c16bd81a756fbb6108d187">UART_TNPR</a></td></tr>
<tr class="memdesc:a8d31069d51c16bd81a756fbb6108d187"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x118) Transmit Next Pointer Register  <a href="#a8d31069d51c16bd81a756fbb6108d187">More...</a><br /></td></tr>
<tr class="separator:a8d31069d51c16bd81a756fbb6108d187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4765fce310e1946f16771a1d44851b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#af4765fce310e1946f16771a1d44851b9">UART_TNCR</a></td></tr>
<tr class="memdesc:af4765fce310e1946f16771a1d44851b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x11C) Transmit Next Counter Register  <a href="#af4765fce310e1946f16771a1d44851b9">More...</a><br /></td></tr>
<tr class="separator:af4765fce310e1946f16771a1d44851b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46c65534fbb682370b9b895b0cdcb94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#ac46c65534fbb682370b9b895b0cdcb94">UART_PTCR</a></td></tr>
<tr class="memdesc:ac46c65534fbb682370b9b895b0cdcb94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x120) Transfer Control Register  <a href="#ac46c65534fbb682370b9b895b0cdcb94">More...</a><br /></td></tr>
<tr class="separator:ac46c65534fbb682370b9b895b0cdcb94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87cd06a5dfd7b6daa7b69a65a192f6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uart.html#ac87cd06a5dfd7b6daa7b69a65a192f6c">UART_PTSR</a></td></tr>
<tr class="memdesc:ac87cd06a5dfd7b6daa7b69a65a192f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x124) Transfer Status Register  <a href="#ac87cd06a5dfd7b6daa7b69a65a192f6c">More...</a><br /></td></tr>
<tr class="separator:ac87cd06a5dfd7b6daa7b69a65a192f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00046">46</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="af051150a852c24c3b17b0aa23453ebb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af051150a852c24c3b17b0aa23453ebb8">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[55]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00056">56</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a55626a9bb6b29e2d7001235f256eb35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55626a9bb6b29e2d7001235f256eb35b">&#9670;&nbsp;</a></span>UART_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_BRGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0020) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00055">55</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="aeab0f2c902700600e94f5fa49c2c6a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab0f2c902700600e94f5fa49c2c6a95">&#9670;&nbsp;</a></span>UART_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UART_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0000) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00047">47</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a31772162c5c19ad27a9ab7a6763a9b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31772162c5c19ad27a9ab7a6763a9b95">&#9670;&nbsp;</a></span>UART_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UART_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x000C) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00050">50</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a54ad03a6871c482693ecb8d594c8a749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ad03a6871c482693ecb8d594c8a749">&#9670;&nbsp;</a></span>UART_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UART_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0008) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00049">49</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="aa0e04d7070c01ca269e68415c7d2f67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e04d7070c01ca269e68415c7d2f67b">&#9670;&nbsp;</a></span>UART_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UART_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0010) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00051">51</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a191b5259fff7bb1c1cfad7fd896f8508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191b5259fff7bb1c1cfad7fd896f8508">&#9670;&nbsp;</a></span>UART_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0004) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00048">48</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ac46c65534fbb682370b9b895b0cdcb94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac46c65534fbb682370b9b895b0cdcb94">&#9670;&nbsp;</a></span>UART_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UART_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00065">65</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ac87cd06a5dfd7b6daa7b69a65a192f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87cd06a5dfd7b6daa7b69a65a192f6c">&#9670;&nbsp;</a></span>UART_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UART_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00066">66</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="ade3830519a820f1b73cb212cf54e3c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade3830519a820f1b73cb212cf54e3c69">&#9670;&nbsp;</a></span>UART_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x104) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00058">58</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="aff6e997fb1e74c9959a16356ef173dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6e997fb1e74c9959a16356ef173dc8">&#9670;&nbsp;</a></span>UART_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UART_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0018) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00053">53</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a77ccd07083d832d63b640d0974e7f11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77ccd07083d832d63b640d0974e7f11e">&#9670;&nbsp;</a></span>UART_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x114) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00062">62</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a4b904073343bc41bd6cc1a5b4a6fa7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b904073343bc41bd6cc1a5b4a6fa7a3">&#9670;&nbsp;</a></span>UART_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x110) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00061">61</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a8c44194fed1516a58ea2e05e772ff54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c44194fed1516a58ea2e05e772ff54c">&#9670;&nbsp;</a></span>UART_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x100) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00057">57</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a1df7411deb697c13bee55b04de3583d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df7411deb697c13bee55b04de3583d1">&#9670;&nbsp;</a></span>UART_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> UART_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x0014) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00052">52</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a0db7dd32ebb099c55bc22c5174690e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db7dd32ebb099c55bc22c5174690e87">&#9670;&nbsp;</a></span>UART_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x10C) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00060">60</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="aa44310151519797050b872f07d82461f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44310151519797050b872f07d82461f">&#9670;&nbsp;</a></span>UART_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> UART_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x001C) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00054">54</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="af4765fce310e1946f16771a1d44851b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4765fce310e1946f16771a1d44851b9">&#9670;&nbsp;</a></span>UART_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x11C) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00064">64</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="a8d31069d51c16bd81a756fbb6108d187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d31069d51c16bd81a756fbb6108d187">&#9670;&nbsp;</a></span>UART_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x118) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00063">63</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<a id="abf0641f3088a7627b5a35055f7b3a903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0641f3088a7627b5a35055f7b3a903">&#9670;&nbsp;</a></span>UART_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UART_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uart.html" title="Uart hardware registers. ">Uart</a> Offset: 0x108) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__uart_8h_source.html#l00059">59</a> of file <a class="el" href="component__uart_8h_source.html">component_uart.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__uart_8h_source.html">component_uart.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
