Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1218
design__instance__area,24775
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,7
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0030271937139332294
power__switching__total,0.0012201552744954824
power__leakage__total,1.1822874768085967E-7
power__total,0.004247467033565044
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2798376887198784
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2739992477128572
timing__hold__ws__corner:nom_tt_025C_3v30,1.0348251437544569
timing__setup__ws__corner:nom_tt_025C_3v30,7.323334146386685
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.034825
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,10.428992
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,0
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,7
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.30630274184016587
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.2958886275300457
timing__hold__ws__corner:nom_ss_125C_3v00,2.339820181612508
timing__setup__ws__corner:nom_ss_125C_3v00,-1.0346515048684946
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-28.49296168542518
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-1.0346515048684946
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.339820
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,52
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-1.034652
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,32
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,7
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2681383246889516
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.26424871372332287
timing__hold__ws__corner:nom_ff_n40C_3v60,0.47671523633484725
timing__setup__ws__corner:nom_ff_n40C_3v60,10.28890957111084
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.476715
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,4
design__max_fanout_violation__count,7
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.26687322551661175
clock__skew__worst_setup,0.2633188464027496
timing__hold__ws,0.4718812141266114
timing__setup__ws,-1.3916157509121314
timing__hold__tns,0.0
timing__setup__tns,-48.97252164629648
timing__hold__wns,0
timing__setup__wns,-1.3916157509121314
timing__hold_vio__count,0
timing__hold_r2r__ws,0.471881
timing__hold_r2r_vio__count,0
timing__setup_vio__count,136
timing__setup_r2r__ws,-1.391616
timing__setup_r2r_vio__count,90
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1218
design__instance__area__stdcell,24775
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.476746
design__instance__utilization__stdcell,0.476746
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,8
design__instance__count__class:inverter,31
design__instance__count__class:sequential_cell,144
design__instance__count__class:multi_input_combinational_cell,511
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22584.5
design__violations,0
design__instance__count__class:timing_repair_buffer,53
design__instance__count__class:clock_buffer,20
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,798
route__net__special,2
route__drc_errors__iter:1,111
route__wirelength__iter:1,25184
route__drc_errors__iter:2,22
route__wirelength__iter:2,25060
route__drc_errors__iter:3,11
route__wirelength__iter:3,24906
route__drc_errors__iter:4,0
route__wirelength__iter:4,24905
route__drc_errors,0
route__wirelength,24905
route__vias,4874
route__vias__singlecut,4874
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,460.21
design__instance__count__class:fill_cell,1272
timing__unannotated_net__count__corner:nom_tt_025C_3v30,15
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,15
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,15
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,7
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.27772604446731997
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.27241151772043676
timing__hold__ws__corner:min_tt_025C_3v30,1.0269333452053186
timing__setup__ws__corner:min_tt_025C_3v30,7.541965487828125
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.026933
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,10.482432
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,15
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,0
design__max_fanout_violation__count__corner:min_ss_125C_3v00,7
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3016169344099092
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.29282552211847435
timing__hold__ws__corner:min_ss_125C_3v00,2.324792646415384
timing__setup__ws__corner:min_ss_125C_3v00,-0.7277396669042174
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-14.502673250585449
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-0.7277396669042174
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.324793
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,32
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-0.727740
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,26
timing__unannotated_net__count__corner:min_ss_125C_3v00,15
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,7
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.26687322551661175
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2633188464027496
timing__hold__ws__corner:min_ff_n40C_3v60,0.4718812141266114
timing__setup__ws__corner:min_ff_n40C_3v60,10.292540444593264
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.471881
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,15
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,7
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.28337885617937386
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2758991724286318
timing__hold__ws__corner:max_tt_025C_3v30,1.0442556004369394
timing__setup__ws__corner:max_tt_025C_3v30,7.054871553298645
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.044256
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,10.363871
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,15
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,4
design__max_fanout_violation__count__corner:max_ss_125C_3v00,7
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.3136044568350272
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.2995319355106954
timing__hold__ws__corner:max_ss_125C_3v00,2.35779047404193
timing__setup__ws__corner:max_ss_125C_3v00,-1.3916157509121314
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-48.97252164629648
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-1.3916157509121314
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.357790
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,52
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-1.391616
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,32
timing__unannotated_net__count__corner:max_ss_125C_3v00,15
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,7
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.26988304022149395
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.26539612925172407
timing__hold__ws__corner:max_ff_n40C_3v60,0.4825024960589857
timing__setup__ws__corner:max_ff_n40C_3v60,10.284404730038716
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.482502
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,15
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00011017
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000981774
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000259345
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000981774
design_powergrid__voltage__worst,0.0000981774
design_powergrid__voltage__worst__net:VPWR,3.29989
design_powergrid__drop__worst,0.00011017
design_powergrid__drop__worst__net:VPWR,0.00011017
design_powergrid__voltage__worst__net:VGND,0.0000981774
design_powergrid__drop__worst__net:VGND,0.0000981774
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00002610000000000000083062896838459465698178973980247974395751953125
ir__drop__worst,0.000110000000000000003916138247017642015634919516742229461669921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
