Pipelined clock divider with enable