{
  "version": 2,
  "dgSpecHash": "1ktDmiCEbxbFI9hmEkbwlzBM+hFFaiRoCg/6gLyldJdFq6ZqfRdqBlFl6jU8SFW9OQxgaUuvgUOUz7Vl3yaylw==",
  "success": true,
  "projectFilePath": "C:\\Users\\alpag\\source\\repos\\VerilogHDL\\VerilogHDL\\VerilogHDL.csproj",
  "expectedPackageFiles": [],
  "logs": []
}