library ieee;
use ieee.std_logic_1164.all;

entity Parity_Gen is
port(

);
end;

architecture one of Parity_Gen is
begin

end;