<!-- Created Thu Jul 23 13:27:39 2020 from ITL Source digital/u27_connect_c -->
<Test name="u27_connect_c"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u40_u27"><ChainTCK><node name="SF_JTAG_TCK" /><opensCoverage>Full</opensCoverage>
</ChainTCK>
<ChainTMS><node name="SF_JTAG_TMS" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="SF_JTAG_TDI" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="SF_JTAG_TDO" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="SF_JTAG_TRST" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="BMFPGA_BUF_SPI_FLSH_SEL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u27"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="R14"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="N11"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="P16"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="P14"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="N13"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<Pin name="J1"><node name="CLK100M_BMCFPGA_PE_AC_DP" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="J2"><node name="CLK100M_BMCFPGA_PE_AC_DN" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H3"><node name="BMC_FW_SPI_CS2_FPGA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H4"><node name="BM_FPGA_SPI_STD_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G3"><node name="BM_FPGA_SPI_UBOOT_CS0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G2"><node name="BM_FPGA_SPI_FLSH_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G1"><node name="BM_FPGA_SPI_FLSH_MOSI" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F2"><node name="SRT_BM_FPGA_SPI_FLSH_MISO" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F4"><node name="BM_FPGA_SPI_FLSH_CS0_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F3"><node name="BMC_SRST_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F15"><node name="BMCFPGA_TP5" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="F14"><node name="BMCFPGA_TP6" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G13"><node name="X86_BMCFPGA_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H11"><node name="FLASH_BMC_GOLDEN_N" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H13"><node name="P2PM2_BMC_FPGA_CLK1_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H12"><node name="P2PM2_BMC_FPGA_DATA1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="G16"><node name="BMCPHY_RESET_L" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="H16"><node name="BM_FPGA_SPI_GOLD_WP_L" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u40"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="W20"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="V20"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="W22"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="Y21"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="Y22"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
</Device>
</Test>
