# hdl-examples
Example HDL that I've developed.

## Modules
A list of modules that have been implemented and verified.

* RAM Simple Dual Port
* FIFO Synchronous
* AXI-Stream Skid Buffer
* CDC Pulse Open Loop

## Testbenches
### Requirements
* [Python](https://www.python.org/) [>= 3.10](https://www.python.org/downloads/release/python-31018/)
* [hdldepends](https://github.com/pevhall/hdldepends)
* [hdlworkflow](https://github.com/scottshuynh/hdlworkflow)
* [cocotb](https://docs.cocotb.org/en/development/index.html)