{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 13:43:13 2015 " "Info: Processing started: Wed Dec 23 13:43:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMPmux JMPMux DP.v(6) " "Info (10281): Verilog HDL Declaration information at DP.v(6): object \"JMPmux\" differs only in case from object \"JMPMux\" in the same scope" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ProcessorTestBench/DP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ProcessorTestBench/DP.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Info: Found entity 1: DP" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ProcessorTestBench/EC2_microprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ProcessorTestBench/EC2_microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 EC2_microprocessor " "Info: Found entity 1: EC2_microprocessor" {  } { { "../ProcessorTestBench/EC2_microprocessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/EC2_microprocessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../HardwareProcessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../HardwareProcessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 HardwareProcessor " "Info: Found entity 1: HardwareProcessor" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Part1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Part1 " "Info: Found entity 1: Part1" {  } { { "Part1.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/Part1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub CU.v(5) " "Info (10281): Verilog HDL Declaration information at CU.v(5): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt CU.v(6) " "Info (10281): Verilog HDL Declaration information at CU.v(6): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CUFPGA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CUFPGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 CUFPGA " "Info: Found entity 1: CUFPGA" {  } { { "CUFPGA.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CUFPGA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8bit " "Info: Found entity 1: register8bit" {  } { { "register8bit.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/register8bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Info: Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/addsub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2 " "Info: Found entity 1: mux1_2" {  } { { "mux1_2.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/mux1_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_4 " "Info: Found entity 1: mux2_4" {  } { { "mux2_4.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/mux2_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider25M_4Hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ClockDivider25M_4Hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider25M_4Hz " "Info: Found entity 1: ClockDivider25M_4Hz" {  } { { "ClockDivider25M_4Hz.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/ClockDivider25M_4Hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Aregister.v(13) " "Warning (10273): Verilog HDL warning at Aregister.v(13): extended using \"x\" or \"z\"" {  } { { "Aregister.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/Aregister.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Aregister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Aregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aregister " "Info: Found entity 1: Aregister" {  } { { "Aregister.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/Aregister.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "JMPmux JMPMux IRregiester.v(5) " "Info (10281): Verilog HDL Declaration information at IRregiester.v(5): object \"JMPmux\" differs only in case from object \"JMPMux\" in the same scope" {  } { { "IRregiester.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/IRregiester.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IRregiester.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IRregiester.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRregiester " "Info: Found entity 1: IRregiester" {  } { { "IRregiester.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/IRregiester.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "storeRAM.v(10) " "Warning (10268): Verilog HDL information at storeRAM.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "storeRAM.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/storeRAM.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storeRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 storeRAM " "Info: Found entity 1: storeRAM" {  } { { "storeRAM.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/storeRAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCKOUT HardwareProcessor.v(34) " "Warning (10236): Verilog HDL Implicit Net warning at HardwareProcessor.v(34): created implicit net for \"CLOCKOUT\"" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Aregister.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at Aregister.v(13): instance has no name" {  } { { "Aregister.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/Aregister.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareProcessor " "Info: Elaborating entity \"HardwareProcessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] HardwareProcessor.v(5) " "Warning (10034): Output port \"LEDG\[3\]\" at HardwareProcessor.v(5) has no driver" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] HardwareProcessor.v(5) " "Warning (10034): Output port \"LEDG\[2\]\" at HardwareProcessor.v(5) has no driver" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] HardwareProcessor.v(5) " "Warning (10034): Output port \"LEDG\[1\]\" at HardwareProcessor.v(5) has no driver" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] HardwareProcessor.v(5) " "Warning (10034): Output port \"LEDG\[0\]\" at HardwareProcessor.v(5) has no driver" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Part1 Part1:Clockdiv " "Info: Elaborating entity \"Part1\" for hierarchy \"Part1:Clockdiv\"" {  } { { "../HardwareProcessor.v" "Clockdiv" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "value Part1.v(6) " "Warning (10036): Verilog HDL or VHDL warning at Part1.v(6): object \"value\" assigned a value but never read" {  } { { "Part1.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/Part1.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EC2_microprocessor EC2_microprocessor:ProcessorH " "Info: Elaborating entity \"EC2_microprocessor\" for hierarchy \"EC2_microprocessor:ProcessorH\"" {  } { { "../HardwareProcessor.v" "ProcessorH" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU EC2_microprocessor:ProcessorH\|CU:ControlUnit " "Info: Elaborating entity \"CU\" for hierarchy \"EC2_microprocessor:ProcessorH\|CU:ControlUnit\"" {  } { { "../ProcessorTestBench/EC2_microprocessor.v" "ControlUnit" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/EC2_microprocessor.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRload CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"IRload\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMPmux CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"JMPmux\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCload CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"PCload\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Meminst CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Meminst\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWr CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"MemWr\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Asel CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Asel\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Aload CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Aload\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sub CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Sub\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Halt CU.v(37) " "Warning (10240): Verilog HDL Always Construct warning at CU.v(37): inferring latch(es) for variable \"Halt\", which holds its previous value in one or more paths through the always construct" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Halt CU.v(37) " "Info (10041): Inferred latch for \"Halt\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sub CU.v(37) " "Info (10041): Inferred latch for \"Sub\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Aload CU.v(37) " "Info (10041): Inferred latch for \"Aload\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Asel\[0\] CU.v(37) " "Info (10041): Inferred latch for \"Asel\[0\]\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Asel\[1\] CU.v(37) " "Info (10041): Inferred latch for \"Asel\[1\]\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr CU.v(37) " "Info (10041): Inferred latch for \"MemWr\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Meminst CU.v(37) " "Info (10041): Inferred latch for \"Meminst\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCload CU.v(37) " "Info (10041): Inferred latch for \"PCload\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMPmux CU.v(37) " "Info (10041): Inferred latch for \"JMPmux\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRload CU.v(37) " "Info (10041): Inferred latch for \"IRload\" at CU.v(37)" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP EC2_microprocessor:ProcessorH\|DP:DataPath " "Info: Elaborating entity \"DP\" for hierarchy \"EC2_microprocessor:ProcessorH\|DP:DataPath\"" {  } { { "../ProcessorTestBench/EC2_microprocessor.v" "DataPath" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/EC2_microprocessor.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[4\] DP.v(12) " "Warning (10034): Output port \"addr\[4\]\" at DP.v(12) has no driver" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[3\] DP.v(12) " "Warning (10034): Output port \"addr\[3\]\" at DP.v(12) has no driver" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[2\] DP.v(12) " "Warning (10034): Output port \"addr\[2\]\" at DP.v(12) has no driver" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[1\] DP.v(12) " "Warning (10034): Output port \"addr\[1\]\" at DP.v(12) has no driver" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr\[0\] DP.v(12) " "Warning (10034): Output port \"addr\[0\]\" at DP.v(12) has no driver" {  } { { "../ProcessorTestBench/DP.v" "" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bit EC2_microprocessor:ProcessorH\|DP:DataPath\|register8bit:IRreg " "Info: Elaborating entity \"register8bit\" for hierarchy \"EC2_microprocessor:ProcessorH\|DP:DataPath\|register8bit:IRreg\"" {  } { { "../ProcessorTestBench/DP.v" "IRreg" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1_2 EC2_microprocessor:ProcessorH\|DP:DataPath\|mux1_2:JMPMux " "Info: Elaborating entity \"mux1_2\" for hierarchy \"EC2_microprocessor:ProcessorH\|DP:DataPath\|mux1_2:JMPMux\"" {  } { { "../ProcessorTestBench/DP.v" "JMPMux" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bit EC2_microprocessor:ProcessorH\|DP:DataPath\|register8bit:PCreg " "Info: Elaborating entity \"register8bit\" for hierarchy \"EC2_microprocessor:ProcessorH\|DP:DataPath\|register8bit:PCreg\"" {  } { { "../ProcessorTestBench/DP.v" "PCreg" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter EC2_microprocessor:ProcessorH\|DP:DataPath\|counter:Incr " "Info: Elaborating entity \"counter\" for hierarchy \"EC2_microprocessor:ProcessorH\|DP:DataPath\|counter:Incr\"" {  } { { "../ProcessorTestBench/DP.v" "Incr" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storeRAM EC2_microprocessor:ProcessorH\|DP:DataPath\|storeRAM:RAM32 " "Info: Elaborating entity \"storeRAM\" for hierarchy \"EC2_microprocessor:ProcessorH\|DP:DataPath\|storeRAM:RAM32\"" {  } { { "../ProcessorTestBench/DP.v" "RAM32" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "storeRAM.v(40) " "Warning (10027): Verilog HDL or VHDL warning at the storeRAM.v(40): index expression is not wide enough to address all of the elements in the array" {  } { { "storeRAM.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/storeRAM.v" 40 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_4 EC2_microprocessor:ProcessorH\|DP:DataPath\|mux2_4:muxA " "Info: Elaborating entity \"mux2_4\" for hierarchy \"EC2_microprocessor:ProcessorH\|DP:DataPath\|mux2_4:muxA\"" {  } { { "../ProcessorTestBench/DP.v" "muxA" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub EC2_microprocessor:ProcessorH\|DP:DataPath\|addsub:AddSub " "Info: Elaborating entity \"addsub\" for hierarchy \"EC2_microprocessor:ProcessorH\|DP:DataPath\|addsub:AddSub\"" {  } { { "../ProcessorTestBench/DP.v" "AddSub" { Text "C:/Users/D203C-01/Desktop/processor/ProcessorTestBench/DP.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataa addsub.v(11) " "Warning (10235): Verilog HDL Always Construct warning at addsub.v(11): variable \"dataa\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addsub.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/addsub.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datab addsub.v(11) " "Warning (10235): Verilog HDL Always Construct warning at addsub.v(11): variable \"datab\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addsub.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/addsub.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataa addsub.v(13) " "Warning (10235): Verilog HDL Always Construct warning at addsub.v(13): variable \"dataa\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addsub.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/addsub.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datab addsub.v(13) " "Warning (10235): Verilog HDL Always Construct warning at addsub.v(13): variable \"datab\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "addsub.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/addsub.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 Clockdiv 1 10 " "Warning (12030): Port \"ordered port 1\" on the entity instantiation of \"Clockdiv\" is connected to a signal of width 1. The formal width of the signal in the module is 10.  The extra bits will be left dangling without any fan-out logic." {  } { { "../HardwareProcessor.v" "Clockdiv" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 34 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Halt " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Halt has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Asel\[1\] " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Asel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Asel\[0\] " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Asel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 37 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Sub " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Sub has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 5 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Aload " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Aload has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 5 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Meminst " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|Meminst has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|MemWr " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|MemWr has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|IRload " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|IRload has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 5 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|JMPmux " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|JMPmux has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[0\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "EC2_microprocessor:ProcessorH\|CU:ControlUnit\|PCload " "Warning: Latch EC2_microprocessor:ProcessorH\|CU:ControlUnit\|PCload has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal EC2_microprocessor:ProcessorH\|CU:ControlUnit\|state\[2\]" {  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "CU.v" "" { Text "C:/Users/D203C-01/Desktop/processor/practical 1/CU.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../HardwareProcessor.v" "" { Text "C:/Users/D203C-01/Desktop/processor/HardwareProcessor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/D203C-01/Desktop/processor/practical 1/lab2.map.smsg " "Info: Generated suppressed messages file C:/Users/D203C-01/Desktop/processor/practical 1/lab2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
