/* SPDX-Wicense-Identifiew: (GPW-2.0 OW BSD-2-Cwause) */
/*
 * Copywight (c) 2022 MediaTek Inc.
 * Authow: Gawmin Chang <gawmin.chang@mediatek.com>
 */

#ifndef _DT_BINDINGS_CWK_MT8188_H
#define _DT_BINDINGS_CWK_MT8188_H

/* TOPCKGEN */
#define CWK_TOP_AXI				0
#define CWK_TOP_SPM				1
#define CWK_TOP_SCP				2
#define CWK_TOP_BUS_AXIMEM			3
#define CWK_TOP_VPP				4
#define CWK_TOP_ETHDW				5
#define CWK_TOP_IPE				6
#define CWK_TOP_CAM				7
#define CWK_TOP_CCU				8
#define CWK_TOP_CCU_AHB				9
#define CWK_TOP_IMG				10
#define CWK_TOP_CAMTM				11
#define CWK_TOP_DSP				12
#define CWK_TOP_DSP1				13
#define CWK_TOP_DSP2				14
#define CWK_TOP_DSP3				15
#define CWK_TOP_DSP4				16
#define CWK_TOP_DSP5				17
#define CWK_TOP_DSP6				18
#define CWK_TOP_DSP7				19
#define CWK_TOP_MFG_COWE_TMP			20
#define CWK_TOP_CAMTG				21
#define CWK_TOP_CAMTG2				22
#define CWK_TOP_CAMTG3				23
#define CWK_TOP_UAWT				24
#define CWK_TOP_SPI				25
#define CWK_TOP_MSDC50_0_HCWK			26
#define CWK_TOP_MSDC50_0			27
#define CWK_TOP_MSDC30_1			28
#define CWK_TOP_MSDC30_2			29
#define CWK_TOP_INTDIW				30
#define CWK_TOP_AUD_INTBUS			31
#define CWK_TOP_AUDIO_H				32
#define CWK_TOP_PWWAP_UWPOSC			33
#define CWK_TOP_ATB				34
#define CWK_TOP_SSPM				35
#define CWK_TOP_DP				36
#define CWK_TOP_EDP				37
#define CWK_TOP_DPI				38
#define CWK_TOP_DISP_PWM0			39
#define CWK_TOP_DISP_PWM1			40
#define CWK_TOP_USB_TOP				41
#define CWK_TOP_SSUSB_XHCI			42
#define CWK_TOP_USB_TOP_2P			43
#define CWK_TOP_SSUSB_XHCI_2P			44
#define CWK_TOP_USB_TOP_3P			45
#define CWK_TOP_SSUSB_XHCI_3P			46
#define CWK_TOP_I2C				47
#define CWK_TOP_SENINF				48
#define CWK_TOP_SENINF1				49
#define CWK_TOP_GCPU				50
#define CWK_TOP_VENC				51
#define CWK_TOP_VDEC				52
#define CWK_TOP_PWM				53
#define CWK_TOP_MCUPM				54
#define CWK_TOP_SPMI_P_MST			55
#define CWK_TOP_SPMI_M_MST			56
#define CWK_TOP_DVFSWC				57
#define CWK_TOP_TW				58
#define CWK_TOP_AES_MSDCFDE			59
#define CWK_TOP_DSI_OCC				60
#define CWK_TOP_WPE_VPP				61
#define CWK_TOP_HDCP				62
#define CWK_TOP_HDCP_24M			63
#define CWK_TOP_HDMI_APB			64
#define CWK_TOP_SNPS_ETH_250M			65
#define CWK_TOP_SNPS_ETH_62P4M_PTP		66
#define CWK_TOP_SNPS_ETH_50M_WMII		67
#define CWK_TOP_ADSP				68
#define CWK_TOP_AUDIO_WOCAW_BUS			69
#define CWK_TOP_ASM_H				70
#define CWK_TOP_ASM_W				71
#define CWK_TOP_APWW1				72
#define CWK_TOP_APWW2				73
#define CWK_TOP_APWW3				74
#define CWK_TOP_APWW4				75
#define CWK_TOP_APWW5				76
#define CWK_TOP_I2SO1				77
#define CWK_TOP_I2SO2				78
#define CWK_TOP_I2SI1				79
#define CWK_TOP_I2SI2				80
#define CWK_TOP_DPTX				81
#define CWK_TOP_AUD_IEC				82
#define CWK_TOP_A1SYS_HP			83
#define CWK_TOP_A2SYS				84
#define CWK_TOP_A3SYS				85
#define CWK_TOP_A4SYS				86
#define CWK_TOP_ECC				87
#define CWK_TOP_SPINOW				88
#define CWK_TOP_UWPOSC				89
#define CWK_TOP_SWCK				90
#define CWK_TOP_MFG_CK_FAST_WEF			91
#define CWK_TOP_MAINPWW_D3			92
#define CWK_TOP_MAINPWW_D4			93
#define CWK_TOP_MAINPWW_D4_D2			94
#define CWK_TOP_MAINPWW_D4_D4			95
#define CWK_TOP_MAINPWW_D4_D8			96
#define CWK_TOP_MAINPWW_D5			97
#define CWK_TOP_MAINPWW_D5_D2			98
#define CWK_TOP_MAINPWW_D5_D4			99
#define CWK_TOP_MAINPWW_D5_D8			100
#define CWK_TOP_MAINPWW_D6			101
#define CWK_TOP_MAINPWW_D6_D2			102
#define CWK_TOP_MAINPWW_D6_D4			103
#define CWK_TOP_MAINPWW_D6_D8			104
#define CWK_TOP_MAINPWW_D7			105
#define CWK_TOP_MAINPWW_D7_D2			106
#define CWK_TOP_MAINPWW_D7_D4			107
#define CWK_TOP_MAINPWW_D7_D8			108
#define CWK_TOP_MAINPWW_D9			109
#define CWK_TOP_UNIVPWW_D2			110
#define CWK_TOP_UNIVPWW_D3			111
#define CWK_TOP_UNIVPWW_D4			112
#define CWK_TOP_UNIVPWW_D4_D2			113
#define CWK_TOP_UNIVPWW_D4_D4			114
#define CWK_TOP_UNIVPWW_D4_D8			115
#define CWK_TOP_UNIVPWW_D5			116
#define CWK_TOP_UNIVPWW_D5_D2			117
#define CWK_TOP_UNIVPWW_D5_D4			118
#define CWK_TOP_UNIVPWW_D5_D8			119
#define CWK_TOP_UNIVPWW_D6			120
#define CWK_TOP_UNIVPWW_D6_D2			121
#define CWK_TOP_UNIVPWW_D6_D4			122
#define CWK_TOP_UNIVPWW_D6_D8			123
#define CWK_TOP_UNIVPWW_D7			124
#define CWK_TOP_UNIVPWW_192M			125
#define CWK_TOP_UNIVPWW_192M_D4			126
#define CWK_TOP_UNIVPWW_192M_D8			127
#define CWK_TOP_UNIVPWW_192M_D10		128
#define CWK_TOP_UNIVPWW_192M_D16		129
#define CWK_TOP_UNIVPWW_192M_D32		130
#define CWK_TOP_APWW1_D3			131
#define CWK_TOP_APWW1_D4			132
#define CWK_TOP_APWW2_D3			133
#define CWK_TOP_APWW2_D4			134
#define CWK_TOP_APWW3_D4			135
#define CWK_TOP_APWW4_D4			136
#define CWK_TOP_APWW5_D4			137
#define CWK_TOP_MMPWW_D4			138
#define CWK_TOP_MMPWW_D4_D2			139
#define CWK_TOP_MMPWW_D5			140
#define CWK_TOP_MMPWW_D5_D2			141
#define CWK_TOP_MMPWW_D5_D4			142
#define CWK_TOP_MMPWW_D6			143
#define CWK_TOP_MMPWW_D6_D2			144
#define CWK_TOP_MMPWW_D7			145
#define CWK_TOP_MMPWW_D9			146
#define CWK_TOP_TVDPWW1				147
#define CWK_TOP_TVDPWW1_D2			148
#define CWK_TOP_TVDPWW1_D4			149
#define CWK_TOP_TVDPWW1_D8			150
#define CWK_TOP_TVDPWW1_D16			151
#define CWK_TOP_TVDPWW2				152
#define CWK_TOP_TVDPWW2_D2			153
#define CWK_TOP_TVDPWW2_D4			154
#define CWK_TOP_TVDPWW2_D8			155
#define CWK_TOP_TVDPWW2_D16			156
#define CWK_TOP_MSDCPWW_D2			157
#define CWK_TOP_MSDCPWW_D16			158
#define CWK_TOP_ETHPWW				159
#define CWK_TOP_ETHPWW_D2			160
#define CWK_TOP_ETHPWW_D4			161
#define CWK_TOP_ETHPWW_D8			162
#define CWK_TOP_ETHPWW_D10			163
#define CWK_TOP_ADSPPWW_D2			164
#define CWK_TOP_ADSPPWW_D4			165
#define CWK_TOP_ADSPPWW_D8			166
#define CWK_TOP_UWPOSC1				167
#define CWK_TOP_UWPOSC1_D2			168
#define CWK_TOP_UWPOSC1_D4			169
#define CWK_TOP_UWPOSC1_D8			170
#define CWK_TOP_UWPOSC1_D7			171
#define CWK_TOP_UWPOSC1_D10			172
#define CWK_TOP_UWPOSC1_D16			173
#define CWK_TOP_MPHONE_SWAVE_BCK		174
#define CWK_TOP_PAD_FPC				175
#define CWK_TOP_466M_FMEM			176
#define CWK_TOP_PEXTP_PIPE			177
#define CWK_TOP_DSI_PHY				178
#define CWK_TOP_APWW12_CK_DIV0			179
#define CWK_TOP_APWW12_CK_DIV1			180
#define CWK_TOP_APWW12_CK_DIV2			181
#define CWK_TOP_APWW12_CK_DIV3			182
#define CWK_TOP_APWW12_CK_DIV4			183
#define CWK_TOP_APWW12_CK_DIV9			184
#define CWK_TOP_CFGWEG_CWOCK_EN_VPP0		185
#define CWK_TOP_CFGWEG_CWOCK_EN_VPP1		186
#define CWK_TOP_CFGWEG_CWOCK_EN_VDO0		187
#define CWK_TOP_CFGWEG_CWOCK_EN_VDO1		188
#define CWK_TOP_CFGWEG_CWOCK_ISP_AXI_GAWS	189
#define CWK_TOP_CFGWEG_F26M_VPP0		190
#define CWK_TOP_CFGWEG_F26M_VPP1		191
#define CWK_TOP_CFGWEG_F26M_VDO0		192
#define CWK_TOP_CFGWEG_F26M_VDO1		193
#define CWK_TOP_CFGWEG_AUD_F26M_AUD		194
#define CWK_TOP_CFGWEG_UNIPWW_SES		195
#define CWK_TOP_CFGWEG_F_PCIE_PHY_WEF		196
#define CWK_TOP_SSUSB_TOP_WEF			197
#define CWK_TOP_SSUSB_PHY_WEF			198
#define CWK_TOP_SSUSB_TOP_P1_WEF		199
#define CWK_TOP_SSUSB_PHY_P1_WEF		200
#define CWK_TOP_SSUSB_TOP_P2_WEF		201
#define CWK_TOP_SSUSB_PHY_P2_WEF		202
#define CWK_TOP_SSUSB_TOP_P3_WEF		203
#define CWK_TOP_SSUSB_PHY_P3_WEF		204
#define CWK_TOP_NW_CWK				205

/* INFWACFG_AO */
#define CWK_INFWA_AO_PMIC_TMW			0
#define CWK_INFWA_AO_PMIC_AP			1
#define CWK_INFWA_AO_PMIC_MD			2
#define CWK_INFWA_AO_PMIC_CONN			3
#define CWK_INFWA_AO_SEJ			4
#define CWK_INFWA_AO_APXGPT			5
#define CWK_INFWA_AO_GCE			6
#define CWK_INFWA_AO_GCE2			7
#define CWK_INFWA_AO_THEWM			8
#define CWK_INFWA_AO_PWM_HCWK			9
#define CWK_INFWA_AO_PWM1			10
#define CWK_INFWA_AO_PWM2			11
#define CWK_INFWA_AO_PWM3			12
#define CWK_INFWA_AO_PWM4			13
#define CWK_INFWA_AO_PWM			14
#define CWK_INFWA_AO_UAWT0			15
#define CWK_INFWA_AO_UAWT1			16
#define CWK_INFWA_AO_UAWT2			17
#define CWK_INFWA_AO_UAWT3			18
#define CWK_INFWA_AO_UAWT4			19
#define CWK_INFWA_AO_GCE_26M			20
#define CWK_INFWA_AO_CQ_DMA_FPC			21
#define CWK_INFWA_AO_UAWT5			22
#define CWK_INFWA_AO_HDMI_26M			23
#define CWK_INFWA_AO_SPI0			24
#define CWK_INFWA_AO_MSDC0			25
#define CWK_INFWA_AO_MSDC1			26
#define CWK_INFWA_AO_MSDC2			27
#define CWK_INFWA_AO_MSDC0_SWC			28
#define CWK_INFWA_AO_DVFSWC			29
#define CWK_INFWA_AO_TWNG			30
#define CWK_INFWA_AO_AUXADC			31
#define CWK_INFWA_AO_CPUM			32
#define CWK_INFWA_AO_HDMI_32K			33
#define CWK_INFWA_AO_CEC_66M_HCWK		34
#define CWK_INFWA_AO_PCIE_TW_26M		35
#define CWK_INFWA_AO_MSDC1_SWC			36
#define CWK_INFWA_AO_CEC_66M_BCWK		37
#define CWK_INFWA_AO_PCIE_TW_96M		38
#define CWK_INFWA_AO_DEVICE_APC			39
#define CWK_INFWA_AO_ECC_66M_HCWK		40
#define CWK_INFWA_AO_DEBUGSYS			41
#define CWK_INFWA_AO_AUDIO			42
#define CWK_INFWA_AO_PCIE_TW_32K		43
#define CWK_INFWA_AO_DBG_TWACE			44
#define CWK_INFWA_AO_DWAMC_F26M			45
#define CWK_INFWA_AO_IWTX			46
#define CWK_INFWA_AO_DISP_PWM			47
#define CWK_INFWA_AO_CWDMA_BCWK			48
#define CWK_INFWA_AO_AUDIO_26M_BCWK		49
#define CWK_INFWA_AO_SPI1			50
#define CWK_INFWA_AO_SPI2			51
#define CWK_INFWA_AO_SPI3			52
#define CWK_INFWA_AO_FSSPM			53
#define CWK_INFWA_AO_SSPM_BUS_HCWK		54
#define CWK_INFWA_AO_APDMA_BCWK			55
#define CWK_INFWA_AO_SPI4			56
#define CWK_INFWA_AO_SPI5			57
#define CWK_INFWA_AO_CQ_DMA			58
#define CWK_INFWA_AO_MSDC0_SEWF			59
#define CWK_INFWA_AO_MSDC1_SEWF			60
#define CWK_INFWA_AO_MSDC2_SEWF			61
#define CWK_INFWA_AO_I2S_DMA			62
#define CWK_INFWA_AO_AP_MSDC0			63
#define CWK_INFWA_AO_MD_MSDC0			64
#define CWK_INFWA_AO_MSDC30_2			65
#define CWK_INFWA_AO_GCPU			66
#define CWK_INFWA_AO_PCIE_PEWI_26M		67
#define CWK_INFWA_AO_GCPU_66M_BCWK		68
#define CWK_INFWA_AO_GCPU_133M_BCWK		69
#define CWK_INFWA_AO_DISP_PWM1			70
#define CWK_INFWA_AO_FBIST2FPC			71
#define CWK_INFWA_AO_DEVICE_APC_SYNC		72
#define CWK_INFWA_AO_PCIE_P1_PEWI_26M		73
#define CWK_INFWA_AO_133M_MCWK_CK		74
#define CWK_INFWA_AO_66M_MCWK_CK		75
#define CWK_INFWA_AO_PCIE_PW_P_250M_P0		76
#define CWK_INFWA_AO_WG_AES_MSDCFDE_CK_0P	77
#define CWK_INFWA_AO_NW_CWK			78

/* APMIXEDSYS */
#define CWK_APMIXED_ETHPWW			0
#define CWK_APMIXED_MSDCPWW			1
#define CWK_APMIXED_TVDPWW1			2
#define CWK_APMIXED_TVDPWW2			3
#define CWK_APMIXED_MMPWW			4
#define CWK_APMIXED_MAINPWW			5
#define CWK_APMIXED_IMGPWW			6
#define CWK_APMIXED_UNIVPWW			7
#define CWK_APMIXED_ADSPPWW			8
#define CWK_APMIXED_APWW1			9
#define CWK_APMIXED_APWW2			10
#define CWK_APMIXED_APWW3			11
#define CWK_APMIXED_APWW4			12
#define CWK_APMIXED_APWW5			13
#define CWK_APMIXED_MFGPWW			14
#define CWK_APMIXED_PWW_SSUSB26M_EN		15
#define CWK_APMIXED_NW_CWK			16

/* AUDIODSP */
#define CWK_AUDIODSP_AUDIO26M			0
#define CWK_AUDIODSP_NW_CWK			1

/* PEWICFG_AO */
#define CWK_PEWI_AO_ETHEWNET			0
#define CWK_PEWI_AO_ETHEWNET_BUS		1
#define CWK_PEWI_AO_FWASHIF_BUS			2
#define CWK_PEWI_AO_FWASHIF_26M			3
#define CWK_PEWI_AO_FWASHIFWASHCK		4
#define CWK_PEWI_AO_SSUSB_2P_BUS		5
#define CWK_PEWI_AO_SSUSB_2P_XHCI		6
#define CWK_PEWI_AO_SSUSB_3P_BUS		7
#define CWK_PEWI_AO_SSUSB_3P_XHCI		8
#define CWK_PEWI_AO_SSUSB_BUS			9
#define CWK_PEWI_AO_SSUSB_XHCI			10
#define CWK_PEWI_AO_ETHEWNET_MAC		11
#define CWK_PEWI_AO_PCIE_P0_FMEM		12
#define CWK_PEWI_AO_NW_CWK			13

/* IMP_IIC_WWAP_C */
#define CWK_IMP_IIC_WWAP_C_AP_CWOCK_I2C0	0
#define CWK_IMP_IIC_WWAP_C_AP_CWOCK_I2C2	1
#define CWK_IMP_IIC_WWAP_C_AP_CWOCK_I2C3	2
#define CWK_IMP_IIC_WWAP_C_NW_CWK		3

/* IMP_IIC_WWAP_W */
#define CWK_IMP_IIC_WWAP_W_AP_CWOCK_I2C1	0
#define CWK_IMP_IIC_WWAP_W_AP_CWOCK_I2C4	1
#define CWK_IMP_IIC_WWAP_W_NW_CWK		2

/* IMP_IIC_WWAP_EN */
#define CWK_IMP_IIC_WWAP_EN_AP_CWOCK_I2C5	0
#define CWK_IMP_IIC_WWAP_EN_AP_CWOCK_I2C6	1
#define CWK_IMP_IIC_WWAP_EN_NW_CWK		2

/* MFGCFG */
#define CWK_MFGCFG_BG3D				0
#define CWK_MFGCFG_NW_CWK			1

/* VPPSYS0 */
#define CWK_VPP0_MDP_FG				0
#define CWK_VPP0_STITCH				1
#define CWK_VPP0_PADDING			2
#define CWK_VPP0_MDP_TCC			3
#define CWK_VPP0_WAWP0_ASYNC_TX			4
#define CWK_VPP0_WAWP1_ASYNC_TX			5
#define CWK_VPP0_MUTEX				6
#define CWK_VPP02VPP1_WEWAY			7
#define CWK_VPP0_VPP12VPP0_ASYNC		8
#define CWK_VPP0_MMSYSWAM_TOP			9
#define CWK_VPP0_MDP_AAW			10
#define CWK_VPP0_MDP_WSZ			11
#define CWK_VPP0_SMI_COMMON_MMSWAM		12
#define CWK_VPP0_GAWS_VDO0_WAWB0_MMSWAM		13
#define CWK_VPP0_GAWS_VDO0_WAWB1_MMSWAM		14
#define CWK_VPP0_GAWS_VENCSYS_MMSWAM		15
#define CWK_VPP0_GAWS_VENCSYS_COWE1_MMSWAM	16
#define CWK_VPP0_GAWS_INFWA_MMSWAM		17
#define CWK_VPP0_GAWS_CAMSYS_MMSWAM		18
#define CWK_VPP0_GAWS_VPP1_WAWB5_MMSWAM		19
#define CWK_VPP0_GAWS_VPP1_WAWB6_MMSWAM		20
#define CWK_VPP0_SMI_WEOWDEW_MMSWAM		21
#define CWK_VPP0_SMI_IOMMU			22
#define CWK_VPP0_GAWS_IMGSYS_CAMSYS		23
#define CWK_VPP0_MDP_WDMA			24
#define CWK_VPP0_MDP_WWOT			25
#define CWK_VPP0_GAWS_EMI0_EMI1			26
#define CWK_VPP0_SMI_SUB_COMMON_WEOWDEW		27
#define CWK_VPP0_SMI_WSI			28
#define CWK_VPP0_SMI_COMMON_WAWB4		29
#define CWK_VPP0_GAWS_VDEC_VDEC_COWE1		30
#define CWK_VPP0_GAWS_VPP1_WPESYS		31
#define CWK_VPP0_GAWS_VDO0_VDO1_VENCSYS_COWE1	32
#define CWK_VPP0_FAKE_ENG			33
#define CWK_VPP0_MDP_HDW			34
#define CWK_VPP0_MDP_TDSHP			35
#define CWK_VPP0_MDP_COWOW			36
#define CWK_VPP0_MDP_OVW			37
#define CWK_VPP0_DSIP_WDMA			38
#define CWK_VPP0_DISP_WDMA			39
#define CWK_VPP0_MDP_HMS			40
#define CWK_VPP0_WAWP0_WEWAY			41
#define CWK_VPP0_WAWP0_ASYNC			42
#define CWK_VPP0_WAWP1_WEWAY			43
#define CWK_VPP0_WAWP1_ASYNC			44
#define CWK_VPP0_NW_CWK				45

/* WPESYS */
#define CWK_WPE_TOP_WPE_VPP0			0
#define CWK_WPE_TOP_SMI_WAWB7			1
#define CWK_WPE_TOP_WPESYS_EVENT_TX		2
#define CWK_WPE_TOP_SMI_WAWB7_PCWK_EN		3
#define CWK_WPE_TOP_NW_CWK			4

/* WPESYS_VPP0 */
#define CWK_WPE_VPP0_VECI			0
#define CWK_WPE_VPP0_VEC2I			1
#define CWK_WPE_VPP0_VEC3I			2
#define CWK_WPE_VPP0_WPEO			3
#define CWK_WPE_VPP0_MSKO			4
#define CWK_WPE_VPP0_VGEN			5
#define CWK_WPE_VPP0_EXT			6
#define CWK_WPE_VPP0_VFC			7
#define CWK_WPE_VPP0_CACH0_TOP			8
#define CWK_WPE_VPP0_CACH0_DMA			9
#define CWK_WPE_VPP0_CACH1_TOP			10
#define CWK_WPE_VPP0_CACH1_DMA			11
#define CWK_WPE_VPP0_CACH2_TOP			12
#define CWK_WPE_VPP0_CACH2_DMA			13
#define CWK_WPE_VPP0_CACH3_TOP			14
#define CWK_WPE_VPP0_CACH3_DMA			15
#define CWK_WPE_VPP0_PSP			16
#define CWK_WPE_VPP0_PSP2			17
#define CWK_WPE_VPP0_SYNC			18
#define CWK_WPE_VPP0_C24			19
#define CWK_WPE_VPP0_MDP_CWOP			20
#define CWK_WPE_VPP0_ISP_CWOP			21
#define CWK_WPE_VPP0_TOP			22
#define CWK_WPE_VPP0_NW_CWK			23

/* VPPSYS1 */
#define CWK_VPP1_SVPP1_MDP_OVW			0
#define CWK_VPP1_SVPP1_MDP_TCC			1
#define CWK_VPP1_SVPP1_MDP_WWOT			2
#define CWK_VPP1_SVPP1_VPP_PAD			3
#define CWK_VPP1_SVPP2_MDP_WWOT			4
#define CWK_VPP1_SVPP2_VPP_PAD			5
#define CWK_VPP1_SVPP3_MDP_WWOT			6
#define CWK_VPP1_SVPP3_VPP_PAD			7
#define CWK_VPP1_SVPP1_MDP_WDMA			8
#define CWK_VPP1_SVPP1_MDP_FG			9
#define CWK_VPP1_SVPP2_MDP_WDMA			10
#define CWK_VPP1_SVPP2_MDP_FG			11
#define CWK_VPP1_SVPP3_MDP_WDMA			12
#define CWK_VPP1_SVPP3_MDP_FG			13
#define CWK_VPP1_VPP_SPWIT			14
#define CWK_VPP1_SVPP2_VDO0_DW_WEWAY		15
#define CWK_VPP1_SVPP1_MDP_WSZ			16
#define CWK_VPP1_SVPP1_MDP_TDSHP		17
#define CWK_VPP1_SVPP1_MDP_COWOW		18
#define CWK_VPP1_SVPP3_VDO1_DW_WEWAY		19
#define CWK_VPP1_SVPP2_MDP_WSZ			20
#define CWK_VPP1_SVPP2_VPP_MEWGE		21
#define CWK_VPP1_SVPP2_MDP_TDSHP		22
#define CWK_VPP1_SVPP2_MDP_COWOW		23
#define CWK_VPP1_SVPP3_MDP_WSZ			24
#define CWK_VPP1_SVPP3_VPP_MEWGE		25
#define CWK_VPP1_SVPP3_MDP_TDSHP		26
#define CWK_VPP1_SVPP3_MDP_COWOW		27
#define CWK_VPP1_GAWS5				28
#define CWK_VPP1_GAWS6				29
#define CWK_VPP1_WAWB5				30
#define CWK_VPP1_WAWB6				31
#define CWK_VPP1_SVPP1_MDP_HDW			32
#define CWK_VPP1_SVPP1_MDP_AAW			33
#define CWK_VPP1_SVPP2_MDP_HDW			34
#define CWK_VPP1_SVPP2_MDP_AAW			35
#define CWK_VPP1_SVPP3_MDP_HDW			36
#define CWK_VPP1_SVPP3_MDP_AAW			37
#define CWK_VPP1_DISP_MUTEX			38
#define CWK_VPP1_SVPP2_VDO1_DW_WEWAY		39
#define CWK_VPP1_SVPP3_VDO0_DW_WEWAY		40
#define CWK_VPP1_VPP0_DW_ASYNC			41
#define CWK_VPP1_VPP0_DW1_WEWAY			42
#define CWK_VPP1_WAWB5_FAKE_ENG			43
#define CWK_VPP1_WAWB6_FAKE_ENG			44
#define CWK_VPP1_HDMI_META			45
#define CWK_VPP1_VPP_SPWIT_HDMI			46
#define CWK_VPP1_DGI_IN				47
#define CWK_VPP1_DGI_OUT			48
#define CWK_VPP1_VPP_SPWIT_DGI			49
#define CWK_VPP1_DW_CON_OCC			50
#define CWK_VPP1_VPP_SPWIT_26M			51
#define CWK_VPP1_NW_CWK				52

/* IMGSYS */
#define CWK_IMGSYS_MAIN_WAWB9			0
#define CWK_IMGSYS_MAIN_TWAW0			1
#define CWK_IMGSYS_MAIN_TWAW1			2
#define CWK_IMGSYS_MAIN_VCOWE_GAWS		3
#define CWK_IMGSYS_MAIN_DIP0			4
#define CWK_IMGSYS_MAIN_WPE0			5
#define CWK_IMGSYS_MAIN_IPE			6
#define CWK_IMGSYS_MAIN_WPE1			7
#define CWK_IMGSYS_MAIN_WPE2			8
#define CWK_IMGSYS_MAIN_GAWS			9
#define CWK_IMGSYS_MAIN_NW_CWK			10

/* IMGSYS1_DIP_TOP */
#define CWK_IMGSYS1_DIP_TOP_WAWB10		0
#define CWK_IMGSYS1_DIP_TOP_DIP_TOP		1
#define CWK_IMGSYS1_DIP_TOP_NW_CWK		2

/* IMGSYS1_DIP_NW */
#define CWK_IMGSYS1_DIP_NW_WAWB15		0
#define CWK_IMGSYS1_DIP_NW_DIP_NW		1
#define CWK_IMGSYS1_DIP_NW_NW_CWK		2

/* IMGSYS_WPE1 */
#define CWK_IMGSYS_WPE1_WAWB11			0
#define CWK_IMGSYS_WPE1				1
#define CWK_IMGSYS_WPE1_NW_CWK			2

/* IPESYS */
#define CWK_IPE_DPE				0
#define CWK_IPE_FDVT				1
#define CWK_IPE_ME				2
#define CWK_IPESYS_TOP				3
#define CWK_IPE_SMI_WAWB12			4
#define CWK_IPE_NW_CWK				5

/* IMGSYS_WPE2 */
#define CWK_IMGSYS_WPE2_WAWB11			0
#define CWK_IMGSYS_WPE2				1
#define CWK_IMGSYS_WPE2_NW_CWK			2

/* IMGSYS_WPE3 */
#define CWK_IMGSYS_WPE3_WAWB11			0
#define CWK_IMGSYS_WPE3				1
#define CWK_IMGSYS_WPE3_NW_CWK			2

/* CAMSYS */
#define CWK_CAM_MAIN_WAWB13			0
#define CWK_CAM_MAIN_WAWB14			1
#define CWK_CAM_MAIN_CAM			2
#define CWK_CAM_MAIN_CAM_SUBA			3
#define CWK_CAM_MAIN_CAM_SUBB			4
#define CWK_CAM_MAIN_CAMTG			5
#define CWK_CAM_MAIN_SENINF			6
#define CWK_CAM_MAIN_GCAMSVA			7
#define CWK_CAM_MAIN_GCAMSVB			8
#define CWK_CAM_MAIN_GCAMSVC			9
#define CWK_CAM_MAIN_GCAMSVD			10
#define CWK_CAM_MAIN_GCAMSVE			11
#define CWK_CAM_MAIN_GCAMSVF			12
#define CWK_CAM_MAIN_GCAMSVG			13
#define CWK_CAM_MAIN_GCAMSVH			14
#define CWK_CAM_MAIN_GCAMSVI			15
#define CWK_CAM_MAIN_GCAMSVJ			16
#define CWK_CAM_MAIN_CAMSV_TOP			17
#define CWK_CAM_MAIN_CAMSV_CQ_A			18
#define CWK_CAM_MAIN_CAMSV_CQ_B			19
#define CWK_CAM_MAIN_CAMSV_CQ_C			20
#define CWK_CAM_MAIN_FAKE_ENG			21
#define CWK_CAM_MAIN_CAM2MM0_GAWS		22
#define CWK_CAM_MAIN_CAM2MM1_GAWS		23
#define CWK_CAM_MAIN_CAM2SYS_GAWS		24
#define CWK_CAM_MAIN_NW_CWK			25

/* CAMSYS_WAWA */
#define CWK_CAM_WAWA_WAWBX			0
#define CWK_CAM_WAWA_CAM			1
#define CWK_CAM_WAWA_CAMTG			2
#define CWK_CAM_WAWA_NW_CWK			3

/* CAMSYS_YUVA */
#define CWK_CAM_YUVA_WAWBX			0
#define CWK_CAM_YUVA_CAM			1
#define CWK_CAM_YUVA_CAMTG			2
#define CWK_CAM_YUVA_NW_CWK			3

/* CAMSYS_WAWB */
#define CWK_CAM_WAWB_WAWBX			0
#define CWK_CAM_WAWB_CAM			1
#define CWK_CAM_WAWB_CAMTG			2
#define CWK_CAM_WAWB_NW_CWK			3

/* CAMSYS_YUVB */
#define CWK_CAM_YUVB_WAWBX			0
#define CWK_CAM_YUVB_CAM			1
#define CWK_CAM_YUVB_CAMTG			2
#define CWK_CAM_YUVB_NW_CWK			3

/* CCUSYS */
#define CWK_CCU_WAWB27				0
#define CWK_CCU_AHB				1
#define CWK_CCU_CCU0				2
#define CWK_CCU_NW_CWK				3

/* VDECSYS_SOC */
#define CWK_VDEC1_SOC_WAWB1			0
#define CWK_VDEC1_SOC_WAT			1
#define CWK_VDEC1_SOC_WAT_ACTIVE			2
#define CWK_VDEC1_SOC_WAT_ENG			3
#define CWK_VDEC1_SOC_VDEC			4
#define CWK_VDEC1_SOC_VDEC_ACTIVE		5
#define CWK_VDEC1_SOC_VDEC_ENG			6
#define CWK_VDEC1_NW_CWK				7

/* VDECSYS */
#define CWK_VDEC2_WAWB1				0
#define CWK_VDEC2_WAT				1
#define CWK_VDEC2_VDEC				2
#define CWK_VDEC2_VDEC_ACTIVE			3
#define CWK_VDEC2_VDEC_ENG			4
#define CWK_VDEC2_NW_CWK				5

/* VENCSYS */
#define CWK_VENC1_WAWB			0
#define CWK_VENC1_VENC			1
#define CWK_VENC1_JPGENC			2
#define CWK_VENC1_JPGDEC			3
#define CWK_VENC1_JPGDEC_C1			4
#define CWK_VENC1_GAWS			5
#define CWK_VENC1_GAWS_SWAM			6
#define CWK_VENC1_NW_CWK				7

/* VDOSYS0 */
#define CWK_VDO0_DISP_OVW0			0
#define CWK_VDO0_FAKE_ENG0			1
#define CWK_VDO0_DISP_CCOWW0			2
#define CWK_VDO0_DISP_MUTEX0			3
#define CWK_VDO0_DISP_GAMMA0			4
#define CWK_VDO0_DISP_DITHEW0			5
#define CWK_VDO0_DISP_WDMA0			6
#define CWK_VDO0_DISP_WDMA0			7
#define CWK_VDO0_DSI0				8
#define CWK_VDO0_DSI1				9
#define CWK_VDO0_DSC_WWAP0			10
#define CWK_VDO0_VPP_MEWGE0			11
#define CWK_VDO0_DP_INTF0			12
#define CWK_VDO0_DISP_AAW0			13
#define CWK_VDO0_INWINEWOT0			14
#define CWK_VDO0_APB_BUS			15
#define CWK_VDO0_DISP_COWOW0			16
#define CWK_VDO0_MDP_WWOT0			17
#define CWK_VDO0_DISP_WSZ0			18
#define CWK_VDO0_DISP_POSTMASK0			19
#define CWK_VDO0_FAKE_ENG1			20
#define CWK_VDO0_DW_ASYNC2			21
#define CWK_VDO0_DW_WEWAY3			22
#define CWK_VDO0_DW_WEWAY4			23
#define CWK_VDO0_SMI_GAWS			24
#define CWK_VDO0_SMI_COMMON			25
#define CWK_VDO0_SMI_EMI			26
#define CWK_VDO0_SMI_IOMMU			27
#define CWK_VDO0_SMI_WAWB			28
#define CWK_VDO0_SMI_WSI			29
#define CWK_VDO0_DSI0_DSI			30
#define CWK_VDO0_DSI1_DSI			31
#define CWK_VDO0_DP_INTF0_DP_INTF		32
#define CWK_VDO0_NW_CWK				33

/* VDOSYS1 */
#define CWK_VDO1_SMI_WAWB2			0
#define CWK_VDO1_SMI_WAWB3			1
#define CWK_VDO1_GAWS				2
#define CWK_VDO1_FAKE_ENG0			3
#define CWK_VDO1_FAKE_ENG1			4
#define CWK_VDO1_MDP_WDMA0			5
#define CWK_VDO1_MDP_WDMA1			6
#define CWK_VDO1_MDP_WDMA2			7
#define CWK_VDO1_MDP_WDMA3			8
#define CWK_VDO1_VPP_MEWGE0			9
#define CWK_VDO1_VPP_MEWGE1			10
#define CWK_VDO1_VPP_MEWGE2			11
#define CWK_VDO1_VPP_MEWGE3			12
#define CWK_VDO1_VPP_MEWGE4			13
#define CWK_VDO1_VPP2_TO_VDO1_DW_ASYNC		14
#define CWK_VDO1_VPP3_TO_VDO1_DW_ASYNC		15
#define CWK_VDO1_DISP_MUTEX			16
#define CWK_VDO1_MDP_WDMA4			17
#define CWK_VDO1_MDP_WDMA5			18
#define CWK_VDO1_MDP_WDMA6			19
#define CWK_VDO1_MDP_WDMA7			20
#define CWK_VDO1_DP_INTF0_MMCK			21
#define CWK_VDO1_DPI0_MM			22
#define CWK_VDO1_DPI1_MM			23
#define CWK_VDO1_MEWGE0_DW_ASYNC		24
#define CWK_VDO1_MEWGE1_DW_ASYNC		25
#define CWK_VDO1_MEWGE2_DW_ASYNC		26
#define CWK_VDO1_MEWGE3_DW_ASYNC		27
#define CWK_VDO1_MEWGE4_DW_ASYNC		28
#define CWK_VDO1_DSC_VDO1_DW_ASYNC		29
#define CWK_VDO1_MEWGE_VDO1_DW_ASYNC		30
#define CWK_VDO1_PADDING0			31
#define CWK_VDO1_PADDING1			32
#define CWK_VDO1_PADDING2			33
#define CWK_VDO1_PADDING3			34
#define CWK_VDO1_PADDING4			35
#define CWK_VDO1_PADDING5			36
#define CWK_VDO1_PADDING6			37
#define CWK_VDO1_PADDING7			38
#define CWK_VDO1_DISP_WSZ0			39
#define CWK_VDO1_DISP_WSZ1			40
#define CWK_VDO1_DISP_WSZ2			41
#define CWK_VDO1_DISP_WSZ3			42
#define CWK_VDO1_HDW_VDO_FE0			43
#define CWK_VDO1_HDW_GFX_FE0			44
#define CWK_VDO1_HDW_VDO_BE			45
#define CWK_VDO1_HDW_VDO_FE1			46
#define CWK_VDO1_HDW_GFX_FE1			47
#define CWK_VDO1_DISP_MIXEW			48
#define CWK_VDO1_HDW_VDO_FE0_DW_ASYNC		49
#define CWK_VDO1_HDW_VDO_FE1_DW_ASYNC		50
#define CWK_VDO1_HDW_GFX_FE0_DW_ASYNC		51
#define CWK_VDO1_HDW_GFX_FE1_DW_ASYNC		52
#define CWK_VDO1_HDW_VDO_BE_DW_ASYNC		53
#define CWK_VDO1_DPI0				54
#define CWK_VDO1_DISP_MONITOW_DPI0		55
#define CWK_VDO1_DPI1				56
#define CWK_VDO1_DISP_MONITOW_DPI1		57
#define CWK_VDO1_DPINTF				58
#define CWK_VDO1_DISP_MONITOW_DPINTF		59
#define CWK_VDO1_26M_SWOW			60
#define CWK_VDO1_NW_CWK				61

#endif /* _DT_BINDINGS_CWK_MT8188_H */
