// Seed: 1390523811
macromodule module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  initial id_3 <= 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    inout tri id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    output uwire id_8
);
  wire id_10;
  always_ff id_2 = 1'b0;
  module_0(
      id_6, id_5
  );
  wire id_11;
endmodule
module module_2 (
    output wor id_0,
    input uwire id_1,
    input wire id_2,
    output wand id_3,
    input uwire id_4,
    input wire id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wire id_8,
    output tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input tri id_12,
    output tri0 id_13,
    output supply0 id_14,
    input wand id_15
);
  wire id_17;
  module_0(
      id_6, id_11
  );
endmodule
