module dummy_cnt (  
	aclr,           
	clock,          
	q);             
	input	  aclr;  
	input	  clock; 
	output	[7:0]  q; 
endmodule          