
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.20    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net4 (net)
                  0.20    0.00    0.40 ^ state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.07    0.07   library removal time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: load (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     4    0.06    0.23    0.20    0.40 ^ input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net3 (net)
                  0.23    0.00    0.40 ^ _086_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.08    0.05    0.45 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _000_ (net)
                  0.08    0.00    0.45 v state[0]$_DFF_PN1_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.20    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net4 (net)
                  0.20    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    27    0.33    0.22    0.25    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    0.65 ^ bit_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.19    0.49    0.49 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_div_counter[0] (net)
                  0.19    0.00    0.49 ^ _099_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    0.58 v _099_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _073_ (net)
                  0.10    0.00    0.58 v _156_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.23    0.81 v _156_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _075_ (net)
                  0.13    0.00    0.81 v _101_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.08    0.38    0.26    1.08 ^ _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _060_ (net)
                  0.38    0.00    1.08 ^ _107_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.14    0.28    0.21    1.28 v _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _065_ (net)
                  0.28    0.00    1.28 v _140_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.27    0.22    1.50 ^ _140_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _020_ (net)
                  0.27    0.00    1.50 ^ shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.50   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.05    0.20    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net4 (net)
                  0.20    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    27    0.33    0.22    0.25    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.22    0.00    0.65 ^ bit_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.19    0.49    0.49 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_div_counter[0] (net)
                  0.19    0.00    0.49 ^ _099_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    0.58 v _099_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _073_ (net)
                  0.10    0.00    0.58 v _156_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.23    0.81 v _156_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _075_ (net)
                  0.13    0.00    0.81 v _101_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.08    0.38    0.26    1.08 ^ _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _060_ (net)
                  0.38    0.00    1.08 ^ _107_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.14    0.28    0.21    1.28 v _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _065_ (net)
                  0.28    0.00    1.28 v _140_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.27    0.22    1.50 ^ _140_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _020_ (net)
                  0.27    0.00    1.50 ^ shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.50   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  8.34   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.417221784591675

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8633

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.28641894459724426

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9809

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    0.49 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    0.58 v _099_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.23    0.81 v _156_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.26    1.08 ^ _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
   0.21    1.28 v _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.22    1.50 ^ _140_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    1.50 ^ shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.50   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.16    9.84   library setup time
           9.84   data required time
---------------------------------------------------------
           9.84   data required time
          -1.50   data arrival time
---------------------------------------------------------
           8.34   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_done$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v rx_done$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.08    0.46 ^ _136_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.05    0.51 v _137_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    0.51 v rx_done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.51   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.51   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.5011

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
8.3354

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
555.286124

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.72e-03   1.02e-03   1.64e-08   6.74e-03  52.5%
Combinational          4.32e-03   1.76e-03   2.08e-08   6.09e-03  47.5%
Clock                  0.00e+00   0.00e+00   3.39e-09   3.39e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.00e-02   2.79e-03   4.06e-08   1.28e-02 100.0%
                          78.3%      21.7%       0.0%
