// VGA Display Controller that reads from FIFO buffer
// Handles the display of image data from SDRAM via FIFO

module vga_display_controller #(
    parameter IMG_WIDTH = 320,
    parameter IMG_HEIGHT = 240
)(
    input  logic clk_vga,         // 25MHz VGA pixel clock
    input  logic rst_n,
    
    // VGA timing outputs
    output logic hsync,
    output logic vsync,
    output logic video_on,
    output logic [9:0] x,
    output logic [9:0] y,
    output logic frame_start,
    
    // FIFO interface
    output logic fifo_read_enable,
    input  logic [15:0] fifo_data,
    input  logic fifo_empty,
    input  logic fifo_half_full,
    
    // VGA RGB output
    output logic [2:0] rgb
);

    // VGA 640x480 @ 60Hz timing parameters
    localparam H_VISIBLE = 640;
    localparam H_FRONT   = 16;
    localparam H_SYNC    = 96;
    localparam H_BACK    = 48;
    localparam H_TOTAL   = H_VISIBLE + H_FRONT + H_SYNC + H_BACK;
    
    localparam V_VISIBLE = 480;
    localparam V_FRONT   = 10;
    localparam V_SYNC    = 2;
    localparam V_BACK    = 33;
    localparam V_TOTAL   = V_VISIBLE + V_FRONT + V_SYNC + V_BACK;

    // VGA timing counters
    logic [9:0] h_count, v_count;
    
    // VGA timing generation
    always_ff @(posedge clk_vga or negedge rst_n) begin
        if (!rst_n) begin
            h_count <= 0;
            v_count <= 0;
        end else begin
            if (h_count == H_TOTAL - 1) begin
                h_count <= 0;
                if (v_count == V_TOTAL - 1) begin
                    v_count <= 0;
                end else begin
                    v_count <= v_count + 1;
                end
            end else begin
                h_count <= h_count + 1;
            end
        end
    end
    
    // VGA signal generation
    assign x = h_count;
    assign y = v_count;
    assign video_on = (h_count < H_VISIBLE) && (v_count < V_VISIBLE);
    assign hsync = ~((h_count >= H_VISIBLE + H_FRONT) && 
                     (h_count < H_VISIBLE + H_FRONT + H_SYNC));
    assign vsync = ~((v_count >= V_VISIBLE + V_FRONT) && 
                     (v_count < V_VISIBLE + V_FRONT + V_SYNC));
    assign frame_start = (h_count == 0) && (v_count == 0);

    // Image display logic
    logic in_image_area;
    logic [15:0] pixel_data_reg;
    logic pixel_valid;
    
    assign in_image_area = (x < IMG_WIDTH) && (y < IMG_HEIGHT) && video_on;
    
    // FIFO read logic
    // Read from FIFO when we're about to need pixel data
    assign fifo_read_enable = in_image_area && !fifo_empty;
    
    // Register pixel data
    always_ff @(posedge clk_vga or negedge rst_n) begin
        if (!rst_n) begin
            pixel_data_reg <= 16'h0000;
            pixel_valid <= 1'b0;
        end else begin
            if (fifo_read_enable) begin
                pixel_data_reg <= fifo_data;
                pixel_valid <= 1'b1;
            end else if (!in_image_area) begin
                pixel_valid <= 1'b0;
            end
        end
    end
    
    // RGB output generation
    always_ff @(posedge clk_vga or negedge rst_n) begin
        if (!rst_n) begin
            rgb <= 3'b000;
        end else begin
            if (in_image_area && pixel_valid) begin
                // Extract 3-bit RGB from 16-bit data (assuming RGB data is in lower 3 bits)
                rgb <= pixel_data_reg[2:0];
            end else if (video_on) begin
                // Background color (black)
                rgb <= 3'b000;
            end else begin
                // Blanking period
                rgb <= 3'b000;
            end
        end
    end

endmodule