Add input and output 
input memWrite_in,
input memRead_in,
input memToReg_in,

output reg memWrite_out,
output reg memRead_out,
output reg memToReg_out



for stage 2 and stage 3 pipe