/*
 * CAUTION: This file is automatically generated by Xilinx.
 * Version:  
 * Today is: Thu Nov 19 09:57:51 2020
 */


/ {
	amba_pl: amba_pl@0 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges ;
		ai_engine_0: ai_engine@20000000000 {
			#address-cells = <2>;
			#size-cells = <2>;
			clock-names = "aclk0";
			clocks = <&misc_clk_0>;
			compatible = "xlnx,ai-engine-2.0", "xlnx,ai-engine-v1.0";
			interrupt-names = "interrupt1", "interrupt2", "interrupt3";
			interrupt-parent = <&gic>;
			interrupts = <0x0 0x94 0x4>, <0x0 0x95 0x4>, <0x0 0x96 0x4>;
			power-domains = <&versal_firmware 0x18224072>;
			reg = <0x00000200 0x00000000 0x00000001 0x00000000>;
			aie_partition0: aie_partition@0 {
				reg = <0 0 50 9>;
				xlnx,partition-id = <1>;
			};
		};
		misc_clk_0: misc_clk_0 {
			#clock-cells = <0>;
			clock-frequency = <99999000>;
			compatible = "fixed-clock";
		};
		axi_bram_ctrl_0: axi_bram_ctrl@2c140000000 {
			clock-names = "s_axi_aclk";
			clocks = <&misc_clk_0>;
			compatible = "xlnx,axi-bram-ctrl-4.1";
			reg = <0x000002c1 0x40000000 0x0 0x4000>;
			xlnx,bram-addr-width = <0xa>;
			xlnx,bram-inst-mode = "EXTERNAL";
			xlnx,ecc = <0x0>;
			xlnx,ecc-onoff-reset-value = <0x0>;
			xlnx,ecc-type = <0x0>;
			xlnx,fault-inject = <0x0>;
			xlnx,memory-depth = <0x400>;
			xlnx,rd-cmd-optimization = <0x0>;
			xlnx,read-latency = <0x1>;
			xlnx,s-axi-ctrl-addr-width = <0x20>;
			xlnx,s-axi-ctrl-data-width = <0x20>;
			xlnx,s-axi-id-width = <0x2>;
			xlnx,s-axi-supports-narrow-burst = <0x1>;
			xlnx,single-port-bram = <0x0>;
		};
		axi_dma_0: dma@a6800000 {
			#dma-cells = <1>;
			clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
			reg = <0x0 0xa6800000 0x0 0x10000>;
			xlnx,addrwidth = <0x40>;
			xlnx,include-sg ;
			xlnx,sg-length-width = <0xe>;
			dma-channel@a6800000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x1>;
				xlnx,datawidth = <0x200>;
				xlnx,device-id = <0x0>;
				xlnx,include-dre ;
			};
			dma-channel@a6800030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x1>;
				xlnx,datawidth = <0x200>;
				xlnx,device-id = <0x0>;
				xlnx,include-dre ;
			};
		};
		axi_dma_1: dma@a6840000 {
			#dma-cells = <1>;
			clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk", "m_axi_s2mm_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
			reg = <0x0 0xa6840000 0x0 0x10000>;
			xlnx,addrwidth = <0x40>;
			xlnx,include-sg ;
			xlnx,sg-length-width = <0xe>;
			dma-channel@a6840000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x1>;
				xlnx,datawidth = <0x200>;
				xlnx,device-id = <0x1>;
				xlnx,include-dre ;
			};
			dma-channel@a6840030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x1>;
				xlnx,datawidth = <0x200>;
				xlnx,device-id = <0x1>;
				xlnx,include-dre ;
			};
		};
		mcdma_0_axi_mcdma_0: axi_mcdma@a4000000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4>;
			reg = <0x0 0xa4000000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4000000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x2>;
				xlnx,include-dre ;
			};
			dma-channel@a4000030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 84 4 0 84 4 0 84 4 0 84 4 0 84 4 0 84 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x2>;
				xlnx,include-dre ;
			};
		};
		mcdma_1_axi_dbg_hub_0: axi_dbg_hub@80000000 {
			clock-names = "aclk";
			clocks = <&misc_clk_0>;
			compatible = "xlnx,axi-dbg-hub-2.0";
			reg = <0x0 0x80000000 0x0 0x200000>;
			xlnx,addr-offset = <0x00000000 0x80000000>;
			xlnx,addr-range = <0x00200000>;
			xlnx,axi-addr-width = <0x2c>;
			xlnx,axi-data-width = <0x80>;
			xlnx,axi-id-width = <0x10>;
			xlnx,axis-tdata-width = <0x20>;
			xlnx,num-debug-cores = <0x3>;
			xlnx,num-rd-outstanding-txn = <0x1>;
			xlnx,num-wr-outstanding-txn = <0x1>;
		};
		mcdma_1_axi_mcdma_0: axi_mcdma@a4010000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4>;
			reg = <0x0 0xa4010000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4010000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x3>;
				xlnx,include-dre ;
			};
			dma-channel@a4010030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 85 4 0 85 4 0 85 4 0 85 4 0 85 4 0 85 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x3>;
				xlnx,include-dre ;
			};
		};
		mcdma_2_axi_mcdma_0: axi_mcdma@a4020000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4>;
			reg = <0x0 0xa4020000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4020000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x4>;
				xlnx,include-dre ;
			};
			dma-channel@a4020030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 86 4 0 86 4 0 86 4 0 86 4 0 86 4 0 86 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x4>;
				xlnx,include-dre ;
			};
		};
		mcdma_3_axi_mcdma_0: axi_mcdma@a4030000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4>;
			reg = <0x0 0xa4030000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4030000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x5>;
				xlnx,include-dre ;
			};
			dma-channel@a4030030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 87 4 0 87 4 0 87 4 0 87 4 0 87 4 0 87 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x5>;
				xlnx,include-dre ;
			};
		};
		mcdma_4_axi_mcdma_0: axi_mcdma@a4040000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4>;
			reg = <0x0 0xa4040000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4040000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x6>;
				xlnx,include-dre ;
			};
			dma-channel@a4040030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 88 4 0 88 4 0 88 4 0 88 4 0 88 4 0 88 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x6>;
				xlnx,include-dre ;
			};
		};
		mcdma_5_axi_mcdma_0: axi_mcdma@a4050000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4>;
			reg = <0x0 0xa4050000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4050000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x7>;
				xlnx,include-dre ;
			};
			dma-channel@a4050030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 89 4 0 89 4 0 89 4 0 89 4 0 89 4 0 89 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x7>;
				xlnx,include-dre ;
			};
		};
		mcdma_6_axi_mcdma_0: axi_mcdma@a4060000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4>;
			reg = <0x0 0xa4060000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4060000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x8>;
				xlnx,include-dre ;
			};
			dma-channel@a4060030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 90 4 0 90 4 0 90 4 0 90 4 0 90 4 0 90 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x8>;
				xlnx,include-dre ;
			};
		};
		mcdma_7_axi_mcdma_0: axi_mcdma@a4070000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4>;
			reg = <0x0 0xa4070000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4070000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x9>;
				xlnx,include-dre ;
			};
			dma-channel@a4070030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 91 4 0 91 4 0 91 4 0 91 4 0 91 4 0 91 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x9>;
				xlnx,include-dre ;
			};
		};
		mcdma_8_axi_mcdma_0: axi_mcdma@a4080000 {
			clock-names = "s_axi_aclk", "s_axi_lite_aclk";
			clocks = <&misc_clk_0>, <&misc_clk_0>;
			compatible = "xlnx,axi-mcdma-1.1", "xlnx,axi-mcdma-1.00.a";
			interrupt-names = "mm2s_ch1_introut", "mm2s_ch2_introut", "mm2s_ch3_introut", "mm2s_ch4_introut", "mm2s_ch5_introut", "mm2s_ch6_introut", "s2mm_ch1_introut", "s2mm_ch2_introut", "s2mm_ch3_introut", "s2mm_ch4_introut", "s2mm_ch5_introut", "s2mm_ch6_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4>;
			reg = <0x0 0xa4080000 0x0 0x10000>;
			xlnx,addrwidth = <0x20>;
			xlnx,dlytmr-resolution = <0x7d>;
			xlnx,enable-single-intr = <0x0>;
			xlnx,group1-mm2s = <0x1b207>;
			xlnx,group1-s2mm = <0x1b207>;
			xlnx,group2-mm2s = <0x0>;
			xlnx,group2-s2mm = <0x0>;
			xlnx,group3-mm2s = <0x0>;
			xlnx,group3-s2mm = <0x0>;
			xlnx,group4-mm2s = <0x0>;
			xlnx,group4-s2mm = <0x0>;
			xlnx,group5-mm2s = <0x0>;
			xlnx,group5-s2mm = <0x0>;
			xlnx,group6-mm2s = <0x0>;
			xlnx,group6-s2mm = <0x0>;
			xlnx,include-mm2s = <0x1>;
			xlnx,include-mm2s-dre = <0x1>;
			xlnx,include-mm2s-sf = <0x1>;
			xlnx,include-s2mm = <0x1>;
			xlnx,include-s2mm-dre = <0x1>;
			xlnx,include-s2mm-sf = <0x1>;
			xlnx,include-sg ;
			xlnx,mm2s-burst-size = <0x8>;
			xlnx,mm2s-scheduler = <0x2>;
			xlnx,num-mm2s-channels = <0x6>;
			xlnx,num-s2mm-channels = <0x6>;
			xlnx,prmry-is-aclk-async = <0x0>;
			xlnx,s2mm-burst-size = <0x10>;
			xlnx,sg-include-stscntrl-strm = <0x0>;
			xlnx,sg-length-width = <0xe>;
			xlnx,sg-use-stsapp-length = <0x0>;
			dma-channel@a4080000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0xa>;
				xlnx,include-dre ;
			};
			dma-channel@a4080030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x6>;
				interrupt-parent = <&gic>;
				interrupts = <0 92 4 0 92 4 0 92 4 0 92 4 0 92 4 0 92 4>;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0xa>;
				xlnx,include-dre ;
			};
		};
	};
};
