##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for uart_IntClock
		4.3::Critical Path Report for ultrasonic_uart_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
		5.2::Critical Path Report for (ultrasonic_uart_IntClock:R vs. ultrasonic_uart_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. ultrasonic_uart_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                 | Frequency: 28.82 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                   | Target: 24.00 MHz  | 
Clock: uart_IntClock             | Frequency: 28.86 MHz  | Target: 0.92 MHz   | 
Clock: ultrasonic_uart_IntClock  | Frequency: 28.82 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 CyBUS_CLK                 41666.7          8171        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 uart_IntClock             41666.7          7015        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 ultrasonic_uart_IntClock  41666.7          6968        N/A              N/A         N/A              N/A         N/A              N/A         
uart_IntClock             uart_IntClock             1.08333e+006     1060669     N/A              N/A         N/A              N/A         N/A              N/A         
ultrasonic_uart_IntClock  ultrasonic_uart_IntClock  1.30417e+007     13018329    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
uart_tx(0)_PAD  35448         uart_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 28.82 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29488
-------------------------------------   ----- 
End-of-path arrival time (ps)           29488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell8        17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5998  23845   6968  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  27195   6968  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2293  29488   6968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for uart_IntClock
*******************************************
Clock: uart_IntClock
Frequency: 28.86 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7015p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29442
-------------------------------------   ----- 
End-of-path arrival time (ps)           29442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell4        18203  18203   7015  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     4977  23180   7015  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  26530   7015  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2912  29442   7015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ultrasonic_uart_IntClock
******************************************************
Clock: ultrasonic_uart_IntClock
Frequency: 28.82 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29488
-------------------------------------   ----- 
End-of-path arrival time (ps)           29488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell8        17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5998  23845   6968  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  27195   6968  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2293  29488   6968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q                       macrocell19     1250   1250  1060669  RISE       1
\uart:BUART:counter_load_not\/main_3           macrocell5      3615   4865  1060669  RISE       1
\uart:BUART:counter_load_not\/q                macrocell5      3350   8215  1060669  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2930  11145  1060669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (ultrasonic_uart_IntClock:R vs. ultrasonic_uart_IntClock:R)
*****************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018329p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11818
-------------------------------------   ----- 
End-of-path arrival time (ps)           11818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q                      macrocell46      1250   1250  13018329  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/main_0           macrocell27      4286   5536  13018329  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/q                macrocell27      3350   8886  13018329  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2932  11818  13018329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7015p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29442
-------------------------------------   ----- 
End-of-path arrival time (ps)           29442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell4        18203  18203   7015  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     4977  23180   7015  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  26530   7015  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2912  29442   7015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. ultrasonic_uart_IntClock:R)
**************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29488
-------------------------------------   ----- 
End-of-path arrival time (ps)           29488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell8        17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5998  23845   6968  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  27195   6968  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2293  29488   6968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406   8171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6968p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -5210
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29488
-------------------------------------   ----- 
End-of-path arrival time (ps)           29488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                           iocell8        17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/main_1         macrocell35     5998  23845   6968  RISE       1
\ultrasonic_uart:BUART:rx_postpoll\/q              macrocell35     3350  27195   6968  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2293  29488   6968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 7015p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29442
-------------------------------------   ----- 
End-of-path arrival time (ps)           29442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
uart_rx(0)/fb                           iocell4        18203  18203   7015  RISE       1
\uart:BUART:rx_postpoll\/main_0         macrocell11     4977  23180   7015  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell11     3350  26530   7015  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2912  29442   7015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 8171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28406   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28406   8171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 11481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25096
-------------------------------------   ----- 
End-of-path arrival time (ps)           25096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25096   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25096  11481  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_0\/main_0
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 14051p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24106
-------------------------------------   ----- 
End-of-path arrival time (ps)           24106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell4      18203  18203   7015  RISE       1
\uart:BUART:rx_state_0\/main_0  macrocell12   5903  24106  14051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 14376p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23781
-------------------------------------   ----- 
End-of-path arrival time (ps)           23781
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell4      18203  18203   7015  RISE       1
MODIN1_0/main_0  macrocell1    5578  23781  14376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_state_2\/main_0
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 14377p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23780
-------------------------------------   ----- 
End-of-path arrival time (ps)           23780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                   iocell4      18203  18203   7015  RISE       1
\uart:BUART:rx_state_2\/main_0  macrocell13   5577  23780  14377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 14791p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21786
-------------------------------------   ----- 
End-of-path arrival time (ps)           21786
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21786   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21786  14791  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 14927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23230
-------------------------------------   ----- 
End-of-path arrival time (ps)           23230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell8      17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_2  macrocell28   5383  23230  14927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_3
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 14927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23230
-------------------------------------   ----- 
End-of-path arrival time (ps)           23230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell8      17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_3  macrocell29   5383  23230  14927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 14927p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23230
-------------------------------------   ----- 
End-of-path arrival time (ps)           23230
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                    iocell8      17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_6  macrocell40   5383  23230  14927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_last\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_last\/clock_0
Path slack     : 14941p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23216
-------------------------------------   ----- 
End-of-path arrival time (ps)           23216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                iocell8      17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:rx_last\/main_0  macrocell33   5369  23216  14941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_last\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_9
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 14941p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23216
-------------------------------------   ----- 
End-of-path arrival time (ps)           23216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell8      17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_9  macrocell36   5369  23216  14941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ultrasonic_uart_rx(0)/fb
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_8
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 14941p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#313 vs. ultrasonic_uart_IntClock:R#2)   41667
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23216
-------------------------------------   ----- 
End-of-path arrival time (ps)           23216
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ultrasonic_uart_rx(0)/in_clock                              iocell8             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
ultrasonic_uart_rx(0)/fb                   iocell8      17847  17847   6968  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_8  macrocell37   5369  23216  14941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 14977p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23180
-------------------------------------   ----- 
End-of-path arrival time (ps)           23180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb    iocell4      18203  18203   7015  RISE       1
MODIN1_1/main_0  macrocell2    4977  23180  14977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_last\/main_0
Capture Clock  : \uart:BUART:rx_last\/clock_0
Path slack     : 14977p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23180
-------------------------------------   ----- 
End-of-path arrival time (ps)           23180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                iocell4      18203  18203   7015  RISE       1
\uart:BUART:rx_last\/main_0  macrocell9    4977  23180  14977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : uart_rx(0)/fb
Path End       : \uart:BUART:rx_status_3\/main_0
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 14977p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. uart_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23180
-------------------------------------   ----- 
End-of-path arrival time (ps)           23180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
uart_rx(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
uart_rx(0)/fb                    iocell4      18203  18203   7015  RISE       1
\uart:BUART:rx_status_3\/main_0  macrocell16   4977  23180  14977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18068p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3939  12079  18068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 18071p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3936  12076  18071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19128p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2879  11019  19128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19131p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2876  11016  19131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \timer:TimerUDB:nrstSts:stsreg\/status_0
Capture Clock  : \timer:TimerUDB:nrstSts:stsreg\/clock
Path slack     : 23400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16697
-------------------------------------   ----- 
End-of-path arrival time (ps)           16697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell1   2320   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell2      0   2320   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell2   1430   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell3      0   3750   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell3   1430   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell4      0   5180   8171  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell4   2960   8140   8171  RISE       1
\timer:TimerUDB:status_tc\/main_1         macrocell4      2892  11032  23400  RISE       1
\timer:TimerUDB:status_tc\/q              macrocell4      3350  14382  23400  RISE       1
\timer:TimerUDB:nrstSts:stsreg\/status_0  statusicell1    2314  16697  23400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:nrstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 23793p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15117  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1            datapathcell3   3773   6353  23793  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u2\/clock                      datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 23796p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15117  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1            datapathcell4   3771   6351  23796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u3\/clock                      datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25015p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15117  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1            datapathcell2   2551   5131  25015  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25017p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  15117  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2550   5130  25017  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\timer:TimerUDB:sT32:timerdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11145
-------------------------------------   ----- 
End-of-path arrival time (ps)           11145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q                       macrocell19     1250   1250  1060669  RISE       1
\uart:BUART:counter_load_not\/main_3           macrocell5      3615   4865  1060669  RISE       1
\uart:BUART:counter_load_not\/q                macrocell5      3350   8215  1060669  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2930  11145  1060669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062497p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14546
-------------------------------------   ----- 
End-of-path arrival time (ps)           14546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1062497  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell20     2601   8281  1062497  RISE       1
\uart:BUART:tx_bitclk_enable_pre\/q           macrocell20     3350  11631  1062497  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2915  14546  1062497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1064963p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16800
-------------------------------------   ----- 
End-of-path arrival time (ps)           16800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  1064963  RISE       1
\uart:BUART:rx_status_4\/main_1                 macrocell17     2297   7577  1064963  RISE       1
\uart:BUART:rx_status_4\/q                      macrocell17     3350  10927  1064963  RISE       1
\uart:BUART:sRX:RxSts\/status_4                 statusicell2    5873  16800  1064963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067617p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11496
-------------------------------------   ----- 
End-of-path arrival time (ps)           11496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q   macrocell6    1250   1250  1067617  RISE       1
\uart:BUART:rx_counter_load\/main_0  macrocell8    4583   5833  1067617  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell8    3350   9183  1067617  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2313  11496  1067617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart:BUART:sTX:TxSts\/clock
Path slack     : 1068521p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13242
-------------------------------------   ----- 
End-of-path arrival time (ps)           13242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1068521  RISE       1
\uart:BUART:tx_status_0\/main_2                 macrocell24     2288   7568  1068521  RISE       1
\uart:BUART:tx_status_0\/q                      macrocell24     3350  10918  1068521  RISE       1
\uart:BUART:sTX:TxSts\/status_0                 statusicell3    2324  13242  1068521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070007p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7027
-------------------------------------   ---- 
End-of-path arrival time (ps)           7027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q          macrocell7      1250   1250  1070007  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   5777   7027  1070007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart:BUART:txn\/main_3
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1070227p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  1070227  RISE       1
\uart:BUART:txn\/main_3                macrocell26     2316   9596  1070227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070631p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q       macrocell6      1250   1250  1067617  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   5152   6402  1070631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \uart:BUART:tx_bitclk\/main_0
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 1071531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8292
-------------------------------------   ---- 
End-of-path arrival time (ps)           8292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1062497  RISE       1
\uart:BUART:tx_bitclk\/main_0                 macrocell19     2612   8292  1071531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q                macrocell12     1250   1250  1068508  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3989   5239  1071794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:tx_state_0\/main_2
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1072256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1068521  RISE       1
\uart:BUART:tx_state_0\/main_2                  macrocell21     2288   7568  1072256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q                macrocell22     1250   1250  1060711  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3466   4716  1072327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q                macrocell21     1250   1250  1060931  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   3362   4612  1072431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_status_3\/main_1
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1072666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1067617  RISE       1
\uart:BUART:rx_status_3\/main_1     macrocell16   5907   7157  1072666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_0\/main_3
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1072779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1070007  RISE       1
\uart:BUART:rx_state_0\/main_3   macrocell12   5795   7045  1072779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_3\/main_2
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1072779p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7045
-------------------------------------   ---- 
End-of-path arrival time (ps)           7045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1070007  RISE       1
\uart:BUART:rx_state_3\/main_2   macrocell14   5795   7045  1072779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1072788p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q   macrocell7    1250   1250  1070007  RISE       1
\uart:BUART:rx_load_fifo\/main_2  macrocell10   5786   7036  1072788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_2\/main_3
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1072788p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1070007  RISE       1
\uart:BUART:rx_state_2\/main_3   macrocell13   5786   7036  1072788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \uart:BUART:rx_state_0\/main_7
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1073172p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                      macrocell1    1250   1250  1066544  RISE       1
\uart:BUART:rx_state_0\/main_7  macrocell12   5401   6651  1073172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_status_3\/main_2
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1073270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q        macrocell12   1250   1250  1068508  RISE       1
\uart:BUART:rx_status_3\/main_2  macrocell16   5303   6553  1073270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073909  RISE       1
MODIN1_0/main_2                        macrocell1    3805   5915  1073909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073909  RISE       1
\uart:BUART:rx_bitclk_enable\/main_1   macrocell7    3805   5915  1073909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1073909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073909  RISE       1
MODIN1_0/main_1                        macrocell1    3804   5914  1073909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073909  RISE       1
\uart:BUART:rx_bitclk_enable\/main_0   macrocell7    3804   5914  1073909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_0\/main_1
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1073990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1067617  RISE       1
\uart:BUART:rx_state_0\/main_1      macrocell12   4583   5833  1073990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_3\/main_0
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1073990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1067617  RISE       1
\uart:BUART:rx_state_3\/main_0      macrocell14   4583   5833  1073990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_1\/main_3
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1074011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1060669  RISE       1
\uart:BUART:tx_state_1\/main_3  macrocell22   4562   5812  1074011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_2\/main_3
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1074011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5812
-------------------------------------   ---- 
End-of-path arrival time (ps)           5812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1060669  RISE       1
\uart:BUART:tx_state_2\/main_3  macrocell23   4562   5812  1074011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_status_3\/main_3
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074047p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1070007  RISE       1
\uart:BUART:rx_status_3\/main_3  macrocell16   4526   5776  1074047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1074083  RISE       1
\uart:BUART:rx_bitclk_enable\/main_2   macrocell7    3631   5741  1074083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1066544  RISE       1
MODIN1_1/main_4  macrocell2    4067   5317  1074506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \uart:BUART:rx_status_3\/main_7
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                       macrocell1    1250   1250  1066544  RISE       1
\uart:BUART:rx_status_3\/main_7  macrocell16   4067   5317  1074506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_0\/main_4
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1074562p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell19   1250   1250  1060669  RISE       1
\uart:BUART:tx_state_0\/main_4  macrocell21   4012   5262  1074562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1067617  RISE       1
\uart:BUART:rx_load_fifo\/main_0    macrocell10   3908   5158  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_2\/main_1
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q  macrocell6    1250   1250  1067617  RISE       1
\uart:BUART:rx_state_2\/main_1      macrocell13   3908   5158  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_address_detected\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5158
-------------------------------------   ---- 
End-of-path arrival time (ps)           5158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_address_detected\/q      macrocell6    1250   1250  1067617  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_0  macrocell15   3908   5158  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074816p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1073909  RISE       1
MODIN1_1/main_2                        macrocell2    2897   5007  1074816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074817p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1073909  RISE       1
MODIN1_1/main_1                        macrocell2    2897   5007  1074817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_0\/main_2
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1068508  RISE       1
\uart:BUART:rx_state_0\/main_2  macrocell12   3692   4942  1074881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_3\/main_1
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1068508  RISE       1
\uart:BUART:rx_state_3\/main_1  macrocell14   3692   4942  1074881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_0\/main_9
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1074900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074900  RISE       1
\uart:BUART:rx_state_0\/main_9         macrocell12   2814   4924  1074900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_3\/main_6
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1074900p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074900  RISE       1
\uart:BUART:rx_state_3\/main_6         macrocell14   2814   4924  1074900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_status_3\/main_5
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1074905p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q        macrocell13   1250   1250  1069430  RISE       1
\uart:BUART:rx_status_3\/main_5  macrocell16   3668   4918  1074905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074900  RISE       1
\uart:BUART:rx_load_fifo\/main_6       macrocell10   2801   4911  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_2\/main_8
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074900  RISE       1
\uart:BUART:rx_state_2\/main_8         macrocell13   2801   4911  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:txn\/main_5
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1074958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_bitclk\/q  macrocell19   1250   1250  1060669  RISE       1
\uart:BUART:txn\/main_5   macrocell26   3615   4865  1074958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_status_3\/q
Path End       : \uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 1074959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6805
-------------------------------------   ---- 
End-of-path arrival time (ps)           6805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\uart:BUART:rx_status_3\/q       macrocell16    1250   1250  1074959  RISE       1
\uart:BUART:sRX:RxSts\/status_3  statusicell2   5555   6805  1074959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_1\/main_0
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1060711  RISE       1
\uart:BUART:tx_state_1\/main_0  macrocell22   3580   4830  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_2\/main_0
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1074994p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1060711  RISE       1
\uart:BUART:tx_state_2\/main_0  macrocell23   3580   4830  1074994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:txn\/main_1
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q  macrocell22   1250   1250  1060711  RISE       1
\uart:BUART:txn\/main_1    macrocell26   3573   4823  1075000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_0\/main_8
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075054  RISE       1
\uart:BUART:rx_state_0\/main_8         macrocell12   2659   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_3\/main_5
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075054  RISE       1
\uart:BUART:rx_state_3\/main_5         macrocell14   2659   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075063p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075054  RISE       1
\uart:BUART:rx_load_fifo\/main_5       macrocell10   2651   4761  1075063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_2\/main_7
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075063p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1075054  RISE       1
\uart:BUART:rx_state_2\/main_7         macrocell13   2651   4761  1075063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_status_3\/main_4
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075073p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q        macrocell14   1250   1250  1069603  RISE       1
\uart:BUART:rx_status_3\/main_4  macrocell16   3501   4751  1075073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_0\/main_10
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075083  RISE       1
\uart:BUART:rx_state_0\/main_10        macrocell12   2631   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_3\/main_7
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075083  RISE       1
\uart:BUART:rx_state_3\/main_7         macrocell14   2631   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075083  RISE       1
\uart:BUART:rx_load_fifo\/main_7       macrocell10   2619   4729  1075094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_2\/main_9
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1075083  RISE       1
\uart:BUART:rx_state_2\/main_9         macrocell13   2619   4729  1075094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_0\/main_0
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell22   1250   1250  1060711  RISE       1
\uart:BUART:tx_state_0\/main_0  macrocell21   3457   4707  1075116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \uart:BUART:rx_state_0\/main_6
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                      macrocell2    1250   1250  1067979  RISE       1
\uart:BUART:rx_state_0\/main_6  macrocell12   3424   4674  1075150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_0\/main_1
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075217p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1060931  RISE       1
\uart:BUART:tx_state_0\/main_1  macrocell21   3357   4607  1075217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:txn\/main_2
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q  macrocell21   1250   1250  1060931  RISE       1
\uart:BUART:txn\/main_2    macrocell26   3353   4603  1075220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075296p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q         macrocell12   1250   1250  1068508  RISE       1
\uart:BUART:rx_load_fifo\/main_1  macrocell10   3277   4527  1075296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_2\/main_2
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075296p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell12   1250   1250  1068508  RISE       1
\uart:BUART:rx_state_2\/main_2  macrocell13   3277   4527  1075296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075296p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_0\/q               macrocell12   1250   1250  1068508  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_1  macrocell15   3277   4527  1075296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_1\/main_1
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1060931  RISE       1
\uart:BUART:tx_state_1\/main_1  macrocell22   3110   4360  1075463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_2\/main_1
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075463p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell21   1250   1250  1060931  RISE       1
\uart:BUART:tx_state_2\/main_1  macrocell23   3110   4360  1075463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_0\/main_3
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 1075508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061221  RISE       1
\uart:BUART:tx_state_0\/main_3  macrocell21   3066   4316  1075508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:txn\/main_4
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1075510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q  macrocell23   1250   1250  1061221  RISE       1
\uart:BUART:txn\/main_4    macrocell26   3063   4313  1075510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_1\/main_2
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061221  RISE       1
\uart:BUART:tx_state_1\/main_2  macrocell22   2936   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_2\/main_2
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell23   1250   1250  1061221  RISE       1
\uart:BUART:tx_state_2\/main_2  macrocell23   2936   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_last\/q
Path End       : \uart:BUART:rx_state_2\/main_6
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075663p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_last\/q          macrocell9    1250   1250  1075663  RISE       1
\uart:BUART:rx_state_2\/main_6  macrocell13   2910   4160  1075663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q         macrocell13   1250   1250  1069430  RISE       1
\uart:BUART:rx_load_fifo\/main_4  macrocell10   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_2\/main_5
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1069430  RISE       1
\uart:BUART:rx_state_2\/main_5  macrocell13   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q               macrocell13   1250   1250  1069430  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_3  macrocell15   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_0\/main_5
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1069430  RISE       1
\uart:BUART:rx_state_0\/main_5  macrocell12   2770   4020  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_3\/main_4
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell13   1250   1250  1069430  RISE       1
\uart:BUART:rx_state_3\/main_4  macrocell14   2770   4020  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  1066544  RISE       1
MODIN1_0/main_3  macrocell1    2642   3892  1075931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  1067979  RISE       1
MODIN1_1/main_3  macrocell2    2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \uart:BUART:rx_status_3\/main_6
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                       macrocell2    1250   1250  1067979  RISE       1
\uart:BUART:rx_status_3\/main_6  macrocell16   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q         macrocell14   1250   1250  1069603  RISE       1
\uart:BUART:rx_load_fifo\/main_3  macrocell10   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_2\/main_4
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1069603  RISE       1
\uart:BUART:rx_state_2\/main_4  macrocell13   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q               macrocell14   1250   1250  1069603  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_2  macrocell15   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_0\/main_4
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1069603  RISE       1
\uart:BUART:rx_state_0\/main_4  macrocell12   2597   3847  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_3\/main_3
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell14   1250   1250  1069603  RISE       1
\uart:BUART:rx_state_3\/main_3  macrocell14   2597   3847  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:txn\/q
Path End       : \uart:BUART:txn\/main_0
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\uart:BUART:txn\/q       macrocell26   1250   1250  1076280  RISE       1
\uart:BUART:txn\/main_0  macrocell26   2293   3543  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_load_fifo\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077349p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   1083333
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\uart:BUART:rx_load_fifo\/q            macrocell10     1250   1250  1068499  RISE       1
\uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   2804   4054  1077349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018329p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                       -11520
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11818
-------------------------------------   ----- 
End-of-path arrival time (ps)           11818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q                      macrocell46      1250   1250  13018329  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/main_0           macrocell27      4286   5536  13018329  RISE       1
\ultrasonic_uart:BUART:counter_load_not\/q                macrocell27      3350   8886  13018329  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2932  11818  13018329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13020964p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14413
-------------------------------------   ----- 
End-of-path arrival time (ps)           14413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13020964  RISE       1
\ultrasonic_uart:BUART:tx_bitclk_enable_pre\/main_0      macrocell44      3088   8768  13020964  RISE       1
\ultrasonic_uart:BUART:tx_bitclk_enable_pre\/q           macrocell44      3350  12118  13020964  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell9    2295  14413  13020964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxSts\/clock
Path slack     : 13024940p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15157
-------------------------------------   ----- 
End-of-path arrival time (ps)           15157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13024940  RISE       1
\ultrasonic_uart:BUART:tx_status_0\/main_2                 macrocell48     4211   9491  13024940  RISE       1
\ultrasonic_uart:BUART:tx_status_0\/q                      macrocell48     3350  12841  13024940  RISE       1
\ultrasonic_uart:BUART:sTX:TxSts\/status_0                 statusicell5    2315  15157  13024940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxSts\/clock                    statusicell5        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026002p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -4220
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                        model name   delay     AT     slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q            macrocell38   1250   1250  13026002  RISE       1
\ultrasonic_uart:BUART:rx_counter_load\/main_2  macrocell32   4522   5772  13026002  RISE       1
\ultrasonic_uart:BUART:rx_counter_load\/q       macrocell32   3350   9122  13026002  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/load   count7cell    2323  11445  13026002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxSts\/clock
Path slack     : 13026825p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13272
-------------------------------------   ----- 
End-of-path arrival time (ps)           13272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  13026825  RISE       1
\ultrasonic_uart:BUART:rx_status_4\/main_1                 macrocell41     2325   7605  13026825  RISE       1
\ultrasonic_uart:BUART:rx_status_4\/q                      macrocell41     3350  10955  13026825  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/status_4                 statusicell4    2317  13272  13026825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/clock                    statusicell4        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027910p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  13027910  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   6207   7457  13027910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \ultrasonic_uart:BUART:txn\/main_3
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13028550p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   7280   7280  13028550  RISE       1
\ultrasonic_uart:BUART:txn\/main_3                macrocell50     2326   9606  13028550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \ultrasonic_uart:BUART:tx_bitclk\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_bitclk\/clock_0
Path slack     : 13029380p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8777
-------------------------------------   ---- 
End-of-path arrival time (ps)           8777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock       datapathcell10      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT     slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell10   5680   5680  13020964  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/main_0                 macrocell43      3097   8777  13029380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029861p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q       macrocell30     1250   1250  13026911  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   4255   5505  13029861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13030126p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  13027910  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_2  macrocell34   6781   8031  13030126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13030126p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8031
-------------------------------------   ---- 
End-of-path arrival time (ps)           8031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13027910  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_2   macrocell38   6781   8031  13030126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030238p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q                macrocell46     1250   1250  13018329  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   3889   5139  13030238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030413p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6300
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q                macrocell36     1250   1250  13027902  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   3704   4954  13030413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13030558p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7599
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   5280   5280  13024940  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_2                  macrocell45     2319   7599  13030558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030583p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -6290
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q                macrocell45     1250   1250  13019078  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   3544   4794  13030583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sTX:TxShifter:u0\/clock             datapathcell9       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13030690p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13027910  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_2   macrocell36   6217   7467  13030690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13030690p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13027910  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_2   macrocell37   6217   7467  13030690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_bitclk_enable\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13030704p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13027910  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_2  macrocell40   6203   7453  13030704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13031034p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13026002  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_3  macrocell36   5872   7122  13031034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13031034p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13026002  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_3  macrocell37   5872   7122  13031034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13032061p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13018329  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_0  macrocell47   4846   6096  13032061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13032131p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018399  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_3  macrocell47   4776   6026  13032131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13032185p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018399  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_3  macrocell46   4721   5971  13032185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13032385p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q        macrocell38   1250   1250  13026002  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_3  macrocell40   4522   5772  13032385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_load_fifo\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032536p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1930
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_load_fifo\/q            macrocell34     1250   1250  13028772  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   5951   7201  13032536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxShifter:u0\/clock             datapathcell8       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13032558p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13019078  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_1  macrocell46   4348   5598  13032558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13032560p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13019084  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_2  macrocell46   4347   5597  13032560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032633p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026911  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_0    macrocell34   4274   5524  13032633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032633p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026911  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_0      macrocell38   4274   5524  13032633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032633p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q      macrocell30   1250   1250  13026911  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_0  macrocell39   4274   5524  13032633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13032714p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026911  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_0      macrocell36   4193   5443  13032714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13032714p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026911  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_0      macrocell37   4193   5443  13032714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032777p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032777  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_5       macrocell34   3269   5379  13032777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032777p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5379
-------------------------------------   ---- 
End-of-path arrival time (ps)           5379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032777  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_5         macrocell38   3269   5379  13032777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032780p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032780  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_6       macrocell34   3267   5377  13032780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032780p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032780  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_6         macrocell38   3267   5377  13032780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032802p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032802  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_7       macrocell34   3245   5355  13032802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13032802p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032802  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_7         macrocell38   3245   5355  13032802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13033023p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13018329  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_0  macrocell45   3883   5133  13033023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_1
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033051p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q  macrocell46   1250   1250  13018329  RISE       1
\ultrasonic_uart:BUART:txn\/main_1    macrocell50   3855   5105  13033051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_5
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033114p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q  macrocell43   1250   1250  13018399  RISE       1
\ultrasonic_uart:BUART:txn\/main_5   macrocell50   3793   5043  13033114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_bitclk\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_4
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13033126p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_bitclk\/clock_0                  macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018399  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_4  macrocell45   3781   5031  13033126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033184p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q         macrocell37   1250   1250  13027714  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_4  macrocell34   3722   4972  13033184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13033184p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13027714  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_4  macrocell38   3722   4972  13033184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033184p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q               macrocell37   1250   1250  13027714  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_3  macrocell39   3722   4972  13033184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033185p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q         macrocell36   1250   1250  13027902  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_1  macrocell34   3721   4971  13033185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13033185p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13027902  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_1  macrocell38   3721   4971  13033185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033185p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q               macrocell36   1250   1250  13027902  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_1  macrocell39   3721   4971  13033185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033235p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033235  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_1   macrocell31   2811   4921  13033235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033246  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_0   macrocell31   2801   4911  13033246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033235  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_1        macrocell28   2796   4906  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_1
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033235  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_1        macrocell29   2796   4906  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_0
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13033254p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033246  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_0        macrocell28   2793   4903  13033254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_0
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13033254p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033246  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_0        macrocell29   2793   4903  13033254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_address_detected\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_0
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_address_detected\/clock_0        macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_address_detected\/q  macrocell30   1250   1250  13026911  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_0     macrocell40   3612   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13033366p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13019078  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_1  macrocell45   3541   4791  13033366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_2
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13033377p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13019084  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_2  macrocell47   3530   4780  13033377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_2
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033483p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q  macrocell45   1250   1250  13019078  RISE       1
\ultrasonic_uart:BUART:txn\/main_2    macrocell50   3423   4673  13033483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_4
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13033485p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q  macrocell47   1250   1250  13019084  RISE       1
\ultrasonic_uart:BUART:txn\/main_4    macrocell50   3421   4671  13033485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_0\/q
Path End       : \ultrasonic_uart:BUART:tx_state_2\/main_1
Capture Clock  : \ultrasonic_uart:BUART:tx_state_2\/clock_0
Path slack     : 13033486p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_0\/q       macrocell45   1250   1250  13019078  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/main_1  macrocell47   3421   4671  13033486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_2\/q
Path End       : \ultrasonic_uart:BUART:tx_state_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:tx_state_0\/clock_0
Path slack     : 13033506p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_2\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_2\/q       macrocell47   1250   1250  13019084  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/main_3  macrocell45   3400   4650  13033506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_0\/clock_0                 macrocell45         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032777  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_5         macrocell36   2344   4454  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032777  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_5         macrocell37   2344   4454  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13033705p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032780  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_6         macrocell36   2342   4452  13033705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_6
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13033705p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032780  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_6         macrocell37   2342   4452  13033705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \ultrasonic_uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033725p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033725  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/main_2   macrocell31   2322   4432  13033725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_bitclk_enable\/clock_0           macrocell31         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032802  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_7         macrocell36   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxBitCounter\/clock             count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032802  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_7         macrocell37   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:pollcount_0\/main_3
Capture Clock  : \ultrasonic_uart:BUART:pollcount_0\/clock_0
Path slack     : 13033794p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13025686  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/main_3  macrocell28   3113   4363  13033794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_4
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13033794p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13025686  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_4  macrocell29   3113   4363  13033794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_7
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13033794p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13025686  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_7  macrocell40   3113   4363  13033794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_10
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_0\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_0\/q       macrocell28   1250   1250  13025686  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_10  macrocell36   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13034097p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q        macrocell37   1250   1250  13027714  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_4  macrocell40   2810   4060  13034097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13027714  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_4  macrocell36   2796   4046  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_2\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_4
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13034111p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_2\/q       macrocell37   1250   1250  13027714  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_4  macrocell37   2796   4046  13034111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13034262p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q         macrocell38   1250   1250  13026002  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/main_3  macrocell34   2644   3894  13034262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_load_fifo\/clock_0               macrocell34         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_3\/main_3
Capture Clock  : \ultrasonic_uart:BUART:rx_state_3\/clock_0
Path slack     : 13034262p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q       macrocell38   1250   1250  13026002  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/main_3  macrocell38   2644   3894  13034262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_3\/q
Path End       : \ultrasonic_uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034262p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_3\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_3\/q               macrocell38   1250   1250  13026002  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/main_2  macrocell39   2644   3894  13034262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_stop1_reg\/clock_0         macrocell39         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:tx_state_1\/q
Path End       : \ultrasonic_uart:BUART:tx_state_1\/main_0
Capture Clock  : \ultrasonic_uart:BUART:tx_state_1\/clock_0
Path slack     : 13034272p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:tx_state_1\/q       macrocell46   1250   1250  13018329  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/main_0  macrocell46   2634   3884  13034272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:tx_state_1\/clock_0                 macrocell46         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13027902  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_1  macrocell36   2622   3872  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q       macrocell36   1250   1250  13027902  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_1  macrocell37   2622   3872  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_state_0\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_1
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_state_0\/q        macrocell36   1250   1250  13027902  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_1  macrocell40   2621   3871  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:rx_state_0\/main_8
Capture Clock  : \ultrasonic_uart:BUART:rx_state_0\/clock_0
Path slack     : 13034313p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q      macrocell29   1250   1250  13026055  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/main_8  macrocell36   2593   3843  13034313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_0\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:pollcount_1\/main_2
Capture Clock  : \ultrasonic_uart:BUART:pollcount_1\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q       macrocell29   1250   1250  13026055  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/main_2  macrocell29   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:pollcount_1\/q
Path End       : \ultrasonic_uart:BUART:rx_status_3\/main_5
Capture Clock  : \ultrasonic_uart:BUART:rx_status_3\/clock_0
Path slack     : 13034314p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:pollcount_1\/clock_0                macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:pollcount_1\/q       macrocell29   1250   1250  13026055  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/main_5  macrocell40   2593   3843  13034314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:txn\/q
Path End       : \ultrasonic_uart:BUART:txn\/main_0
Capture Clock  : \ultrasonic_uart:BUART:txn\/clock_0
Path slack     : 13034589p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:txn\/q       macrocell50   1250   1250  13034589  RISE       1
\ultrasonic_uart:BUART:txn\/main_0  macrocell50   2318   3568  13034589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:txn\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_last\/q
Path End       : \ultrasonic_uart:BUART:rx_state_2\/main_9
Capture Clock  : \ultrasonic_uart:BUART:rx_state_2\/clock_0
Path slack     : 13034592p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -3510
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_last\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_last\/q          macrocell33   1250   1250  13034592  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/main_9  macrocell37   2314   3564  13034592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_state_2\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ultrasonic_uart:BUART:rx_status_3\/q
Path End       : \ultrasonic_uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \ultrasonic_uart:BUART:sRX:RxSts\/clock
Path slack     : 13035944p

Capture Clock Arrival Time                                                              0
+ Clock path delay                                                                      0
+ Cycle adjust (ultrasonic_uart_IntClock:R#1 vs. ultrasonic_uart_IntClock:R#2)   13041667
- Setup time                                                                        -1570
------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                   13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:rx_status_3\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\ultrasonic_uart:BUART:rx_status_3\/q       macrocell40    1250   1250  13035944  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/status_3  statusicell4   2902   4152  13035944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ultrasonic_uart:BUART:sRX:RxSts\/clock                    statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

