
F401CCU6_BLINK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0b4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  0800a254  0800a254  0001a254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a370  0800a370  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a370  0800a370  0001a370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a378  0800a378  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a378  0800a378  0001a378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a37c  0800a37c  0001a37c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a380  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000140c  200001e4  0800a564  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  200015f0  0800a564  000215f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c6b0  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a94  00000000  00000000  0003c8c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001558  00000000  00000000  00040358  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013c8  00000000  00000000  000418b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a7bb  00000000  00000000  00042c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013831  00000000  00000000  0005d433  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009536e  00000000  00000000  00070c64  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00105fd2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d34  00000000  00000000  00106050  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a23c 	.word	0x0800a23c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800a23c 	.word	0x0800a23c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b08e      	sub	sp, #56	; 0x38
 8000584:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000586:	f000 fd25 	bl	8000fd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f901 	bl	8000790 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  __HAL_RCC_I2C3_CLK_ENABLE();
 800058e:	2300      	movs	r3, #0
 8000590:	627b      	str	r3, [r7, #36]	; 0x24
 8000592:	4b75      	ldr	r3, [pc, #468]	; (8000768 <main+0x1e8>)
 8000594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000596:	4a74      	ldr	r2, [pc, #464]	; (8000768 <main+0x1e8>)
 8000598:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800059c:	6413      	str	r3, [r2, #64]	; 0x40
 800059e:	4b72      	ldr	r3, [pc, #456]	; (8000768 <main+0x1e8>)
 80005a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80005a6:	627b      	str	r3, [r7, #36]	; 0x24
 80005a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  USB_Status_Init();
 80005aa:	f008 fd8d 	bl	80090c8 <USB_Status_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ae:	f000 fa5f 	bl	8000a70 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005b2:	f000 f957 	bl	8000864 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 80005b6:	f008 fc71 	bl	8008e9c <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 80005ba:	f000 f9fd 	bl	80009b8 <MX_I2C1_Init>
  MX_I2C3_Init();
 80005be:	f000 fa29 	bl	8000a14 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  usb_printf("Hello World!\r\n");
 80005c2:	486a      	ldr	r0, [pc, #424]	; (800076c <main+0x1ec>)
 80005c4:	f008 fd60 	bl	8009088 <usb_printf>
  HAL_Delay(500);
 80005c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005cc:	f000 fd44 	bl	8001058 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


		uint8_t i=0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		HAL_StatusTypeDef status;
		uint16_t state;
		char buffUSB[30] = {0};
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	221e      	movs	r2, #30
 80005da:	2100      	movs	r1, #0
 80005dc:	4618      	mov	r0, r3
 80005de:	f009 f9e5 	bl	80099ac <memset>
		for(i=0; i<127; i++)
 80005e2:	2300      	movs	r3, #0
 80005e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80005e8:	e051      	b.n	800068e <main+0x10e>
		{
			state = HAL_I2C_Master_Transmit(&hi2c3,i<<1,0,0,200);
 80005ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80005ee:	b29b      	uxth	r3, r3
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	b299      	uxth	r1, r3
 80005f4:	23c8      	movs	r3, #200	; 0xc8
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2300      	movs	r3, #0
 80005fa:	2200      	movs	r2, #0
 80005fc:	485c      	ldr	r0, [pc, #368]	; (8000770 <main+0x1f0>)
 80005fe:	f001 fd29 	bl	8002054 <HAL_I2C_Master_Transmit>
 8000602:	4603      	mov	r3, r0
 8000604:	85bb      	strh	r3, [r7, #44]	; 0x2c
			 status= state;
 8000606:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000608:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			  if(status==HAL_OK)
 800060c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000610:	2b00      	cmp	r3, #0
 8000612:	d10c      	bne.n	800062e <main+0xae>
			  {
					  sprintf(buffUSB, "i2c addr:0x%02X is ok\r\n",i);
 8000614:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	4956      	ldr	r1, [pc, #344]	; (8000774 <main+0x1f4>)
 800061c:	4618      	mov	r0, r3
 800061e:	f009 fa85 	bl	8009b2c <siprintf>
					  usb_printf("%s\r\n",buffUSB);
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	4619      	mov	r1, r3
 8000626:	4854      	ldr	r0, [pc, #336]	; (8000778 <main+0x1f8>)
 8000628:	f008 fd2e 	bl	8009088 <usb_printf>
 800062c:	e02a      	b.n	8000684 <main+0x104>
			  }
			  else if(status==HAL_TIMEOUT)
 800062e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000632:	2b03      	cmp	r3, #3
 8000634:	d10c      	bne.n	8000650 <main+0xd0>
			  {
				  sprintf(buffUSB, "i2c addr:0x%02X is timeout\r\n",i);
 8000636:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	494f      	ldr	r1, [pc, #316]	; (800077c <main+0x1fc>)
 800063e:	4618      	mov	r0, r3
 8000640:	f009 fa74 	bl	8009b2c <siprintf>
				  usb_printf("%s\r\n",buffUSB);
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	4619      	mov	r1, r3
 8000648:	484b      	ldr	r0, [pc, #300]	; (8000778 <main+0x1f8>)
 800064a:	f008 fd1d 	bl	8009088 <usb_printf>
 800064e:	e019      	b.n	8000684 <main+0x104>
			  }
			  else if(status==HAL_BUSY)
 8000650:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000654:	2b02      	cmp	r3, #2
 8000656:	d10c      	bne.n	8000672 <main+0xf2>
			  {
				  sprintf(buffUSB, "i2c addr:0x%02X is busy\r\n",i);
 8000658:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	4948      	ldr	r1, [pc, #288]	; (8000780 <main+0x200>)
 8000660:	4618      	mov	r0, r3
 8000662:	f009 fa63 	bl	8009b2c <siprintf>
				  usb_printf("%s\r\n",buffUSB);
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	4619      	mov	r1, r3
 800066a:	4843      	ldr	r0, [pc, #268]	; (8000778 <main+0x1f8>)
 800066c:	f008 fd0c 	bl	8009088 <usb_printf>
 8000670:	e008      	b.n	8000684 <main+0x104>
			  }
			  else if(status == HAL_ERROR)
 8000672:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000676:	2b01      	cmp	r3, #1
 8000678:	d004      	beq.n	8000684 <main+0x104>
			  {
				  //sprintf(buffUSB, "i2c addr:0x%02X is error\r\n",i);
				  //usb_printf("%s\r\n",buffUSB);
			  }
			  else {
				  usb_printf("status = %d\r\n", state);
 800067a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800067c:	4619      	mov	r1, r3
 800067e:	4841      	ldr	r0, [pc, #260]	; (8000784 <main+0x204>)
 8000680:	f008 fd02 	bl	8009088 <usb_printf>
		for(i=0; i<127; i++)
 8000684:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000688:	3301      	adds	r3, #1
 800068a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800068e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000692:	2b7e      	cmp	r3, #126	; 0x7e
 8000694:	d9a9      	bls.n	80005ea <main+0x6a>
			}
		}

		for(i=0; i<127; i++)
 8000696:	2300      	movs	r3, #0
 8000698:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800069c:	e051      	b.n	8000742 <main+0x1c2>
		{
			state = HAL_I2C_Master_Transmit(&hi2c1,i<<1,0,0,200);
 800069e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	005b      	lsls	r3, r3, #1
 80006a6:	b299      	uxth	r1, r3
 80006a8:	23c8      	movs	r3, #200	; 0xc8
 80006aa:	9300      	str	r3, [sp, #0]
 80006ac:	2300      	movs	r3, #0
 80006ae:	2200      	movs	r2, #0
 80006b0:	4835      	ldr	r0, [pc, #212]	; (8000788 <main+0x208>)
 80006b2:	f001 fccf 	bl	8002054 <HAL_I2C_Master_Transmit>
 80006b6:	4603      	mov	r3, r0
 80006b8:	85bb      	strh	r3, [r7, #44]	; 0x2c
			 status= state;
 80006ba:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80006bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			  if(status==HAL_OK)
 80006c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d10c      	bne.n	80006e2 <main+0x162>
			  {
					  sprintf(buffUSB, "i2c addr:0x%02X is ok\r\n",i);
 80006c8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	4929      	ldr	r1, [pc, #164]	; (8000774 <main+0x1f4>)
 80006d0:	4618      	mov	r0, r3
 80006d2:	f009 fa2b 	bl	8009b2c <siprintf>
					  usb_printf("%s\r\n",buffUSB);
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	4827      	ldr	r0, [pc, #156]	; (8000778 <main+0x1f8>)
 80006dc:	f008 fcd4 	bl	8009088 <usb_printf>
 80006e0:	e02a      	b.n	8000738 <main+0x1b8>
			  }
			  else if(status==HAL_TIMEOUT)
 80006e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80006e6:	2b03      	cmp	r3, #3
 80006e8:	d10c      	bne.n	8000704 <main+0x184>
			  {
				  sprintf(buffUSB, "i2c addr:0x%02X is timeout\r\n",i);
 80006ea:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	4922      	ldr	r1, [pc, #136]	; (800077c <main+0x1fc>)
 80006f2:	4618      	mov	r0, r3
 80006f4:	f009 fa1a 	bl	8009b2c <siprintf>
				  usb_printf("%s\r\n",buffUSB);
 80006f8:	1d3b      	adds	r3, r7, #4
 80006fa:	4619      	mov	r1, r3
 80006fc:	481e      	ldr	r0, [pc, #120]	; (8000778 <main+0x1f8>)
 80006fe:	f008 fcc3 	bl	8009088 <usb_printf>
 8000702:	e019      	b.n	8000738 <main+0x1b8>
			  }
			  else if(status==HAL_BUSY)
 8000704:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000708:	2b02      	cmp	r3, #2
 800070a:	d10c      	bne.n	8000726 <main+0x1a6>
			  {
				  sprintf(buffUSB, "i2c addr:0x%02X is busy\r\n",i);
 800070c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	491b      	ldr	r1, [pc, #108]	; (8000780 <main+0x200>)
 8000714:	4618      	mov	r0, r3
 8000716:	f009 fa09 	bl	8009b2c <siprintf>
				  usb_printf("%s\r\n",buffUSB);
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	4619      	mov	r1, r3
 800071e:	4816      	ldr	r0, [pc, #88]	; (8000778 <main+0x1f8>)
 8000720:	f008 fcb2 	bl	8009088 <usb_printf>
 8000724:	e008      	b.n	8000738 <main+0x1b8>
			  }
			  else if(status == HAL_ERROR)
 8000726:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800072a:	2b01      	cmp	r3, #1
 800072c:	d004      	beq.n	8000738 <main+0x1b8>
			  {
				  //sprintf(buffUSB, "i2c addr:0x%02X is error\r\n",i);
				  //usb_printf("%s\r\n",buffUSB);
			  }
			  else {
				  usb_printf("status = %d\r\n", state);
 800072e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000730:	4619      	mov	r1, r3
 8000732:	4814      	ldr	r0, [pc, #80]	; (8000784 <main+0x204>)
 8000734:	f008 fca8 	bl	8009088 <usb_printf>
		for(i=0; i<127; i++)
 8000738:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800073c:	3301      	adds	r3, #1
 800073e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000742:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000746:	2b7e      	cmp	r3, #126	; 0x7e
 8000748:	d9a9      	bls.n	800069e <main+0x11e>
			}
		}

		//sprintf(buffUSB, "scan end\r\n");
		//usb_printf("%s\r\n",buffUSB);
		usb_printf("scan end\r\n");
 800074a:	4810      	ldr	r0, [pc, #64]	; (800078c <main+0x20c>)
 800074c:	f008 fc9c 	bl	8009088 <usb_printf>
		//H-AL_Delay(1000);
		HAL_Delay(1000);
 8000750:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000754:	f000 fc80 	bl	8001058 <HAL_Delay>
		memset(buffUSB,0,30);
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	221e      	movs	r2, #30
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f009 f924 	bl	80099ac <memset>
  {
 8000764:	e734      	b.n	80005d0 <main+0x50>
 8000766:	bf00      	nop
 8000768:	40023800 	.word	0x40023800
 800076c:	0800a254 	.word	0x0800a254
 8000770:	20000210 	.word	0x20000210
 8000774:	0800a264 	.word	0x0800a264
 8000778:	0800a27c 	.word	0x0800a27c
 800077c:	0800a284 	.word	0x0800a284
 8000780:	0800a2a4 	.word	0x0800a2a4
 8000784:	0800a2c0 	.word	0x0800a2c0
 8000788:	20000264 	.word	0x20000264
 800078c:	0800a2d0 	.word	0x0800a2d0

08000790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b094      	sub	sp, #80	; 0x50
 8000794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000796:	f107 0320 	add.w	r3, r7, #32
 800079a:	2230      	movs	r2, #48	; 0x30
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f009 f904 	bl	80099ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	605a      	str	r2, [r3, #4]
 80007ae:	609a      	str	r2, [r3, #8]
 80007b0:	60da      	str	r2, [r3, #12]
 80007b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b4:	2300      	movs	r3, #0
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	4b28      	ldr	r3, [pc, #160]	; (800085c <SystemClock_Config+0xcc>)
 80007ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007bc:	4a27      	ldr	r2, [pc, #156]	; (800085c <SystemClock_Config+0xcc>)
 80007be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c2:	6413      	str	r3, [r2, #64]	; 0x40
 80007c4:	4b25      	ldr	r3, [pc, #148]	; (800085c <SystemClock_Config+0xcc>)
 80007c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007cc:	60bb      	str	r3, [r7, #8]
 80007ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007d0:	2300      	movs	r3, #0
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	4b22      	ldr	r3, [pc, #136]	; (8000860 <SystemClock_Config+0xd0>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007dc:	4a20      	ldr	r2, [pc, #128]	; (8000860 <SystemClock_Config+0xd0>)
 80007de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	4b1e      	ldr	r3, [pc, #120]	; (8000860 <SystemClock_Config+0xd0>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007ec:	607b      	str	r3, [r7, #4]
 80007ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007f0:	2301      	movs	r3, #1
 80007f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007fa:	2302      	movs	r3, #2
 80007fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000802:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8000804:	2306      	movs	r3, #6
 8000806:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 252;
 8000808:	23fc      	movs	r3, #252	; 0xfc
 800080a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800080c:	2304      	movs	r3, #4
 800080e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000810:	2307      	movs	r3, #7
 8000812:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000814:	f107 0320 	add.w	r3, r7, #32
 8000818:	4618      	mov	r0, r3
 800081a:	f004 fd5b 	bl	80052d4 <HAL_RCC_OscConfig>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000824:	f000 f96c 	bl	8000b00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000828:	230f      	movs	r3, #15
 800082a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082c:	2302      	movs	r3, #2
 800082e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000838:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800083e:	f107 030c 	add.w	r3, r7, #12
 8000842:	2102      	movs	r1, #2
 8000844:	4618      	mov	r0, r3
 8000846:	f004 ffb5 	bl	80057b4 <HAL_RCC_ClockConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000850:	f000 f956 	bl	8000b00 <Error_Handler>
  }
}
 8000854:	bf00      	nop
 8000856:	3750      	adds	r7, #80	; 0x50
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40023800 	.word	0x40023800
 8000860:	40007000 	.word	0x40007000

08000864 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08c      	sub	sp, #48	; 0x30
 8000868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800086a:	f107 0320 	add.w	r3, r7, #32
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000878:	463b      	mov	r3, r7
 800087a:	2220      	movs	r2, #32
 800087c:	2100      	movs	r1, #0
 800087e:	4618      	mov	r0, r3
 8000880:	f009 f894 	bl	80099ac <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000884:	4b48      	ldr	r3, [pc, #288]	; (80009a8 <MX_ADC1_Init+0x144>)
 8000886:	4a49      	ldr	r2, [pc, #292]	; (80009ac <MX_ADC1_Init+0x148>)
 8000888:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800088a:	4b47      	ldr	r3, [pc, #284]	; (80009a8 <MX_ADC1_Init+0x144>)
 800088c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000890:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000892:	4b45      	ldr	r3, [pc, #276]	; (80009a8 <MX_ADC1_Init+0x144>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000898:	4b43      	ldr	r3, [pc, #268]	; (80009a8 <MX_ADC1_Init+0x144>)
 800089a:	2201      	movs	r2, #1
 800089c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800089e:	4b42      	ldr	r3, [pc, #264]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008a4:	4b40      	ldr	r3, [pc, #256]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ac:	4b3e      	ldr	r3, [pc, #248]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008b2:	4b3d      	ldr	r3, [pc, #244]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008b4:	4a3e      	ldr	r2, [pc, #248]	; (80009b0 <MX_ADC1_Init+0x14c>)
 80008b6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b8:	4b3b      	ldr	r3, [pc, #236]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80008be:	4b3a      	ldr	r3, [pc, #232]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008c0:	2202      	movs	r2, #2
 80008c2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008c4:	4b38      	ldr	r3, [pc, #224]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008cc:	4b36      	ldr	r3, [pc, #216]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008ce:	2201      	movs	r2, #1
 80008d0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008d2:	4835      	ldr	r0, [pc, #212]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008d4:	f000 fbe2 	bl	800109c <HAL_ADC_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 80008de:	f000 f90f 	bl	8000b00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 80008e6:	2301      	movs	r3, #1
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008ea:	2300      	movs	r3, #0
 80008ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008ee:	f107 0320 	add.w	r3, r7, #32
 80008f2:	4619      	mov	r1, r3
 80008f4:	482c      	ldr	r0, [pc, #176]	; (80009a8 <MX_ADC1_Init+0x144>)
 80008f6:	f000 fc15 	bl	8001124 <HAL_ADC_ConfigChannel>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d001      	beq.n	8000904 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8000900:	f000 f8fe 	bl	8000b00 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8000904:	2302      	movs	r3, #2
 8000906:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000908:	f107 0320 	add.w	r3, r7, #32
 800090c:	4619      	mov	r1, r3
 800090e:	4826      	ldr	r0, [pc, #152]	; (80009a8 <MX_ADC1_Init+0x144>)
 8000910:	f000 fc08 	bl	8001124 <HAL_ADC_ConfigChannel>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 800091a:	f000 f8f1 	bl	8000b00 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 800091e:	2300      	movs	r3, #0
 8000920:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8000922:	2301      	movs	r3, #1
 8000924:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8000926:	2304      	movs	r3, #4
 8000928:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 800092a:	2300      	movs	r3, #0
 800092c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_NONE;
 800092e:	2300      	movs	r3, #0
 8000930:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000932:	4b20      	ldr	r3, [pc, #128]	; (80009b4 <MX_ADC1_Init+0x150>)
 8000934:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000936:	2300      	movs	r3, #0
 8000938:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800093a:	2300      	movs	r3, #0
 800093c:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800093e:	2300      	movs	r3, #0
 8000940:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000942:	463b      	mov	r3, r7
 8000944:	4619      	mov	r1, r3
 8000946:	4818      	ldr	r0, [pc, #96]	; (80009a8 <MX_ADC1_Init+0x144>)
 8000948:	f000 fe0a 	bl	8001560 <HAL_ADCEx_InjectedConfigChannel>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8000952:	f000 f8d5 	bl	8000b00 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedRank = 2;
 8000956:	2302      	movs	r3, #2
 8000958:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800095a:	463b      	mov	r3, r7
 800095c:	4619      	mov	r1, r3
 800095e:	4812      	ldr	r0, [pc, #72]	; (80009a8 <MX_ADC1_Init+0x144>)
 8000960:	f000 fdfe 	bl	8001560 <HAL_ADCEx_InjectedConfigChannel>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_ADC1_Init+0x10a>
  {
    Error_Handler();
 800096a:	f000 f8c9 	bl	8000b00 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedRank = 3;
 800096e:	2303      	movs	r3, #3
 8000970:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000972:	463b      	mov	r3, r7
 8000974:	4619      	mov	r1, r3
 8000976:	480c      	ldr	r0, [pc, #48]	; (80009a8 <MX_ADC1_Init+0x144>)
 8000978:	f000 fdf2 	bl	8001560 <HAL_ADCEx_InjectedConfigChannel>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8000982:	f000 f8bd 	bl	8000b00 <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedRank = 4;
 8000986:	2304      	movs	r3, #4
 8000988:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800098a:	463b      	mov	r3, r7
 800098c:	4619      	mov	r1, r3
 800098e:	4806      	ldr	r0, [pc, #24]	; (80009a8 <MX_ADC1_Init+0x144>)
 8000990:	f000 fde6 	bl	8001560 <HAL_ADCEx_InjectedConfigChannel>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 800099a:	f000 f8b1 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800099e:	bf00      	nop
 80009a0:	3730      	adds	r7, #48	; 0x30
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	200002b8 	.word	0x200002b8
 80009ac:	40012000 	.word	0x40012000
 80009b0:	0f000001 	.word	0x0f000001
 80009b4:	000f0001 	.word	0x000f0001

080009b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009bc:	4b12      	ldr	r3, [pc, #72]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009be:	4a13      	ldr	r2, [pc, #76]	; (8000a0c <MX_I2C1_Init+0x54>)
 80009c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80009c2:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009c4:	4a12      	ldr	r2, [pc, #72]	; (8000a10 <MX_I2C1_Init+0x58>)
 80009c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009c8:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009ce:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009d4:	4b0c      	ldr	r3, [pc, #48]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009dc:	4b0a      	ldr	r3, [pc, #40]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009de:	2200      	movs	r2, #0
 80009e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009e2:	4b09      	ldr	r3, [pc, #36]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009e8:	4b07      	ldr	r3, [pc, #28]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009ee:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009f4:	4804      	ldr	r0, [pc, #16]	; (8000a08 <MX_I2C1_Init+0x50>)
 80009f6:	f001 f9f5 	bl	8001de4 <HAL_I2C_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a00:	f000 f87e 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a04:	bf00      	nop
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	20000264 	.word	0x20000264
 8000a0c:	40005400 	.word	0x40005400
 8000a10:	00061a80 	.word	0x00061a80

08000a14 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000a18:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a1a:	4a14      	ldr	r2, [pc, #80]	; (8000a6c <MX_I2C3_Init+0x58>)
 8000a1c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 4000;
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a20:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8000a24:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000a2c:	4b0e      	ldr	r3, [pc, #56]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a32:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a34:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a38:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000a40:	4b09      	ldr	r3, [pc, #36]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a46:	4b08      	ldr	r3, [pc, #32]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a4c:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000a52:	4805      	ldr	r0, [pc, #20]	; (8000a68 <MX_I2C3_Init+0x54>)
 8000a54:	f001 f9c6 	bl	8001de4 <HAL_I2C_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_I2C3_Init+0x4e>
  {
    Error_Handler();
 8000a5e:	f000 f84f 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	20000210 	.word	0x20000210
 8000a6c:	40005c00 	.word	0x40005c00

08000a70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	4b17      	ldr	r3, [pc, #92]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a16      	ldr	r2, [pc, #88]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000a80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b14      	ldr	r3, [pc, #80]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	4a0f      	ldr	r2, [pc, #60]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60bb      	str	r3, [r7, #8]
 8000aac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	607b      	str	r3, [r7, #4]
 8000ab2:	4b09      	ldr	r3, [pc, #36]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a08      	ldr	r2, [pc, #32]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000ab8:	f043 0302 	orr.w	r3, r3, #2
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <MX_GPIO_Init+0x68>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0302 	and.w	r3, r3, #2
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]

}
 8000aca:	bf00      	nop
 8000acc:	3714      	adds	r7, #20
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800

08000adc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a04      	ldr	r2, [pc, #16]	; (8000afc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d101      	bne.n	8000af2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000aee:	f000 fa93 	bl	8001018 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40010000 	.word	0x40010000

08000b00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
	...

08000b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1e:	4a0f      	ldr	r2, [pc, #60]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b24:	6453      	str	r3, [r2, #68]	; 0x44
 8000b26:	4b0d      	ldr	r3, [pc, #52]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	603b      	str	r3, [r7, #0]
 8000b36:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3a:	4a08      	ldr	r2, [pc, #32]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b40:	6413      	str	r3, [r2, #64]	; 0x40
 8000b42:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <HAL_MspInit+0x4c>)
 8000b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b4a:	603b      	str	r3, [r7, #0]
 8000b4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40023800 	.word	0x40023800

08000b60 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a17      	ldr	r2, [pc, #92]	; (8000bdc <HAL_ADC_MspInit+0x7c>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d127      	bne.n	8000bd2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	4b16      	ldr	r3, [pc, #88]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b8a:	4a15      	ldr	r2, [pc, #84]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000b8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b90:	6453      	str	r3, [r2, #68]	; 0x44
 8000b92:	4b13      	ldr	r3, [pc, #76]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	60fb      	str	r3, [r7, #12]
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000ba8:	f043 0301 	orr.w	r3, r3, #1
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <HAL_ADC_MspInit+0x80>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <HAL_ADC_MspInit+0x84>)
 8000bce:	f000 ff6d 	bl	8001aac <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000bd2:	bf00      	nop
 8000bd4:	3728      	adds	r7, #40	; 0x28
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40012000 	.word	0x40012000
 8000be0:	40023800 	.word	0x40023800
 8000be4:	40020000 	.word	0x40020000

08000be8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08c      	sub	sp, #48	; 0x30
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	f107 031c 	add.w	r3, r7, #28
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a51      	ldr	r2, [pc, #324]	; (8000d4c <HAL_I2C_MspInit+0x164>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d13c      	bne.n	8000c84 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
	  //__HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61bb      	str	r3, [r7, #24]
 8000c0e:	4b50      	ldr	r3, [pc, #320]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	4a4f      	ldr	r2, [pc, #316]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000c14:	f043 0302 	orr.w	r3, r3, #2
 8000c18:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1a:	4b4d      	ldr	r3, [pc, #308]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1e:	f003 0302 	and.w	r3, r3, #2
 8000c22:	61bb      	str	r3, [r7, #24]
 8000c24:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c26:	23c0      	movs	r3, #192	; 0xc0
 8000c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c2a:	2312      	movs	r3, #18
 8000c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c32:	2303      	movs	r3, #3
 8000c34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c36:	2304      	movs	r3, #4
 8000c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3a:	f107 031c 	add.w	r3, r7, #28
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4844      	ldr	r0, [pc, #272]	; (8000d54 <HAL_I2C_MspInit+0x16c>)
 8000c42:	f000 ff33 	bl	8001aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
 8000c4a:	4b41      	ldr	r3, [pc, #260]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4e:	4a40      	ldr	r2, [pc, #256]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000c50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c54:	6413      	str	r3, [r2, #64]	; 0x40
 8000c56:	4b3e      	ldr	r3, [pc, #248]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 15, 0);
 8000c62:	2200      	movs	r2, #0
 8000c64:	210f      	movs	r1, #15
 8000c66:	201f      	movs	r0, #31
 8000c68:	f000 fec6 	bl	80019f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000c6c:	201f      	movs	r0, #31
 8000c6e:	f000 fedf 	bl	8001a30 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 15, 0);
 8000c72:	2200      	movs	r2, #0
 8000c74:	210f      	movs	r1, #15
 8000c76:	2020      	movs	r0, #32
 8000c78:	f000 febe 	bl	80019f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000c7c:	2020      	movs	r0, #32
 8000c7e:	f000 fed7 	bl	8001a30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8000c82:	e05f      	b.n	8000d44 <HAL_I2C_MspInit+0x15c>
  else if(hi2c->Instance==I2C3)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a33      	ldr	r2, [pc, #204]	; (8000d58 <HAL_I2C_MspInit+0x170>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d15a      	bne.n	8000d44 <HAL_I2C_MspInit+0x15c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	4b2f      	ldr	r3, [pc, #188]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a2e      	ldr	r2, [pc, #184]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b2c      	ldr	r3, [pc, #176]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	4b28      	ldr	r3, [pc, #160]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	4a27      	ldr	r2, [pc, #156]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000cb4:	f043 0302 	orr.w	r3, r3, #2
 8000cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cba:	4b25      	ldr	r3, [pc, #148]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	f003 0302 	and.w	r3, r3, #2
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000cc6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ccc:	2312      	movs	r3, #18
 8000cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000cd8:	2304      	movs	r3, #4
 8000cda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	481e      	ldr	r0, [pc, #120]	; (8000d5c <HAL_I2C_MspInit+0x174>)
 8000ce4:	f000 fee2 	bl	8001aac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ce8:	2310      	movs	r3, #16
 8000cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cec:	2312      	movs	r3, #18
 8000cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 8000cf8:	2309      	movs	r3, #9
 8000cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfc:	f107 031c 	add.w	r3, r7, #28
 8000d00:	4619      	mov	r1, r3
 8000d02:	4814      	ldr	r0, [pc, #80]	; (8000d54 <HAL_I2C_MspInit+0x16c>)
 8000d04:	f000 fed2 	bl	8001aac <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	4b10      	ldr	r3, [pc, #64]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d10:	4a0f      	ldr	r2, [pc, #60]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000d12:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d16:	6413      	str	r3, [r2, #64]	; 0x40
 8000d18:	4b0d      	ldr	r3, [pc, #52]	; (8000d50 <HAL_I2C_MspInit+0x168>)
 8000d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000d20:	60bb      	str	r3, [r7, #8]
 8000d22:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 15, 0);
 8000d24:	2200      	movs	r2, #0
 8000d26:	210f      	movs	r1, #15
 8000d28:	2048      	movs	r0, #72	; 0x48
 8000d2a:	f000 fe65 	bl	80019f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8000d2e:	2048      	movs	r0, #72	; 0x48
 8000d30:	f000 fe7e 	bl	8001a30 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 15, 0);
 8000d34:	2200      	movs	r2, #0
 8000d36:	210f      	movs	r1, #15
 8000d38:	2049      	movs	r0, #73	; 0x49
 8000d3a:	f000 fe5d 	bl	80019f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8000d3e:	2049      	movs	r0, #73	; 0x49
 8000d40:	f000 fe76 	bl	8001a30 <HAL_NVIC_EnableIRQ>
}
 8000d44:	bf00      	nop
 8000d46:	3730      	adds	r7, #48	; 0x30
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40005400 	.word	0x40005400
 8000d50:	40023800 	.word	0x40023800
 8000d54:	40020400 	.word	0x40020400
 8000d58:	40005c00 	.word	0x40005c00
 8000d5c:	40020000 	.word	0x40020000

08000d60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08c      	sub	sp, #48	; 0x30
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000d70:	2200      	movs	r2, #0
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	2019      	movs	r0, #25
 8000d76:	f000 fe3f 	bl	80019f8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000d7a:	2019      	movs	r0, #25
 8000d7c:	f000 fe58 	bl	8001a30 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d80:	2300      	movs	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	4b1e      	ldr	r3, [pc, #120]	; (8000e00 <HAL_InitTick+0xa0>)
 8000d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d88:	4a1d      	ldr	r2, [pc, #116]	; (8000e00 <HAL_InitTick+0xa0>)
 8000d8a:	f043 0301 	orr.w	r3, r3, #1
 8000d8e:	6453      	str	r3, [r2, #68]	; 0x44
 8000d90:	4b1b      	ldr	r3, [pc, #108]	; (8000e00 <HAL_InitTick+0xa0>)
 8000d92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d9c:	f107 0210 	add.w	r2, r7, #16
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	4611      	mov	r1, r2
 8000da6:	4618      	mov	r0, r3
 8000da8:	f004 fef6 	bl	8005b98 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000dac:	f004 fee0 	bl	8005b70 <HAL_RCC_GetPCLK2Freq>
 8000db0:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000db4:	4a13      	ldr	r2, [pc, #76]	; (8000e04 <HAL_InitTick+0xa4>)
 8000db6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dba:	0c9b      	lsrs	r3, r3, #18
 8000dbc:	3b01      	subs	r3, #1
 8000dbe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000dc0:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <HAL_InitTick+0xa8>)
 8000dc2:	4a12      	ldr	r2, [pc, #72]	; (8000e0c <HAL_InitTick+0xac>)
 8000dc4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000dc6:	4b10      	ldr	r3, [pc, #64]	; (8000e08 <HAL_InitTick+0xa8>)
 8000dc8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dcc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000dce:	4a0e      	ldr	r2, [pc, #56]	; (8000e08 <HAL_InitTick+0xa8>)
 8000dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	; (8000e08 <HAL_InitTick+0xa8>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dda:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <HAL_InitTick+0xa8>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000de0:	4809      	ldr	r0, [pc, #36]	; (8000e08 <HAL_InitTick+0xa8>)
 8000de2:	f004 ff0b 	bl	8005bfc <HAL_TIM_Base_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d104      	bne.n	8000df6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000dec:	4806      	ldr	r0, [pc, #24]	; (8000e08 <HAL_InitTick+0xa8>)
 8000dee:	f004 ff3a 	bl	8005c66 <HAL_TIM_Base_Start_IT>
 8000df2:	4603      	mov	r3, r0
 8000df4:	e000      	b.n	8000df8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	3730      	adds	r7, #48	; 0x30
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40023800 	.word	0x40023800
 8000e04:	431bde83 	.word	0x431bde83
 8000e08:	20000300 	.word	0x20000300
 8000e0c:	40010000 	.word	0x40010000

08000e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e1e:	b480      	push	{r7}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e22:	e7fe      	b.n	8000e22 <HardFault_Handler+0x4>

08000e24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e28:	e7fe      	b.n	8000e28 <MemManage_Handler+0x4>

08000e2a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e2e:	e7fe      	b.n	8000e2e <BusFault_Handler+0x4>

08000e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e34:	e7fe      	b.n	8000e34 <UsageFault_Handler+0x4>

08000e36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e36:	b480      	push	{r7}
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr

08000e52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e56:	bf00      	nop
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr

08000e60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
	...

08000e70 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e74:	4802      	ldr	r0, [pc, #8]	; (8000e80 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e76:	f004 ff1a 	bl	8005cae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000300 	.word	0x20000300

08000e84 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000e88:	4802      	ldr	r0, [pc, #8]	; (8000e94 <I2C1_EV_IRQHandler+0x10>)
 8000e8a:	f001 f9e1 	bl	8002250 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20000264 	.word	0x20000264

08000e98 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <I2C1_ER_IRQHandler+0x10>)
 8000e9e:	f001 fb44 	bl	800252a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000264 	.word	0x20000264

08000eac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000eb0:	4802      	ldr	r0, [pc, #8]	; (8000ebc <OTG_FS_IRQHandler+0x10>)
 8000eb2:	f003 f9db 	bl	800426c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200011e4 	.word	0x200011e4

08000ec0 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <I2C3_EV_IRQHandler+0x10>)
 8000ec6:	f001 f9c3 	bl	8002250 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000210 	.word	0x20000210

08000ed4 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8000ed8:	4802      	ldr	r0, [pc, #8]	; (8000ee4 <I2C3_ER_IRQHandler+0x10>)
 8000eda:	f001 fb26 	bl	800252a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000210 	.word	0x20000210

08000ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ef0:	4a14      	ldr	r2, [pc, #80]	; (8000f44 <_sbrk+0x5c>)
 8000ef2:	4b15      	ldr	r3, [pc, #84]	; (8000f48 <_sbrk+0x60>)
 8000ef4:	1ad3      	subs	r3, r2, r3
 8000ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000efc:	4b13      	ldr	r3, [pc, #76]	; (8000f4c <_sbrk+0x64>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d102      	bne.n	8000f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f04:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <_sbrk+0x64>)
 8000f06:	4a12      	ldr	r2, [pc, #72]	; (8000f50 <_sbrk+0x68>)
 8000f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <_sbrk+0x64>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4413      	add	r3, r2
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d207      	bcs.n	8000f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f18:	f008 fd0e 	bl	8009938 <__errno>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	230c      	movs	r3, #12
 8000f20:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000f22:	f04f 33ff 	mov.w	r3, #4294967295
 8000f26:	e009      	b.n	8000f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f28:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <_sbrk+0x64>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <_sbrk+0x64>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	4a05      	ldr	r2, [pc, #20]	; (8000f4c <_sbrk+0x64>)
 8000f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3718      	adds	r7, #24
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20010000 	.word	0x20010000
 8000f48:	00000400 	.word	0x00000400
 8000f4c:	20000200 	.word	0x20000200
 8000f50:	200015f0 	.word	0x200015f0

08000f54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <SystemInit+0x28>)
 8000f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f5e:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <SystemInit+0x28>)
 8000f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <SystemInit+0x28>)
 8000f6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f6e:	609a      	str	r2, [r3, #8]
#endif
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fb8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f84:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f86:	e003      	b.n	8000f90 <LoopCopyDataInit>

08000f88 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f88:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f8a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f8c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f8e:	3104      	adds	r1, #4

08000f90 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f90:	480b      	ldr	r0, [pc, #44]	; (8000fc0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f92:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f94:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f96:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f98:	d3f6      	bcc.n	8000f88 <CopyDataInit>
  ldr  r2, =_sbss
 8000f9a:	4a0b      	ldr	r2, [pc, #44]	; (8000fc8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f9c:	e002      	b.n	8000fa4 <LoopFillZerobss>

08000f9e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f9e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000fa0:	f842 3b04 	str.w	r3, [r2], #4

08000fa4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fa4:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000fa6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000fa8:	d3f9      	bcc.n	8000f9e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000faa:	f7ff ffd3 	bl	8000f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fae:	f008 fcc9 	bl	8009944 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fb2:	f7ff fae5 	bl	8000580 <main>
  bx  lr    
 8000fb6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fb8:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8000fbc:	0800a380 	.word	0x0800a380
  ldr  r0, =_sdata
 8000fc0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000fc4:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8000fc8:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8000fcc:	200015f0 	.word	0x200015f0

08000fd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd0:	e7fe      	b.n	8000fd0 <ADC_IRQHandler>
	...

08000fd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fd8:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <HAL_Init+0x40>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0d      	ldr	r2, [pc, #52]	; (8001014 <HAL_Init+0x40>)
 8000fde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fe2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fe4:	4b0b      	ldr	r3, [pc, #44]	; (8001014 <HAL_Init+0x40>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a0a      	ldr	r2, [pc, #40]	; (8001014 <HAL_Init+0x40>)
 8000fea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff0:	4b08      	ldr	r3, [pc, #32]	; (8001014 <HAL_Init+0x40>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a07      	ldr	r2, [pc, #28]	; (8001014 <HAL_Init+0x40>)
 8000ff6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ffa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ffc:	2003      	movs	r0, #3
 8000ffe:	f000 fcf0 	bl	80019e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001002:	2000      	movs	r0, #0
 8001004:	f7ff feac 	bl	8000d60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001008:	f7ff fd82 	bl	8000b10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40023c00 	.word	0x40023c00

08001018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <HAL_IncTick+0x20>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	461a      	mov	r2, r3
 8001022:	4b06      	ldr	r3, [pc, #24]	; (800103c <HAL_IncTick+0x24>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4413      	add	r3, r2
 8001028:	4a04      	ldr	r2, [pc, #16]	; (800103c <HAL_IncTick+0x24>)
 800102a:	6013      	str	r3, [r2, #0]
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	20000008 	.word	0x20000008
 800103c:	20000340 	.word	0x20000340

08001040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  return uwTick;
 8001044:	4b03      	ldr	r3, [pc, #12]	; (8001054 <HAL_GetTick+0x14>)
 8001046:	681b      	ldr	r3, [r3, #0]
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	20000340 	.word	0x20000340

08001058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001060:	f7ff ffee 	bl	8001040 <HAL_GetTick>
 8001064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001070:	d005      	beq.n	800107e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001072:	4b09      	ldr	r3, [pc, #36]	; (8001098 <HAL_Delay+0x40>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	461a      	mov	r2, r3
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4413      	add	r3, r2
 800107c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800107e:	bf00      	nop
 8001080:	f7ff ffde 	bl	8001040 <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	429a      	cmp	r2, r3
 800108e:	d8f7      	bhi.n	8001080 <HAL_Delay+0x28>
  {
  }
}
 8001090:	bf00      	nop
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000008 	.word	0x20000008

0800109c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e033      	b.n	800111a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d109      	bne.n	80010ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff fd50 	bl	8000b60 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f003 0310 	and.w	r3, r3, #16
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d118      	bne.n	800110c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010e2:	f023 0302 	bic.w	r3, r3, #2
 80010e6:	f043 0202 	orr.w	r2, r3, #2
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 f93a 	bl	8001368 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fe:	f023 0303 	bic.w	r3, r3, #3
 8001102:	f043 0201 	orr.w	r2, r3, #1
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	641a      	str	r2, [r3, #64]	; 0x40
 800110a:	e001      	b.n	8001110 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001118:	7bfb      	ldrb	r3, [r7, #15]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
	...

08001124 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001124:	b480      	push	{r7}
 8001126:	b085      	sub	sp, #20
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800112e:	2300      	movs	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001138:	2b01      	cmp	r3, #1
 800113a:	d101      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x1c>
 800113c:	2302      	movs	r3, #2
 800113e:	e105      	b.n	800134c <HAL_ADC_ConfigChannel+0x228>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2201      	movs	r2, #1
 8001144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b09      	cmp	r3, #9
 800114e:	d925      	bls.n	800119c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	68d9      	ldr	r1, [r3, #12]
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	b29b      	uxth	r3, r3
 800115c:	461a      	mov	r2, r3
 800115e:	4613      	mov	r3, r2
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	4413      	add	r3, r2
 8001164:	3b1e      	subs	r3, #30
 8001166:	2207      	movs	r2, #7
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43da      	mvns	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	400a      	ands	r2, r1
 8001174:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	68d9      	ldr	r1, [r3, #12]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	689a      	ldr	r2, [r3, #8]
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	b29b      	uxth	r3, r3
 8001186:	4618      	mov	r0, r3
 8001188:	4603      	mov	r3, r0
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	4403      	add	r3, r0
 800118e:	3b1e      	subs	r3, #30
 8001190:	409a      	lsls	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	430a      	orrs	r2, r1
 8001198:	60da      	str	r2, [r3, #12]
 800119a:	e022      	b.n	80011e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	6919      	ldr	r1, [r3, #16]
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	461a      	mov	r2, r3
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	2207      	movs	r2, #7
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43da      	mvns	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	400a      	ands	r2, r1
 80011be:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	6919      	ldr	r1, [r3, #16]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	689a      	ldr	r2, [r3, #8]
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	4618      	mov	r0, r3
 80011d2:	4603      	mov	r3, r0
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	4403      	add	r3, r0
 80011d8:	409a      	lsls	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	430a      	orrs	r2, r1
 80011e0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b06      	cmp	r3, #6
 80011e8:	d824      	bhi.n	8001234 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685a      	ldr	r2, [r3, #4]
 80011f4:	4613      	mov	r3, r2
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	4413      	add	r3, r2
 80011fa:	3b05      	subs	r3, #5
 80011fc:	221f      	movs	r2, #31
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43da      	mvns	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	400a      	ands	r2, r1
 800120a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	b29b      	uxth	r3, r3
 8001218:	4618      	mov	r0, r3
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	4613      	mov	r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	3b05      	subs	r3, #5
 8001226:	fa00 f203 	lsl.w	r2, r0, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	430a      	orrs	r2, r1
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
 8001232:	e04c      	b.n	80012ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	2b0c      	cmp	r3, #12
 800123a:	d824      	bhi.n	8001286 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	4413      	add	r3, r2
 800124c:	3b23      	subs	r3, #35	; 0x23
 800124e:	221f      	movs	r2, #31
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43da      	mvns	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	400a      	ands	r2, r1
 800125c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	b29b      	uxth	r3, r3
 800126a:	4618      	mov	r0, r3
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685a      	ldr	r2, [r3, #4]
 8001270:	4613      	mov	r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	4413      	add	r3, r2
 8001276:	3b23      	subs	r3, #35	; 0x23
 8001278:	fa00 f203 	lsl.w	r2, r0, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	430a      	orrs	r2, r1
 8001282:	631a      	str	r2, [r3, #48]	; 0x30
 8001284:	e023      	b.n	80012ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685a      	ldr	r2, [r3, #4]
 8001290:	4613      	mov	r3, r2
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	3b41      	subs	r3, #65	; 0x41
 8001298:	221f      	movs	r2, #31
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43da      	mvns	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	400a      	ands	r2, r1
 80012a6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	4618      	mov	r0, r3
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	4613      	mov	r3, r2
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	4413      	add	r3, r2
 80012c0:	3b41      	subs	r3, #65	; 0x41
 80012c2:	fa00 f203 	lsl.w	r2, r0, r3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	430a      	orrs	r2, r1
 80012cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012ce:	4b22      	ldr	r3, [pc, #136]	; (8001358 <HAL_ADC_ConfigChannel+0x234>)
 80012d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a21      	ldr	r2, [pc, #132]	; (800135c <HAL_ADC_ConfigChannel+0x238>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d109      	bne.n	80012f0 <HAL_ADC_ConfigChannel+0x1cc>
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2b12      	cmp	r3, #18
 80012e2:	d105      	bne.n	80012f0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a19      	ldr	r2, [pc, #100]	; (800135c <HAL_ADC_ConfigChannel+0x238>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d123      	bne.n	8001342 <HAL_ADC_ConfigChannel+0x21e>
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2b10      	cmp	r3, #16
 8001300:	d003      	beq.n	800130a <HAL_ADC_ConfigChannel+0x1e6>
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2b11      	cmp	r3, #17
 8001308:	d11b      	bne.n	8001342 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b10      	cmp	r3, #16
 800131c:	d111      	bne.n	8001342 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <HAL_ADC_ConfigChannel+0x23c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a10      	ldr	r2, [pc, #64]	; (8001364 <HAL_ADC_ConfigChannel+0x240>)
 8001324:	fba2 2303 	umull	r2, r3, r2, r3
 8001328:	0c9a      	lsrs	r2, r3, #18
 800132a:	4613      	mov	r3, r2
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	4413      	add	r3, r2
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001334:	e002      	b.n	800133c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	3b01      	subs	r3, #1
 800133a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f9      	bne.n	8001336 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800134a:	2300      	movs	r3, #0
}
 800134c:	4618      	mov	r0, r3
 800134e:	3714      	adds	r7, #20
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	40012300 	.word	0x40012300
 800135c:	40012000 	.word	0x40012000
 8001360:	20000000 	.word	0x20000000
 8001364:	431bde83 	.word	0x431bde83

08001368 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001370:	4b79      	ldr	r3, [pc, #484]	; (8001558 <ADC_Init+0x1f0>)
 8001372:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	685a      	ldr	r2, [r3, #4]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	431a      	orrs	r2, r3
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	685a      	ldr	r2, [r3, #4]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800139c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	6859      	ldr	r1, [r3, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	691b      	ldr	r3, [r3, #16]
 80013a8:	021a      	lsls	r2, r3, #8
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	430a      	orrs	r2, r1
 80013b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80013c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	6859      	ldr	r1, [r3, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	689a      	ldr	r2, [r3, #8]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	430a      	orrs	r2, r1
 80013d2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	6899      	ldr	r1, [r3, #8]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68da      	ldr	r2, [r3, #12]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	430a      	orrs	r2, r1
 80013f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013fa:	4a58      	ldr	r2, [pc, #352]	; (800155c <ADC_Init+0x1f4>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d022      	beq.n	8001446 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	689a      	ldr	r2, [r3, #8]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800140e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	6899      	ldr	r1, [r3, #8]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	430a      	orrs	r2, r1
 8001420:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	689a      	ldr	r2, [r3, #8]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001430:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	6899      	ldr	r1, [r3, #8]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	430a      	orrs	r2, r1
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	e00f      	b.n	8001466 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	689a      	ldr	r2, [r3, #8]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001454:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	689a      	ldr	r2, [r3, #8]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001464:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f022 0202 	bic.w	r2, r2, #2
 8001474:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	6899      	ldr	r1, [r3, #8]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	7e1b      	ldrb	r3, [r3, #24]
 8001480:	005a      	lsls	r2, r3, #1
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	430a      	orrs	r2, r1
 8001488:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d01b      	beq.n	80014cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	685a      	ldr	r2, [r3, #4]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80014a2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80014b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	6859      	ldr	r1, [r3, #4]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	3b01      	subs	r3, #1
 80014c0:	035a      	lsls	r2, r3, #13
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	430a      	orrs	r2, r1
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	e007      	b.n	80014dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	685a      	ldr	r2, [r3, #4]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014da:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80014ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	3b01      	subs	r3, #1
 80014f8:	051a      	lsls	r2, r3, #20
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	689a      	ldr	r2, [r3, #8]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001510:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	6899      	ldr	r1, [r3, #8]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800151e:	025a      	lsls	r2, r3, #9
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001536:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	6899      	ldr	r1, [r3, #8]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	029a      	lsls	r2, r3, #10
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	430a      	orrs	r2, r1
 800154a:	609a      	str	r2, [r3, #8]
}
 800154c:	bf00      	nop
 800154e:	3714      	adds	r7, #20
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	40012300 	.word	0x40012300
 800155c:	0f000001 	.word	0x0f000001

08001560 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001570:	2b01      	cmp	r3, #1
 8001572:	d101      	bne.n	8001578 <HAL_ADCEx_InjectedConfigChannel+0x18>
 8001574:	2302      	movs	r3, #2
 8001576:	e17a      	b.n	800186e <HAL_ADCEx_InjectedConfigChannel+0x30e>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b09      	cmp	r3, #9
 8001586:	d925      	bls.n	80015d4 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	68d9      	ldr	r1, [r3, #12]
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	b29b      	uxth	r3, r3
 8001594:	461a      	mov	r2, r3
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	3b1e      	subs	r3, #30
 800159e:	2207      	movs	r2, #7
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	43da      	mvns	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	400a      	ands	r2, r1
 80015ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	68d9      	ldr	r1, [r3, #12]
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	b29b      	uxth	r3, r3
 80015be:	4618      	mov	r0, r3
 80015c0:	4603      	mov	r3, r0
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4403      	add	r3, r0
 80015c6:	3b1e      	subs	r3, #30
 80015c8:	409a      	lsls	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	430a      	orrs	r2, r1
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	e022      	b.n	800161a <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	6919      	ldr	r1, [r3, #16]
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	b29b      	uxth	r3, r3
 80015e0:	461a      	mov	r2, r3
 80015e2:	4613      	mov	r3, r2
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	4413      	add	r3, r2
 80015e8:	2207      	movs	r2, #7
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	43da      	mvns	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	400a      	ands	r2, r1
 80015f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6919      	ldr	r1, [r3, #16]
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	b29b      	uxth	r3, r3
 8001608:	4618      	mov	r0, r3
 800160a:	4603      	mov	r3, r0
 800160c:	005b      	lsls	r3, r3, #1
 800160e:	4403      	add	r3, r0
 8001610:	409a      	lsls	r2, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	430a      	orrs	r2, r1
 8001618:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001628:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	3b01      	subs	r3, #1
 8001636:	051a      	lsls	r2, r3, #20
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	430a      	orrs	r2, r1
 800163e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	b2da      	uxtb	r2, r3
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	b2db      	uxtb	r3, r3
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	b2db      	uxtb	r3, r3
 8001656:	3303      	adds	r3, #3
 8001658:	b2db      	uxtb	r3, r3
 800165a:	461a      	mov	r2, r3
 800165c:	4613      	mov	r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4413      	add	r3, r2
 8001662:	221f      	movs	r2, #31
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43da      	mvns	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	400a      	ands	r2, r1
 8001670:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	b29b      	uxth	r3, r3
 800167e:	4618      	mov	r0, r3
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	b2da      	uxtb	r2, r3
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	691b      	ldr	r3, [r3, #16]
 800168a:	b2db      	uxtb	r3, r3
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	b2db      	uxtb	r3, r3
 8001690:	3303      	adds	r3, #3
 8001692:	b2db      	uxtb	r3, r3
 8001694:	461a      	mov	r2, r3
 8001696:	4613      	mov	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4413      	add	r3, r2
 800169c:	fa00 f203 	lsl.w	r2, r0, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	430a      	orrs	r2, r1
 80016a6:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	4a73      	ldr	r2, [pc, #460]	; (800187c <HAL_ADCEx_InjectedConfigChannel+0x31c>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d022      	beq.n	80016f8 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80016c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	6899      	ldr	r1, [r3, #8]
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	699a      	ldr	r2, [r3, #24]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	689a      	ldr	r2, [r3, #8]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80016e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	6899      	ldr	r1, [r3, #8]
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	69da      	ldr	r2, [r3, #28]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	430a      	orrs	r2, r1
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	e00f      	b.n	8001718 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	689a      	ldr	r2, [r3, #8]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8001706:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	689a      	ldr	r2, [r3, #8]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001716:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	7d5b      	ldrb	r3, [r3, #21]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d008      	beq.n	8001732 <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	e007      	b.n	8001742 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	685a      	ldr	r2, [r3, #4]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001740:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	7d1b      	ldrb	r3, [r3, #20]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d008      	beq.n	800175c <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	e007      	b.n	800176c <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	685a      	ldr	r2, [r3, #4]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800176a:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	2b02      	cmp	r3, #2
 8001772:	d017      	beq.n	80017a4 <HAL_ADCEx_InjectedConfigChannel+0x244>
 8001774:	2b03      	cmp	r3, #3
 8001776:	d029      	beq.n	80017cc <HAL_ADCEx_InjectedConfigChannel+0x26c>
 8001778:	2b01      	cmp	r3, #1
 800177a:	d13b      	bne.n	80017f4 <HAL_ADCEx_InjectedConfigChannel+0x294>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	695b      	ldr	r3, [r3, #20]
 8001782:	687a      	ldr	r2, [r7, #4]
 8001784:	6812      	ldr	r2, [r2, #0]
 8001786:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800178a:	f023 030f 	bic.w	r3, r3, #15
 800178e:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6959      	ldr	r1, [r3, #20]
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	430a      	orrs	r2, r1
 80017a0:	615a      	str	r2, [r3, #20]
      break;
 80017a2:	e03b      	b.n	800181c <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	6812      	ldr	r2, [r2, #0]
 80017ae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80017b2:	f023 030f 	bic.w	r3, r3, #15
 80017b6:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	6999      	ldr	r1, [r3, #24]
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68da      	ldr	r2, [r3, #12]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	430a      	orrs	r2, r1
 80017c8:	619a      	str	r2, [r3, #24]
      break;
 80017ca:	e027      	b.n	800181c <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	69db      	ldr	r3, [r3, #28]
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	6812      	ldr	r2, [r2, #0]
 80017d6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80017da:	f023 030f 	bic.w	r3, r3, #15
 80017de:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	69d9      	ldr	r1, [r3, #28]
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	61da      	str	r2, [r3, #28]
      break;
 80017f2:	e013      	b.n	800181c <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6a1b      	ldr	r3, [r3, #32]
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8001802:	f023 030f 	bic.w	r3, r3, #15
 8001806:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a19      	ldr	r1, [r3, #32]
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	68da      	ldr	r2, [r3, #12]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	430a      	orrs	r2, r1
 8001818:	621a      	str	r2, [r3, #32]
      break;
 800181a:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800181c:	4b18      	ldr	r3, [pc, #96]	; (8001880 <HAL_ADCEx_InjectedConfigChannel+0x320>)
 800181e:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a17      	ldr	r2, [pc, #92]	; (8001884 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d109      	bne.n	800183e <HAL_ADCEx_InjectedConfigChannel+0x2de>
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2b12      	cmp	r3, #18
 8001830:	d105      	bne.n	800183e <HAL_ADCEx_InjectedConfigChannel+0x2de>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a10      	ldr	r2, [pc, #64]	; (8001884 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d10d      	bne.n	8001864 <HAL_ADCEx_InjectedConfigChannel+0x304>
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b10      	cmp	r3, #16
 800184e:	d003      	beq.n	8001858 <HAL_ADCEx_InjectedConfigChannel+0x2f8>
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b11      	cmp	r3, #17
 8001856:	d105      	bne.n	8001864 <HAL_ADCEx_InjectedConfigChannel+0x304>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	605a      	str	r2, [r3, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	000f0001 	.word	0x000f0001
 8001880:	40012300 	.word	0x40012300
 8001884:	40012000 	.word	0x40012000

08001888 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f003 0307 	and.w	r3, r3, #7
 8001896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001898:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <__NVIC_SetPriorityGrouping+0x44>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800189e:	68ba      	ldr	r2, [r7, #8]
 80018a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018a4:	4013      	ands	r3, r2
 80018a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ba:	4a04      	ldr	r2, [pc, #16]	; (80018cc <__NVIC_SetPriorityGrouping+0x44>)
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	60d3      	str	r3, [r2, #12]
}
 80018c0:	bf00      	nop
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ca:	4770      	bx	lr
 80018cc:	e000ed00 	.word	0xe000ed00

080018d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018d4:	4b04      	ldr	r3, [pc, #16]	; (80018e8 <__NVIC_GetPriorityGrouping+0x18>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	0a1b      	lsrs	r3, r3, #8
 80018da:	f003 0307 	and.w	r3, r3, #7
}
 80018de:	4618      	mov	r0, r3
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	e000ed00 	.word	0xe000ed00

080018ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	db0b      	blt.n	8001916 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	f003 021f 	and.w	r2, r3, #31
 8001904:	4907      	ldr	r1, [pc, #28]	; (8001924 <__NVIC_EnableIRQ+0x38>)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	095b      	lsrs	r3, r3, #5
 800190c:	2001      	movs	r0, #1
 800190e:	fa00 f202 	lsl.w	r2, r0, r2
 8001912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	e000e100 	.word	0xe000e100

08001928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	6039      	str	r1, [r7, #0]
 8001932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	2b00      	cmp	r3, #0
 800193a:	db0a      	blt.n	8001952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	b2da      	uxtb	r2, r3
 8001940:	490c      	ldr	r1, [pc, #48]	; (8001974 <__NVIC_SetPriority+0x4c>)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	0112      	lsls	r2, r2, #4
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	440b      	add	r3, r1
 800194c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001950:	e00a      	b.n	8001968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	b2da      	uxtb	r2, r3
 8001956:	4908      	ldr	r1, [pc, #32]	; (8001978 <__NVIC_SetPriority+0x50>)
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	3b04      	subs	r3, #4
 8001960:	0112      	lsls	r2, r2, #4
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	440b      	add	r3, r1
 8001966:	761a      	strb	r2, [r3, #24]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000e100 	.word	0xe000e100
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800197c:	b480      	push	{r7}
 800197e:	b089      	sub	sp, #36	; 0x24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f1c3 0307 	rsb	r3, r3, #7
 8001996:	2b04      	cmp	r3, #4
 8001998:	bf28      	it	cs
 800199a:	2304      	movcs	r3, #4
 800199c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	3304      	adds	r3, #4
 80019a2:	2b06      	cmp	r3, #6
 80019a4:	d902      	bls.n	80019ac <NVIC_EncodePriority+0x30>
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	3b03      	subs	r3, #3
 80019aa:	e000      	b.n	80019ae <NVIC_EncodePriority+0x32>
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	f04f 32ff 	mov.w	r2, #4294967295
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43da      	mvns	r2, r3
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	401a      	ands	r2, r3
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c4:	f04f 31ff 	mov.w	r1, #4294967295
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	fa01 f303 	lsl.w	r3, r1, r3
 80019ce:	43d9      	mvns	r1, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d4:	4313      	orrs	r3, r2
         );
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3724      	adds	r7, #36	; 0x24
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff ff4c 	bl	8001888 <__NVIC_SetPriorityGrouping>
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
 8001a04:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a0a:	f7ff ff61 	bl	80018d0 <__NVIC_GetPriorityGrouping>
 8001a0e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	68b9      	ldr	r1, [r7, #8]
 8001a14:	6978      	ldr	r0, [r7, #20]
 8001a16:	f7ff ffb1 	bl	800197c <NVIC_EncodePriority>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a20:	4611      	mov	r1, r2
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff ff80 	bl	8001928 <__NVIC_SetPriority>
}
 8001a28:	bf00      	nop
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7ff ff54 	bl	80018ec <__NVIC_EnableIRQ>
}
 8001a44:	bf00      	nop
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d004      	beq.n	8001a6a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2280      	movs	r2, #128	; 0x80
 8001a64:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e00c      	b.n	8001a84 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2205      	movs	r2, #5
 8001a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f022 0201 	bic.w	r2, r2, #1
 8001a80:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a82:	2300      	movs	r3, #0
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a9e:	b2db      	uxtb	r3, r3
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b089      	sub	sp, #36	; 0x24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61fb      	str	r3, [r7, #28]
 8001ac6:	e159      	b.n	8001d7c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ac8:	2201      	movs	r2, #1
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	697a      	ldr	r2, [r7, #20]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	f040 8148 	bne.w	8001d76 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d00b      	beq.n	8001b06 <HAL_GPIO_Init+0x5a>
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d007      	beq.n	8001b06 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001afa:	2b11      	cmp	r3, #17
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b12      	cmp	r3, #18
 8001b04:	d130      	bne.n	8001b68 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	005b      	lsls	r3, r3, #1
 8001b10:	2203      	movs	r2, #3
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	fa02 f303 	lsl.w	r3, r2, r3
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	fa02 f303 	lsl.w	r3, r2, r3
 8001b44:	43db      	mvns	r3, r3
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	091b      	lsrs	r3, r3, #4
 8001b52:	f003 0201 	and.w	r2, r3, #1
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b6e:	69fb      	ldr	r3, [r7, #28]
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	2203      	movs	r2, #3
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	689a      	ldr	r2, [r3, #8]
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_Init+0xfc>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	2b12      	cmp	r3, #18
 8001ba6:	d123      	bne.n	8001bf0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	08da      	lsrs	r2, r3, #3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3208      	adds	r2, #8
 8001bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	f003 0307 	and.w	r3, r3, #7
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	220f      	movs	r2, #15
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	691a      	ldr	r2, [r3, #16]
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	08da      	lsrs	r2, r3, #3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3208      	adds	r2, #8
 8001bea:	69b9      	ldr	r1, [r7, #24]
 8001bec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bf6:	69fb      	ldr	r3, [r7, #28]
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	2203      	movs	r2, #3
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4013      	ands	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f003 0203 	and.w	r2, r3, #3
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	005b      	lsls	r3, r3, #1
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 80a2 	beq.w	8001d76 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	4b56      	ldr	r3, [pc, #344]	; (8001d90 <HAL_GPIO_Init+0x2e4>)
 8001c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c3a:	4a55      	ldr	r2, [pc, #340]	; (8001d90 <HAL_GPIO_Init+0x2e4>)
 8001c3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c40:	6453      	str	r3, [r2, #68]	; 0x44
 8001c42:	4b53      	ldr	r3, [pc, #332]	; (8001d90 <HAL_GPIO_Init+0x2e4>)
 8001c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c4e:	4a51      	ldr	r2, [pc, #324]	; (8001d94 <HAL_GPIO_Init+0x2e8>)
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	089b      	lsrs	r3, r3, #2
 8001c54:	3302      	adds	r3, #2
 8001c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	f003 0303 	and.w	r3, r3, #3
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	220f      	movs	r2, #15
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a48      	ldr	r2, [pc, #288]	; (8001d98 <HAL_GPIO_Init+0x2ec>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d019      	beq.n	8001cae <HAL_GPIO_Init+0x202>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a47      	ldr	r2, [pc, #284]	; (8001d9c <HAL_GPIO_Init+0x2f0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d013      	beq.n	8001caa <HAL_GPIO_Init+0x1fe>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a46      	ldr	r2, [pc, #280]	; (8001da0 <HAL_GPIO_Init+0x2f4>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d00d      	beq.n	8001ca6 <HAL_GPIO_Init+0x1fa>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a45      	ldr	r2, [pc, #276]	; (8001da4 <HAL_GPIO_Init+0x2f8>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d007      	beq.n	8001ca2 <HAL_GPIO_Init+0x1f6>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a44      	ldr	r2, [pc, #272]	; (8001da8 <HAL_GPIO_Init+0x2fc>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d101      	bne.n	8001c9e <HAL_GPIO_Init+0x1f2>
 8001c9a:	2304      	movs	r3, #4
 8001c9c:	e008      	b.n	8001cb0 <HAL_GPIO_Init+0x204>
 8001c9e:	2307      	movs	r3, #7
 8001ca0:	e006      	b.n	8001cb0 <HAL_GPIO_Init+0x204>
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e004      	b.n	8001cb0 <HAL_GPIO_Init+0x204>
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	e002      	b.n	8001cb0 <HAL_GPIO_Init+0x204>
 8001caa:	2301      	movs	r3, #1
 8001cac:	e000      	b.n	8001cb0 <HAL_GPIO_Init+0x204>
 8001cae:	2300      	movs	r3, #0
 8001cb0:	69fa      	ldr	r2, [r7, #28]
 8001cb2:	f002 0203 	and.w	r2, r2, #3
 8001cb6:	0092      	lsls	r2, r2, #2
 8001cb8:	4093      	lsls	r3, r2
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cc0:	4934      	ldr	r1, [pc, #208]	; (8001d94 <HAL_GPIO_Init+0x2e8>)
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	089b      	lsrs	r3, r3, #2
 8001cc6:	3302      	adds	r3, #2
 8001cc8:	69ba      	ldr	r2, [r7, #24]
 8001cca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cce:	4b37      	ldr	r3, [pc, #220]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cf2:	4a2e      	ldr	r2, [pc, #184]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001cf8:	4b2c      	ldr	r3, [pc, #176]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	69ba      	ldr	r2, [r7, #24]
 8001d04:	4013      	ands	r3, r2
 8001d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d003      	beq.n	8001d1c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d1c:	4a23      	ldr	r2, [pc, #140]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d22:	4b22      	ldr	r3, [pc, #136]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	4313      	orrs	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d46:	4a19      	ldr	r2, [pc, #100]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	43db      	mvns	r3, r3
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d70:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <HAL_GPIO_Init+0x300>)
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	61fb      	str	r3, [r7, #28]
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	2b0f      	cmp	r3, #15
 8001d80:	f67f aea2 	bls.w	8001ac8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d84:	bf00      	nop
 8001d86:	3724      	adds	r7, #36	; 0x24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40013800 	.word	0x40013800
 8001d98:	40020000 	.word	0x40020000
 8001d9c:	40020400 	.word	0x40020400
 8001da0:	40020800 	.word	0x40020800
 8001da4:	40020c00 	.word	0x40020c00
 8001da8:	40021000 	.word	0x40021000
 8001dac:	40013c00 	.word	0x40013c00

08001db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	460b      	mov	r3, r1
 8001dba:	807b      	strh	r3, [r7, #2]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001dc0:	787b      	ldrb	r3, [r7, #1]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dc6:	887a      	ldrh	r2, [r7, #2]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001dcc:	e003      	b.n	8001dd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001dce:	887b      	ldrh	r3, [r7, #2]
 8001dd0:	041a      	lsls	r2, r3, #16
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	619a      	str	r2, [r3, #24]
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
	...

08001de4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e11f      	b.n	8002036 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d106      	bne.n	8001e10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7fe feec 	bl	8000be8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2224      	movs	r2, #36	; 0x24
 8001e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f022 0201 	bic.w	r2, r2, #1
 8001e26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e48:	f003 fe7e 	bl	8005b48 <HAL_RCC_GetPCLK1Freq>
 8001e4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	4a7b      	ldr	r2, [pc, #492]	; (8002040 <HAL_I2C_Init+0x25c>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d807      	bhi.n	8001e68 <HAL_I2C_Init+0x84>
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4a7a      	ldr	r2, [pc, #488]	; (8002044 <HAL_I2C_Init+0x260>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	bf94      	ite	ls
 8001e60:	2301      	movls	r3, #1
 8001e62:	2300      	movhi	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	e006      	b.n	8001e76 <HAL_I2C_Init+0x92>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4a77      	ldr	r2, [pc, #476]	; (8002048 <HAL_I2C_Init+0x264>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	bf94      	ite	ls
 8001e70:	2301      	movls	r3, #1
 8001e72:	2300      	movhi	r3, #0
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e0db      	b.n	8002036 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	4a72      	ldr	r2, [pc, #456]	; (800204c <HAL_I2C_Init+0x268>)
 8001e82:	fba2 2303 	umull	r2, r3, r2, r3
 8001e86:	0c9b      	lsrs	r3, r3, #18
 8001e88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	4a64      	ldr	r2, [pc, #400]	; (8002040 <HAL_I2C_Init+0x25c>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d802      	bhi.n	8001eb8 <HAL_I2C_Init+0xd4>
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	e009      	b.n	8001ecc <HAL_I2C_Init+0xe8>
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	4a63      	ldr	r2, [pc, #396]	; (8002050 <HAL_I2C_Init+0x26c>)
 8001ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ec8:	099b      	lsrs	r3, r3, #6
 8001eca:	3301      	adds	r3, #1
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	430b      	orrs	r3, r1
 8001ed2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001ede:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	4956      	ldr	r1, [pc, #344]	; (8002040 <HAL_I2C_Init+0x25c>)
 8001ee8:	428b      	cmp	r3, r1
 8001eea:	d80d      	bhi.n	8001f08 <HAL_I2C_Init+0x124>
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	1e59      	subs	r1, r3, #1
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001efa:	3301      	adds	r3, #1
 8001efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f00:	2b04      	cmp	r3, #4
 8001f02:	bf38      	it	cc
 8001f04:	2304      	movcc	r3, #4
 8001f06:	e04f      	b.n	8001fa8 <HAL_I2C_Init+0x1c4>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d111      	bne.n	8001f34 <HAL_I2C_Init+0x150>
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	1e58      	subs	r0, r3, #1
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6859      	ldr	r1, [r3, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	440b      	add	r3, r1
 8001f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f22:	3301      	adds	r3, #1
 8001f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bf0c      	ite	eq
 8001f2c:	2301      	moveq	r3, #1
 8001f2e:	2300      	movne	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	e012      	b.n	8001f5a <HAL_I2C_Init+0x176>
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	1e58      	subs	r0, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6859      	ldr	r1, [r3, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	440b      	add	r3, r1
 8001f42:	0099      	lsls	r1, r3, #2
 8001f44:	440b      	add	r3, r1
 8001f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	bf0c      	ite	eq
 8001f54:	2301      	moveq	r3, #1
 8001f56:	2300      	movne	r3, #0
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_I2C_Init+0x17e>
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e022      	b.n	8001fa8 <HAL_I2C_Init+0x1c4>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d10e      	bne.n	8001f88 <HAL_I2C_Init+0x1a4>
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	1e58      	subs	r0, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6859      	ldr	r1, [r3, #4]
 8001f72:	460b      	mov	r3, r1
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	440b      	add	r3, r1
 8001f78:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f86:	e00f      	b.n	8001fa8 <HAL_I2C_Init+0x1c4>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	1e58      	subs	r0, r3, #1
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6859      	ldr	r1, [r3, #4]
 8001f90:	460b      	mov	r3, r1
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	0099      	lsls	r1, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fa4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fa8:	6879      	ldr	r1, [r7, #4]
 8001faa:	6809      	ldr	r1, [r1, #0]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69da      	ldr	r2, [r3, #28]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001fd6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	6911      	ldr	r1, [r2, #16]
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	68d2      	ldr	r2, [r2, #12]
 8001fe2:	4311      	orrs	r1, r2
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	695a      	ldr	r2, [r3, #20]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2220      	movs	r2, #32
 8002022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	000186a0 	.word	0x000186a0
 8002044:	001e847f 	.word	0x001e847f
 8002048:	003d08ff 	.word	0x003d08ff
 800204c:	431bde83 	.word	0x431bde83
 8002050:	10624dd3 	.word	0x10624dd3

08002054 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af02      	add	r7, sp, #8
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	607a      	str	r2, [r7, #4]
 800205e:	461a      	mov	r2, r3
 8002060:	460b      	mov	r3, r1
 8002062:	817b      	strh	r3, [r7, #10]
 8002064:	4613      	mov	r3, r2
 8002066:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002068:	f7fe ffea 	bl	8001040 <HAL_GetTick>
 800206c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b20      	cmp	r3, #32
 8002078:	f040 80e0 	bne.w	800223c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	9300      	str	r3, [sp, #0]
 8002080:	2319      	movs	r3, #25
 8002082:	2201      	movs	r2, #1
 8002084:	4970      	ldr	r1, [pc, #448]	; (8002248 <HAL_I2C_Master_Transmit+0x1f4>)
 8002086:	68f8      	ldr	r0, [r7, #12]
 8002088:	f001 fdcc 	bl	8003c24 <I2C_WaitOnFlagUntilTimeout>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002092:	2302      	movs	r3, #2
 8002094:	e0d3      	b.n	800223e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800209c:	2b01      	cmp	r3, #1
 800209e:	d101      	bne.n	80020a4 <HAL_I2C_Master_Transmit+0x50>
 80020a0:	2302      	movs	r3, #2
 80020a2:	e0cc      	b.n	800223e <HAL_I2C_Master_Transmit+0x1ea>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d007      	beq.n	80020ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f042 0201 	orr.w	r2, r2, #1
 80020c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2221      	movs	r2, #33	; 0x21
 80020de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2210      	movs	r2, #16
 80020e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2200      	movs	r2, #0
 80020ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	893a      	ldrh	r2, [r7, #8]
 80020fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002100:	b29a      	uxth	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	4a50      	ldr	r2, [pc, #320]	; (800224c <HAL_I2C_Master_Transmit+0x1f8>)
 800210a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800210c:	8979      	ldrh	r1, [r7, #10]
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	6a3a      	ldr	r2, [r7, #32]
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f001 fc5c 	bl	80039d0 <I2C_MasterRequestWrite>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e08d      	b.n	800223e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	695b      	ldr	r3, [r3, #20]
 800212c:	613b      	str	r3, [r7, #16]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002138:	e066      	b.n	8002208 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	6a39      	ldr	r1, [r7, #32]
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f001 fe46 	bl	8003dd0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00d      	beq.n	8002166 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214e:	2b04      	cmp	r3, #4
 8002150:	d107      	bne.n	8002162 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002160:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002162:	2301      	movs	r3, #1
 8002164:	e06b      	b.n	800223e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216a:	781a      	ldrb	r2, [r3, #0]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002176:	1c5a      	adds	r2, r3, #1
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002180:	b29b      	uxth	r3, r3
 8002182:	3b01      	subs	r3, #1
 8002184:	b29a      	uxth	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800218e:	3b01      	subs	r3, #1
 8002190:	b29a      	uxth	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	695b      	ldr	r3, [r3, #20]
 800219c:	f003 0304 	and.w	r3, r3, #4
 80021a0:	2b04      	cmp	r3, #4
 80021a2:	d11b      	bne.n	80021dc <HAL_I2C_Master_Transmit+0x188>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d017      	beq.n	80021dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b0:	781a      	ldrb	r2, [r3, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021bc:	1c5a      	adds	r2, r3, #1
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	3b01      	subs	r3, #1
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d4:	3b01      	subs	r3, #1
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	6a39      	ldr	r1, [r7, #32]
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f001 fe36 	bl	8003e52 <I2C_WaitOnBTFFlagUntilTimeout>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d00d      	beq.n	8002208 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	2b04      	cmp	r3, #4
 80021f2:	d107      	bne.n	8002204 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002202:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e01a      	b.n	800223e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800220c:	2b00      	cmp	r3, #0
 800220e:	d194      	bne.n	800213a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800221e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	2220      	movs	r2, #32
 8002224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2200      	movs	r2, #0
 8002234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002238:	2300      	movs	r3, #0
 800223a:	e000      	b.n	800223e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800223c:	2302      	movs	r3, #2
  }
}
 800223e:	4618      	mov	r0, r3
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	00100002 	.word	0x00100002
 800224c:	ffff0000 	.word	0xffff0000

08002250 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002258:	2300      	movs	r3, #0
 800225a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002268:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002270:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002278:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800227a:	7bfb      	ldrb	r3, [r7, #15]
 800227c:	2b10      	cmp	r3, #16
 800227e:	d003      	beq.n	8002288 <HAL_I2C_EV_IRQHandler+0x38>
 8002280:	7bfb      	ldrb	r3, [r7, #15]
 8002282:	2b40      	cmp	r3, #64	; 0x40
 8002284:	f040 80bd 	bne.w	8002402 <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d10d      	bne.n	80022be <HAL_I2C_EV_IRQHandler+0x6e>
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80022a8:	d003      	beq.n	80022b2 <HAL_I2C_EV_IRQHandler+0x62>
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80022b0:	d101      	bne.n	80022b6 <HAL_I2C_EV_IRQHandler+0x66>
 80022b2:	2301      	movs	r3, #1
 80022b4:	e000      	b.n	80022b8 <HAL_I2C_EV_IRQHandler+0x68>
 80022b6:	2300      	movs	r3, #0
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	f000 812e 	beq.w	800251a <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00c      	beq.n	80022e2 <HAL_I2C_EV_IRQHandler+0x92>
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	0a5b      	lsrs	r3, r3, #9
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d006      	beq.n	80022e2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f001 fe5e 	bl	8003f96 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f000 fd62 	bl	8002da4 <I2C_Master_SB>
 80022e0:	e08e      	b.n	8002400 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	08db      	lsrs	r3, r3, #3
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d009      	beq.n	8002302 <HAL_I2C_EV_IRQHandler+0xb2>
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	0a5b      	lsrs	r3, r3, #9
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 fdd8 	bl	8002eb0 <I2C_Master_ADD10>
 8002300:	e07e      	b.n	8002400 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	085b      	lsrs	r3, r3, #1
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d009      	beq.n	8002322 <HAL_I2C_EV_IRQHandler+0xd2>
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	0a5b      	lsrs	r3, r3, #9
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f000 fdf2 	bl	8002f04 <I2C_Master_ADDR>
 8002320:	e06e      	b.n	8002400 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	089b      	lsrs	r3, r3, #2
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d037      	beq.n	800239e <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002338:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800233c:	f000 80ef 	beq.w	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	09db      	lsrs	r3, r3, #7
 8002344:	f003 0301 	and.w	r3, r3, #1
 8002348:	2b00      	cmp	r3, #0
 800234a:	d00f      	beq.n	800236c <HAL_I2C_EV_IRQHandler+0x11c>
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	0a9b      	lsrs	r3, r3, #10
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b00      	cmp	r3, #0
 8002356:	d009      	beq.n	800236c <HAL_I2C_EV_IRQHandler+0x11c>
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	089b      	lsrs	r3, r3, #2
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b00      	cmp	r3, #0
 8002362:	d103      	bne.n	800236c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f9ef 	bl	8002748 <I2C_MasterTransmit_TXE>
 800236a:	e049      	b.n	8002400 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	089b      	lsrs	r3, r3, #2
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b00      	cmp	r3, #0
 8002376:	f000 80d2 	beq.w	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	0a5b      	lsrs	r3, r3, #9
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 80cb 	beq.w	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8002388:	7bfb      	ldrb	r3, [r7, #15]
 800238a:	2b10      	cmp	r3, #16
 800238c:	d103      	bne.n	8002396 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fa76 	bl	8002880 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002394:	e0c3      	b.n	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 fada 	bl	8002950 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800239c:	e0bf      	b.n	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023ac:	f000 80b7 	beq.w	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	099b      	lsrs	r3, r3, #6
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00f      	beq.n	80023dc <HAL_I2C_EV_IRQHandler+0x18c>
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	0a9b      	lsrs	r3, r3, #10
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d009      	beq.n	80023dc <HAL_I2C_EV_IRQHandler+0x18c>
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	089b      	lsrs	r3, r3, #2
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d103      	bne.n	80023dc <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f000 fb4a 	bl	8002a6e <I2C_MasterReceive_RXNE>
 80023da:	e011      	b.n	8002400 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023dc:	69fb      	ldr	r3, [r7, #28]
 80023de:	089b      	lsrs	r3, r3, #2
 80023e0:	f003 0301 	and.w	r3, r3, #1
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 809a 	beq.w	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	0a5b      	lsrs	r3, r3, #9
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 8093 	beq.w	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f000 fbe9 	bl	8002bd0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023fe:	e08e      	b.n	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
 8002400:	e08d      	b.n	800251e <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	2b00      	cmp	r3, #0
 8002408:	d004      	beq.n	8002414 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	695b      	ldr	r3, [r3, #20]
 8002410:	61fb      	str	r3, [r7, #28]
 8002412:	e007      	b.n	8002424 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	085b      	lsrs	r3, r3, #1
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b00      	cmp	r3, #0
 800242e:	d012      	beq.n	8002456 <HAL_I2C_EV_IRQHandler+0x206>
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	0a5b      	lsrs	r3, r3, #9
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	2b00      	cmp	r3, #0
 800243a:	d00c      	beq.n	8002456 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	2b00      	cmp	r3, #0
 8002442:	d003      	beq.n	800244c <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800244c:	69b9      	ldr	r1, [r7, #24]
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f000 ffa7 	bl	80033a2 <I2C_Slave_ADDR>
 8002454:	e066      	b.n	8002524 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	091b      	lsrs	r3, r3, #4
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d009      	beq.n	8002476 <HAL_I2C_EV_IRQHandler+0x226>
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	0a5b      	lsrs	r3, r3, #9
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d003      	beq.n	8002476 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 ffdc 	bl	800342c <I2C_Slave_STOPF>
 8002474:	e056      	b.n	8002524 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002476:	7bbb      	ldrb	r3, [r7, #14]
 8002478:	2b21      	cmp	r3, #33	; 0x21
 800247a:	d002      	beq.n	8002482 <HAL_I2C_EV_IRQHandler+0x232>
 800247c:	7bbb      	ldrb	r3, [r7, #14]
 800247e:	2b29      	cmp	r3, #41	; 0x29
 8002480:	d125      	bne.n	80024ce <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	09db      	lsrs	r3, r3, #7
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	2b00      	cmp	r3, #0
 800248c:	d00f      	beq.n	80024ae <HAL_I2C_EV_IRQHandler+0x25e>
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	0a9b      	lsrs	r3, r3, #10
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d009      	beq.n	80024ae <HAL_I2C_EV_IRQHandler+0x25e>
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d103      	bne.n	80024ae <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 febd 	bl	8003226 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024ac:	e039      	b.n	8002522 <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	089b      	lsrs	r3, r3, #2
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d033      	beq.n	8002522 <HAL_I2C_EV_IRQHandler+0x2d2>
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	0a5b      	lsrs	r3, r3, #9
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d02d      	beq.n	8002522 <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 feea 	bl	80032a0 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024cc:	e029      	b.n	8002522 <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	099b      	lsrs	r3, r3, #6
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00f      	beq.n	80024fa <HAL_I2C_EV_IRQHandler+0x2aa>
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	0a9b      	lsrs	r3, r3, #10
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d009      	beq.n	80024fa <HAL_I2C_EV_IRQHandler+0x2aa>
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	089b      	lsrs	r3, r3, #2
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d103      	bne.n	80024fa <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 fef5 	bl	80032e2 <I2C_SlaveReceive_RXNE>
 80024f8:	e014      	b.n	8002524 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	089b      	lsrs	r3, r3, #2
 80024fe:	f003 0301 	and.w	r3, r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00e      	beq.n	8002524 <HAL_I2C_EV_IRQHandler+0x2d4>
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	0a5b      	lsrs	r3, r3, #9
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	2b00      	cmp	r3, #0
 8002510:	d008      	beq.n	8002524 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 ff23 	bl	800335e <I2C_SlaveReceive_BTF>
 8002518:	e004      	b.n	8002524 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 800251a:	bf00      	nop
 800251c:	e002      	b.n	8002524 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800251e:	bf00      	nop
 8002520:	e000      	b.n	8002524 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002522:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002524:	3720      	adds	r7, #32
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}

0800252a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b08a      	sub	sp, #40	; 0x28
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695b      	ldr	r3, [r3, #20]
 8002538:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002542:	2300      	movs	r3, #0
 8002544:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800254c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	0a1b      	lsrs	r3, r3, #8
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00e      	beq.n	8002578 <HAL_I2C_ER_IRQHandler+0x4e>
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	0a1b      	lsrs	r3, r3, #8
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d008      	beq.n	8002578 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002576:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002578:	6a3b      	ldr	r3, [r7, #32]
 800257a:	0a5b      	lsrs	r3, r3, #9
 800257c:	f003 0301 	and.w	r3, r3, #1
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00e      	beq.n	80025a2 <HAL_I2C_ER_IRQHandler+0x78>
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	0a1b      	lsrs	r3, r3, #8
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	2b00      	cmp	r3, #0
 800258e:	d008      	beq.n	80025a2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002592:	f043 0302 	orr.w	r3, r3, #2
 8002596:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80025a0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80025a2:	6a3b      	ldr	r3, [r7, #32]
 80025a4:	0a9b      	lsrs	r3, r3, #10
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d03f      	beq.n	800262e <HAL_I2C_ER_IRQHandler+0x104>
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	0a1b      	lsrs	r3, r3, #8
 80025b2:	f003 0301 	and.w	r3, r3, #1
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d039      	beq.n	800262e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80025ba:	7efb      	ldrb	r3, [r7, #27]
 80025bc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025cc:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80025d4:	7ebb      	ldrb	r3, [r7, #26]
 80025d6:	2b20      	cmp	r3, #32
 80025d8:	d112      	bne.n	8002600 <HAL_I2C_ER_IRQHandler+0xd6>
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d10f      	bne.n	8002600 <HAL_I2C_ER_IRQHandler+0xd6>
 80025e0:	7cfb      	ldrb	r3, [r7, #19]
 80025e2:	2b21      	cmp	r3, #33	; 0x21
 80025e4:	d008      	beq.n	80025f8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80025e6:	7cfb      	ldrb	r3, [r7, #19]
 80025e8:	2b29      	cmp	r3, #41	; 0x29
 80025ea:	d005      	beq.n	80025f8 <HAL_I2C_ER_IRQHandler+0xce>
 80025ec:	7cfb      	ldrb	r3, [r7, #19]
 80025ee:	2b28      	cmp	r3, #40	; 0x28
 80025f0:	d106      	bne.n	8002600 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2b21      	cmp	r3, #33	; 0x21
 80025f6:	d103      	bne.n	8002600 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f001 f847 	bl	800368c <I2C_Slave_AF>
 80025fe:	e016      	b.n	800262e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002608:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800260a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260c:	f043 0304 	orr.w	r3, r3, #4
 8002610:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002612:	7efb      	ldrb	r3, [r7, #27]
 8002614:	2b10      	cmp	r3, #16
 8002616:	d002      	beq.n	800261e <HAL_I2C_ER_IRQHandler+0xf4>
 8002618:	7efb      	ldrb	r3, [r7, #27]
 800261a:	2b40      	cmp	r3, #64	; 0x40
 800261c:	d107      	bne.n	800262e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800262c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800262e:	6a3b      	ldr	r3, [r7, #32]
 8002630:	0adb      	lsrs	r3, r3, #11
 8002632:	f003 0301 	and.w	r3, r3, #1
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00e      	beq.n	8002658 <HAL_I2C_ER_IRQHandler+0x12e>
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	0a1b      	lsrs	r3, r3, #8
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	d008      	beq.n	8002658 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002648:	f043 0308 	orr.w	r3, r3, #8
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002656:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265a:	2b00      	cmp	r3, #0
 800265c:	d008      	beq.n	8002670 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	431a      	orrs	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f001 f87e 	bl	800376c <I2C_ITError>
  }
}
 8002670:	bf00      	nop
 8002672:	3728      	adds	r7, #40	; 0x28
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	70fb      	strb	r3, [r7, #3]
 80026d4:	4613      	mov	r3, r2
 80026d6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002756:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800275e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002764:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800276a:	2b00      	cmp	r3, #0
 800276c:	d150      	bne.n	8002810 <I2C_MasterTransmit_TXE+0xc8>
 800276e:	7bfb      	ldrb	r3, [r7, #15]
 8002770:	2b21      	cmp	r3, #33	; 0x21
 8002772:	d14d      	bne.n	8002810 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2b08      	cmp	r3, #8
 8002778:	d01d      	beq.n	80027b6 <I2C_MasterTransmit_TXE+0x6e>
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2b20      	cmp	r3, #32
 800277e:	d01a      	beq.n	80027b6 <I2C_MasterTransmit_TXE+0x6e>
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002786:	d016      	beq.n	80027b6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	685a      	ldr	r2, [r3, #4]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002796:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2211      	movs	r2, #17
 800279c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2220      	movs	r2, #32
 80027aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff ff62 	bl	8002678 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80027b4:	e060      	b.n	8002878 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685a      	ldr	r2, [r3, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80027c4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027d4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2220      	movs	r2, #32
 80027e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b40      	cmp	r3, #64	; 0x40
 80027ee:	d107      	bne.n	8002800 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f7ff ff7d 	bl	80026f8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80027fe:	e03b      	b.n	8002878 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff ff35 	bl	8002678 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800280e:	e033      	b.n	8002878 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002810:	7bfb      	ldrb	r3, [r7, #15]
 8002812:	2b21      	cmp	r3, #33	; 0x21
 8002814:	d005      	beq.n	8002822 <I2C_MasterTransmit_TXE+0xda>
 8002816:	7bbb      	ldrb	r3, [r7, #14]
 8002818:	2b40      	cmp	r3, #64	; 0x40
 800281a:	d12d      	bne.n	8002878 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800281c:	7bfb      	ldrb	r3, [r7, #15]
 800281e:	2b22      	cmp	r3, #34	; 0x22
 8002820:	d12a      	bne.n	8002878 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d108      	bne.n	800283e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685a      	ldr	r2, [r3, #4]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800283a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800283c:	e01c      	b.n	8002878 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b40      	cmp	r3, #64	; 0x40
 8002848:	d103      	bne.n	8002852 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 f880 	bl	8002950 <I2C_MemoryTransmit_TXE_BTF>
}
 8002850:	e012      	b.n	8002878 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002856:	781a      	ldrb	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800286c:	b29b      	uxth	r3, r3
 800286e:	3b01      	subs	r3, #1
 8002870:	b29a      	uxth	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002876:	e7ff      	b.n	8002878 <I2C_MasterTransmit_TXE+0x130>
 8002878:	bf00      	nop
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b21      	cmp	r3, #33	; 0x21
 8002898:	d156      	bne.n	8002948 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d012      	beq.n	80028ca <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a8:	781a      	ldrb	r2, [r3, #0]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	1c5a      	adds	r2, r3, #1
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028be:	b29b      	uxth	r3, r3
 80028c0:	3b01      	subs	r3, #1
 80028c2:	b29a      	uxth	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80028c8:	e03e      	b.n	8002948 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2b08      	cmp	r3, #8
 80028ce:	d01d      	beq.n	800290c <I2C_MasterTransmit_BTF+0x8c>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2b20      	cmp	r3, #32
 80028d4:	d01a      	beq.n	800290c <I2C_MasterTransmit_BTF+0x8c>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80028dc:	d016      	beq.n	800290c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80028ec:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2211      	movs	r2, #17
 80028f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2220      	movs	r2, #32
 8002900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff feb7 	bl	8002678 <HAL_I2C_MasterTxCpltCallback>
}
 800290a:	e01d      	b.n	8002948 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800291a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800292a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2220      	movs	r2, #32
 8002936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f7ff fe98 	bl	8002678 <HAL_I2C_MasterTxCpltCallback>
}
 8002948:	bf00      	nop
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800295e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002964:	2b00      	cmp	r3, #0
 8002966:	d11d      	bne.n	80029a4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296c:	2b01      	cmp	r3, #1
 800296e:	d10b      	bne.n	8002988 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002974:	b2da      	uxtb	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002980:	1c9a      	adds	r2, r3, #2
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8002986:	e06e      	b.n	8002a66 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800298c:	b29b      	uxth	r3, r3
 800298e:	121b      	asrs	r3, r3, #8
 8002990:	b2da      	uxtb	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800299c:	1c5a      	adds	r2, r3, #1
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80029a2:	e060      	b.n	8002a66 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d10b      	bne.n	80029c4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029b0:	b2da      	uxtb	r2, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029bc:	1c5a      	adds	r2, r3, #1
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80029c2:	e050      	b.n	8002a66 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d14c      	bne.n	8002a66 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80029cc:	7bfb      	ldrb	r3, [r7, #15]
 80029ce:	2b22      	cmp	r3, #34	; 0x22
 80029d0:	d108      	bne.n	80029e4 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029e0:	601a      	str	r2, [r3, #0]
}
 80029e2:	e040      	b.n	8002a66 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d015      	beq.n	8002a1a <I2C_MemoryTransmit_TXE_BTF+0xca>
 80029ee:	7bfb      	ldrb	r3, [r7, #15]
 80029f0:	2b21      	cmp	r3, #33	; 0x21
 80029f2:	d112      	bne.n	8002a1a <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	1c5a      	adds	r2, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002a18:	e025      	b.n	8002a66 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d120      	bne.n	8002a66 <I2C_MemoryTransmit_TXE_BTF+0x116>
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
 8002a26:	2b21      	cmp	r3, #33	; 0x21
 8002a28:	d11d      	bne.n	8002a66 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685a      	ldr	r2, [r3, #4]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002a38:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a48:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff fe49 	bl	80026f8 <HAL_I2C_MemTxCpltCallback>
}
 8002a66:	bf00      	nop
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b084      	sub	sp, #16
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b22      	cmp	r3, #34	; 0x22
 8002a80:	f040 80a2 	bne.w	8002bc8 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2b03      	cmp	r3, #3
 8002a90:	d921      	bls.n	8002ad6 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	691a      	ldr	r2, [r3, #16]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	1c5a      	adds	r2, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	f040 8082 	bne.w	8002bc8 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685a      	ldr	r2, [r3, #4]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ad2:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8002ad4:	e078      	b.n	8002bc8 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d074      	beq.n	8002bc8 <I2C_MasterReceive_RXNE+0x15a>
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d002      	beq.n	8002aea <I2C_MasterReceive_RXNE+0x7c>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d16e      	bne.n	8002bc8 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f001 f9f2 	bl	8003ed4 <I2C_WaitOnSTOPRequestThroughIT>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d142      	bne.n	8002b7c <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b04:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002b14:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	691a      	ldr	r2, [r3, #16]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b20:	b2d2      	uxtb	r2, r2
 8002b22:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	1c5a      	adds	r2, r3, #1
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	3b01      	subs	r3, #1
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b40      	cmp	r3, #64	; 0x40
 8002b4e:	d10a      	bne.n	8002b66 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7ff fdd4 	bl	800270c <HAL_I2C_MemRxCpltCallback>
}
 8002b64:	e030      	b.n	8002bc8 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2212      	movs	r2, #18
 8002b72:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7ff fd89 	bl	800268c <HAL_I2C_MasterRxCpltCallback>
}
 8002b7a:	e025      	b.n	8002bc8 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002b8a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	691a      	ldr	r2, [r3, #16]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9e:	1c5a      	adds	r2, r3, #1
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	3b01      	subs	r3, #1
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2220      	movs	r2, #32
 8002bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff fdac 	bl	8002720 <HAL_I2C_ErrorCallback>
}
 8002bc8:	bf00      	nop
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bdc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	2b04      	cmp	r3, #4
 8002be6:	d11b      	bne.n	8002c20 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bf6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	691a      	ldr	r2, [r3, #16]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c02:	b2d2      	uxtb	r2, r2
 8002c04:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c0a:	1c5a      	adds	r2, r3, #1
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	3b01      	subs	r3, #1
 8002c18:	b29a      	uxth	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002c1e:	e0bd      	b.n	8002d9c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	2b03      	cmp	r3, #3
 8002c28:	d129      	bne.n	8002c7e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c38:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d00a      	beq.n	8002c56 <I2C_MasterReceive_BTF+0x86>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2b02      	cmp	r3, #2
 8002c44:	d007      	beq.n	8002c56 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c54:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	691a      	ldr	r2, [r3, #16]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c60:	b2d2      	uxtb	r2, r2
 8002c62:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c68:	1c5a      	adds	r2, r3, #1
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	3b01      	subs	r3, #1
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002c7c:	e08e      	b.n	8002d9c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d176      	bne.n	8002d76 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d002      	beq.n	8002c94 <I2C_MasterReceive_BTF+0xc4>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b10      	cmp	r3, #16
 8002c92:	d108      	bne.n	8002ca6 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	e019      	b.n	8002cda <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d002      	beq.n	8002cb2 <I2C_MasterReceive_BTF+0xe2>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d108      	bne.n	8002cc4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	e00a      	b.n	8002cda <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2b10      	cmp	r3, #16
 8002cc8:	d007      	beq.n	8002cda <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cd8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	691a      	ldr	r2, [r3, #16]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	b2d2      	uxtb	r2, r2
 8002ce6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cec:	1c5a      	adds	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	b29a      	uxth	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	691a      	ldr	r2, [r3, #16]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0a:	b2d2      	uxtb	r2, r2
 8002d0c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	1c5a      	adds	r2, r3, #1
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002d34:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2220      	movs	r2, #32
 8002d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d44:	b2db      	uxtb	r3, r3
 8002d46:	2b40      	cmp	r3, #64	; 0x40
 8002d48:	d10a      	bne.n	8002d60 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f7ff fcd7 	bl	800270c <HAL_I2C_MemRxCpltCallback>
}
 8002d5e:	e01d      	b.n	8002d9c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2212      	movs	r2, #18
 8002d6c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f7ff fc8c 	bl	800268c <HAL_I2C_MasterRxCpltCallback>
}
 8002d74:	e012      	b.n	8002d9c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	691a      	ldr	r2, [r3, #16]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d88:	1c5a      	adds	r2, r3, #1
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	3b01      	subs	r3, #1
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002d9c:	bf00      	nop
 8002d9e:	3710      	adds	r7, #16
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b40      	cmp	r3, #64	; 0x40
 8002db6:	d117      	bne.n	8002de8 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d109      	bne.n	8002dd4 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002dd0:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002dd2:	e067      	b.n	8002ea4 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	f043 0301 	orr.w	r3, r3, #1
 8002dde:	b2da      	uxtb	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	611a      	str	r2, [r3, #16]
}
 8002de6:	e05d      	b.n	8002ea4 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002df0:	d133      	bne.n	8002e5a <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b21      	cmp	r3, #33	; 0x21
 8002dfc:	d109      	bne.n	8002e12 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	461a      	mov	r2, r3
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e0e:	611a      	str	r2, [r3, #16]
 8002e10:	e008      	b.n	8002e24 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	b2da      	uxtb	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d004      	beq.n	8002e36 <I2C_Master_SB+0x92>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d108      	bne.n	8002e48 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d032      	beq.n	8002ea4 <I2C_Master_SB+0x100>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d02d      	beq.n	8002ea4 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e56:	605a      	str	r2, [r3, #4]
}
 8002e58:	e024      	b.n	8002ea4 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10e      	bne.n	8002e80 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	11db      	asrs	r3, r3, #7
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	f003 0306 	and.w	r3, r3, #6
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	f063 030f 	orn	r3, r3, #15
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	611a      	str	r2, [r3, #16]
}
 8002e7e:	e011      	b.n	8002ea4 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d10d      	bne.n	8002ea4 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	11db      	asrs	r3, r3, #7
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	f003 0306 	and.w	r3, r3, #6
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	f063 030e 	orn	r3, r3, #14
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	611a      	str	r2, [r3, #16]
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d103      	bne.n	8002ed4 <I2C_Master_ADD10+0x24>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d011      	beq.n	8002ef8 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d104      	bne.n	8002ee8 <I2C_Master_ADD10+0x38>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d007      	beq.n	8002ef8 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ef6:	605a      	str	r2, [r3, #4]
    }
  }
}
 8002ef8:	bf00      	nop
 8002efa:	370c      	adds	r7, #12
 8002efc:	46bd      	mov	sp, r7
 8002efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f02:	4770      	bx	lr

08002f04 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b091      	sub	sp, #68	; 0x44
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f12:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f20:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b22      	cmp	r3, #34	; 0x22
 8002f2c:	f040 8169 	bne.w	8003202 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d10f      	bne.n	8002f58 <I2C_Master_ADDR+0x54>
 8002f38:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002f3c:	2b40      	cmp	r3, #64	; 0x40
 8002f3e:	d10b      	bne.n	8002f58 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f40:	2300      	movs	r3, #0
 8002f42:	633b      	str	r3, [r7, #48]	; 0x30
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	633b      	str	r3, [r7, #48]	; 0x30
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	633b      	str	r3, [r7, #48]	; 0x30
 8002f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f56:	e160      	b.n	800321a <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d11d      	bne.n	8002f9c <I2C_Master_ADDR+0x98>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002f68:	d118      	bne.n	8002f9c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f8e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f94:	1c5a      	adds	r2, r3, #1
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	651a      	str	r2, [r3, #80]	; 0x50
 8002f9a:	e13e      	b.n	800321a <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d113      	bne.n	8002fce <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	695b      	ldr	r3, [r3, #20]
 8002fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fba:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	e115      	b.n	80031fa <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	f040 808a 	bne.w	80030ee <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fdc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002fe0:	d137      	bne.n	8003052 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ff0:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ffc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003000:	d113      	bne.n	800302a <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003010:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003012:	2300      	movs	r3, #0
 8003014:	627b      	str	r3, [r7, #36]	; 0x24
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	695b      	ldr	r3, [r3, #20]
 800301c:	627b      	str	r3, [r7, #36]	; 0x24
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	627b      	str	r3, [r7, #36]	; 0x24
 8003026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003028:	e0e7      	b.n	80031fa <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800302a:	2300      	movs	r3, #0
 800302c:	623b      	str	r3, [r7, #32]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	623b      	str	r3, [r7, #32]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	623b      	str	r3, [r7, #32]
 800303e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800304e:	601a      	str	r2, [r3, #0]
 8003050:	e0d3      	b.n	80031fa <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003054:	2b08      	cmp	r3, #8
 8003056:	d02e      	beq.n	80030b6 <I2C_Master_ADDR+0x1b2>
 8003058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800305a:	2b20      	cmp	r3, #32
 800305c:	d02b      	beq.n	80030b6 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800305e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003060:	2b12      	cmp	r3, #18
 8003062:	d102      	bne.n	800306a <I2C_Master_ADDR+0x166>
 8003064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003066:	2b01      	cmp	r3, #1
 8003068:	d125      	bne.n	80030b6 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800306a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800306c:	2b04      	cmp	r3, #4
 800306e:	d00e      	beq.n	800308e <I2C_Master_ADDR+0x18a>
 8003070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003072:	2b02      	cmp	r3, #2
 8003074:	d00b      	beq.n	800308e <I2C_Master_ADDR+0x18a>
 8003076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003078:	2b10      	cmp	r3, #16
 800307a:	d008      	beq.n	800308e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800308a:	601a      	str	r2, [r3, #0]
 800308c:	e007      	b.n	800309e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800309c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800309e:	2300      	movs	r3, #0
 80030a0:	61fb      	str	r3, [r7, #28]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	61fb      	str	r3, [r7, #28]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	61fb      	str	r3, [r7, #28]
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	e0a1      	b.n	80031fa <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030c4:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030c6:	2300      	movs	r3, #0
 80030c8:	61bb      	str	r3, [r7, #24]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695b      	ldr	r3, [r3, #20]
 80030d0:	61bb      	str	r3, [r7, #24]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	61bb      	str	r3, [r7, #24]
 80030da:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	e085      	b.n	80031fa <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d14d      	bne.n	8003194 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80030f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	d016      	beq.n	800312c <I2C_Master_ADDR+0x228>
 80030fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003100:	2b02      	cmp	r3, #2
 8003102:	d013      	beq.n	800312c <I2C_Master_ADDR+0x228>
 8003104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003106:	2b10      	cmp	r3, #16
 8003108:	d010      	beq.n	800312c <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003118:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	e007      	b.n	800313c <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800313a:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003146:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800314a:	d117      	bne.n	800317c <I2C_Master_ADDR+0x278>
 800314c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003152:	d00b      	beq.n	800316c <I2C_Master_ADDR+0x268>
 8003154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003156:	2b01      	cmp	r3, #1
 8003158:	d008      	beq.n	800316c <I2C_Master_ADDR+0x268>
 800315a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800315c:	2b08      	cmp	r3, #8
 800315e:	d005      	beq.n	800316c <I2C_Master_ADDR+0x268>
 8003160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003162:	2b10      	cmp	r3, #16
 8003164:	d002      	beq.n	800316c <I2C_Master_ADDR+0x268>
 8003166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003168:	2b20      	cmp	r3, #32
 800316a:	d107      	bne.n	800317c <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800317a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317c:	2300      	movs	r3, #0
 800317e:	617b      	str	r3, [r7, #20]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	e032      	b.n	80031fa <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80031a2:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031b2:	d117      	bne.n	80031e4 <I2C_Master_ADDR+0x2e0>
 80031b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031ba:	d00b      	beq.n	80031d4 <I2C_Master_ADDR+0x2d0>
 80031bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d008      	beq.n	80031d4 <I2C_Master_ADDR+0x2d0>
 80031c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c4:	2b08      	cmp	r3, #8
 80031c6:	d005      	beq.n	80031d4 <I2C_Master_ADDR+0x2d0>
 80031c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ca:	2b10      	cmp	r3, #16
 80031cc:	d002      	beq.n	80031d4 <I2C_Master_ADDR+0x2d0>
 80031ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d0:	2b20      	cmp	r3, #32
 80031d2:	d107      	bne.n	80031e4 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031e2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e4:	2300      	movs	r3, #0
 80031e6:	613b      	str	r3, [r7, #16]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	613b      	str	r3, [r7, #16]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	613b      	str	r3, [r7, #16]
 80031f8:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003200:	e00b      	b.n	800321a <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003202:	2300      	movs	r3, #0
 8003204:	60fb      	str	r3, [r7, #12]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	68fb      	ldr	r3, [r7, #12]
}
 8003218:	e7ff      	b.n	800321a <I2C_Master_ADDR+0x316>
 800321a:	bf00      	nop
 800321c:	3744      	adds	r7, #68	; 0x44
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr

08003226 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b084      	sub	sp, #16
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003234:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800323a:	b29b      	uxth	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d02b      	beq.n	8003298 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003244:	781a      	ldrb	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325a:	b29b      	uxth	r3, r3
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003268:	b29b      	uxth	r3, r3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d114      	bne.n	8003298 <I2C_SlaveTransmit_TXE+0x72>
 800326e:	7bfb      	ldrb	r3, [r7, #15]
 8003270:	2b29      	cmp	r3, #41	; 0x29
 8003272:	d111      	bne.n	8003298 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003282:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2221      	movs	r2, #33	; 0x21
 8003288:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2228      	movs	r2, #40	; 0x28
 800328e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff fa04 	bl	80026a0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003298:	bf00      	nop
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d011      	beq.n	80032d6 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b6:	781a      	ldrb	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b084      	sub	sp, #16
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d02c      	beq.n	8003356 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003306:	b2d2      	uxtb	r2, r2
 8003308:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	1c5a      	adds	r2, r3, #1
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003318:	b29b      	uxth	r3, r3
 800331a:	3b01      	subs	r3, #1
 800331c:	b29a      	uxth	r2, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003326:	b29b      	uxth	r3, r3
 8003328:	2b00      	cmp	r3, #0
 800332a:	d114      	bne.n	8003356 <I2C_SlaveReceive_RXNE+0x74>
 800332c:	7bfb      	ldrb	r3, [r7, #15]
 800332e:	2b2a      	cmp	r3, #42	; 0x2a
 8003330:	d111      	bne.n	8003356 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	685a      	ldr	r2, [r3, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003340:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2222      	movs	r2, #34	; 0x22
 8003346:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2228      	movs	r2, #40	; 0x28
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f7ff f9af 	bl	80026b4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003356:	bf00      	nop
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800335e:	b480      	push	{r7}
 8003360:	b083      	sub	sp, #12
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800336a:	b29b      	uxth	r3, r3
 800336c:	2b00      	cmp	r3, #0
 800336e:	d012      	beq.n	8003396 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	691a      	ldr	r2, [r3, #16]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003382:	1c5a      	adds	r2, r3, #1
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338c:	b29b      	uxth	r3, r3
 800338e:	3b01      	subs	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003396:	bf00      	nop
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b084      	sub	sp, #16
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80033ac:	2300      	movs	r3, #0
 80033ae:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80033bc:	2b28      	cmp	r3, #40	; 0x28
 80033be:	d127      	bne.n	8003410 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ce:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80033dc:	2301      	movs	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	09db      	lsrs	r3, r3, #7
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d103      	bne.n	80033f4 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	81bb      	strh	r3, [r7, #12]
 80033f2:	e002      	b.n	80033fa <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003402:	89ba      	ldrh	r2, [r7, #12]
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	4619      	mov	r1, r3
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7ff f95d 	bl	80026c8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800340e:	e008      	b.n	8003422 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f06f 0202 	mvn.w	r2, #2
 8003418:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003422:	bf00      	nop
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
	...

0800342c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800343a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800344a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800344c:	2300      	movs	r3, #0
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	60bb      	str	r3, [r7, #8]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f042 0201 	orr.w	r2, r2, #1
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003478:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003484:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003488:	d172      	bne.n	8003570 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800348a:	7bfb      	ldrb	r3, [r7, #15]
 800348c:	2b22      	cmp	r3, #34	; 0x22
 800348e:	d002      	beq.n	8003496 <I2C_Slave_STOPF+0x6a>
 8003490:	7bfb      	ldrb	r3, [r7, #15]
 8003492:	2b2a      	cmp	r3, #42	; 0x2a
 8003494:	d135      	bne.n	8003502 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	b29a      	uxth	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d005      	beq.n	80034ba <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f043 0204 	orr.w	r2, r3, #4
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	685a      	ldr	r2, [r3, #4]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034c8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe fade 	bl	8001a90 <HAL_DMA_GetState>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d049      	beq.n	800356e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034de:	4a69      	ldr	r2, [pc, #420]	; (8003684 <I2C_Slave_STOPF+0x258>)
 80034e0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7fe fab0 	bl	8001a4c <HAL_DMA_Abort_IT>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d03d      	beq.n	800356e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034fc:	4610      	mov	r0, r2
 80034fe:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003500:	e035      	b.n	800356e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	b29a      	uxth	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003514:	b29b      	uxth	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d005      	beq.n	8003526 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	f043 0204 	orr.w	r2, r3, #4
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003534:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800353a:	4618      	mov	r0, r3
 800353c:	f7fe faa8 	bl	8001a90 <HAL_DMA_GetState>
 8003540:	4603      	mov	r3, r0
 8003542:	2b01      	cmp	r3, #1
 8003544:	d014      	beq.n	8003570 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800354a:	4a4e      	ldr	r2, [pc, #312]	; (8003684 <I2C_Slave_STOPF+0x258>)
 800354c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003552:	4618      	mov	r0, r3
 8003554:	f7fe fa7a 	bl	8001a4c <HAL_DMA_Abort_IT>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d008      	beq.n	8003570 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003568:	4610      	mov	r0, r2
 800356a:	4798      	blx	r3
 800356c:	e000      	b.n	8003570 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800356e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003574:	b29b      	uxth	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d03e      	beq.n	80035f8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b04      	cmp	r3, #4
 8003586:	d112      	bne.n	80035ae <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	691a      	ldr	r2, [r3, #16]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	695b      	ldr	r3, [r3, #20]
 80035b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b8:	2b40      	cmp	r3, #64	; 0x40
 80035ba:	d112      	bne.n	80035e2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	691a      	ldr	r2, [r3, #16]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ce:	1c5a      	adds	r2, r3, #1
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f0:	f043 0204 	orr.w	r2, r3, #4
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 f8b3 	bl	800376c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003606:	e039      	b.n	800367c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003608:	7bfb      	ldrb	r3, [r7, #15]
 800360a:	2b2a      	cmp	r3, #42	; 0x2a
 800360c:	d109      	bne.n	8003622 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2228      	movs	r2, #40	; 0x28
 8003618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f7ff f849 	bl	80026b4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b28      	cmp	r3, #40	; 0x28
 800362c:	d111      	bne.n	8003652 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a15      	ldr	r2, [pc, #84]	; (8003688 <I2C_Slave_STOPF+0x25c>)
 8003632:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7ff f84a 	bl	80026e4 <HAL_I2C_ListenCpltCallback>
}
 8003650:	e014      	b.n	800367c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	2b22      	cmp	r3, #34	; 0x22
 8003658:	d002      	beq.n	8003660 <I2C_Slave_STOPF+0x234>
 800365a:	7bfb      	ldrb	r3, [r7, #15]
 800365c:	2b22      	cmp	r3, #34	; 0x22
 800365e:	d10d      	bne.n	800367c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2220      	movs	r2, #32
 800366a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7ff f81c 	bl	80026b4 <HAL_I2C_SlaveRxCpltCallback>
}
 800367c:	bf00      	nop
 800367e:	3710      	adds	r7, #16
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	08003ad5 	.word	0x08003ad5
 8003688:	ffff0000 	.word	0xffff0000

0800368c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800369a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	d002      	beq.n	80036ae <I2C_Slave_AF+0x22>
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	2b20      	cmp	r3, #32
 80036ac:	d129      	bne.n	8003702 <I2C_Slave_AF+0x76>
 80036ae:	7bfb      	ldrb	r3, [r7, #15]
 80036b0:	2b28      	cmp	r3, #40	; 0x28
 80036b2:	d126      	bne.n	8003702 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a2c      	ldr	r2, [pc, #176]	; (8003768 <I2C_Slave_AF+0xdc>)
 80036b8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80036c8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80036d2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036e2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2220      	movs	r2, #32
 80036ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7fe fff2 	bl	80026e4 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003700:	e02e      	b.n	8003760 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003702:	7bfb      	ldrb	r3, [r7, #15]
 8003704:	2b21      	cmp	r3, #33	; 0x21
 8003706:	d126      	bne.n	8003756 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a17      	ldr	r2, [pc, #92]	; (8003768 <I2C_Slave_AF+0xdc>)
 800370c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2221      	movs	r2, #33	; 0x21
 8003712:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	685a      	ldr	r2, [r3, #4]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003732:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800373c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800374c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7fe ffa6 	bl	80026a0 <HAL_I2C_SlaveTxCpltCallback>
}
 8003754:	e004      	b.n	8003760 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800375e:	615a      	str	r2, [r3, #20]
}
 8003760:	bf00      	nop
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	ffff0000 	.word	0xffff0000

0800376c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b084      	sub	sp, #16
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800377a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003782:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003784:	7bbb      	ldrb	r3, [r7, #14]
 8003786:	2b10      	cmp	r3, #16
 8003788:	d002      	beq.n	8003790 <I2C_ITError+0x24>
 800378a:	7bbb      	ldrb	r3, [r7, #14]
 800378c:	2b40      	cmp	r3, #64	; 0x40
 800378e:	d10a      	bne.n	80037a6 <I2C_ITError+0x3a>
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	2b22      	cmp	r3, #34	; 0x22
 8003794:	d107      	bne.n	80037a6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037a4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80037a6:	7bfb      	ldrb	r3, [r7, #15]
 80037a8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80037ac:	2b28      	cmp	r3, #40	; 0x28
 80037ae:	d107      	bne.n	80037c0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2228      	movs	r2, #40	; 0x28
 80037ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80037be:	e015      	b.n	80037ec <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037ce:	d00a      	beq.n	80037e6 <I2C_ITError+0x7a>
 80037d0:	7bfb      	ldrb	r3, [r7, #15]
 80037d2:	2b60      	cmp	r3, #96	; 0x60
 80037d4:	d007      	beq.n	80037e6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2220      	movs	r2, #32
 80037da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037fa:	d162      	bne.n	80038c2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800380a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003810:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b01      	cmp	r3, #1
 8003818:	d020      	beq.n	800385c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800381e:	4a6a      	ldr	r2, [pc, #424]	; (80039c8 <I2C_ITError+0x25c>)
 8003820:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003826:	4618      	mov	r0, r3
 8003828:	f7fe f910 	bl	8001a4c <HAL_DMA_Abort_IT>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8089 	beq.w	8003946 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 0201 	bic.w	r2, r2, #1
 8003842:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2220      	movs	r2, #32
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003850:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003856:	4610      	mov	r0, r2
 8003858:	4798      	blx	r3
 800385a:	e074      	b.n	8003946 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003860:	4a59      	ldr	r2, [pc, #356]	; (80039c8 <I2C_ITError+0x25c>)
 8003862:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003868:	4618      	mov	r0, r3
 800386a:	f7fe f8ef 	bl	8001a4c <HAL_DMA_Abort_IT>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d068      	beq.n	8003946 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	695b      	ldr	r3, [r3, #20]
 800387a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800387e:	2b40      	cmp	r3, #64	; 0x40
 8003880:	d10b      	bne.n	800389a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	691a      	ldr	r2, [r3, #16]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388c:	b2d2      	uxtb	r2, r2
 800388e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	1c5a      	adds	r2, r3, #1
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 0201 	bic.w	r2, r2, #1
 80038a8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2220      	movs	r2, #32
 80038ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038bc:	4610      	mov	r0, r2
 80038be:	4798      	blx	r3
 80038c0:	e041      	b.n	8003946 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b60      	cmp	r3, #96	; 0x60
 80038cc:	d125      	bne.n	800391a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2220      	movs	r2, #32
 80038d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e6:	2b40      	cmp	r3, #64	; 0x40
 80038e8:	d10b      	bne.n	8003902 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	691a      	ldr	r2, [r3, #16]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	b2d2      	uxtb	r2, r2
 80038f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f022 0201 	bic.w	r2, r2, #1
 8003910:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fe ff0e 	bl	8002734 <HAL_I2C_AbortCpltCallback>
 8003918:	e015      	b.n	8003946 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003924:	2b40      	cmp	r3, #64	; 0x40
 8003926:	d10b      	bne.n	8003940 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	691a      	ldr	r2, [r3, #16]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393a:	1c5a      	adds	r2, r3, #1
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7fe feed 	bl	8002720 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10e      	bne.n	8003974 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800395c:	2b00      	cmp	r3, #0
 800395e:	d109      	bne.n	8003974 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003960:	68bb      	ldr	r3, [r7, #8]
 8003962:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003966:	2b00      	cmp	r3, #0
 8003968:	d104      	bne.n	8003974 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003970:	2b00      	cmp	r3, #0
 8003972:	d007      	beq.n	8003984 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685a      	ldr	r2, [r3, #4]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003982:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800398a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003990:	f003 0304 	and.w	r3, r3, #4
 8003994:	2b04      	cmp	r3, #4
 8003996:	d113      	bne.n	80039c0 <I2C_ITError+0x254>
 8003998:	7bfb      	ldrb	r3, [r7, #15]
 800399a:	2b28      	cmp	r3, #40	; 0x28
 800399c:	d110      	bne.n	80039c0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a0a      	ldr	r2, [pc, #40]	; (80039cc <I2C_ITError+0x260>)
 80039a2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2220      	movs	r2, #32
 80039ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7fe fe92 	bl	80026e4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80039c0:	bf00      	nop
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	08003ad5 	.word	0x08003ad5
 80039cc:	ffff0000 	.word	0xffff0000

080039d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b088      	sub	sp, #32
 80039d4:	af02      	add	r7, sp, #8
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	607a      	str	r2, [r7, #4]
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	460b      	mov	r3, r1
 80039de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	2b08      	cmp	r3, #8
 80039ea:	d006      	beq.n	80039fa <I2C_MasterRequestWrite+0x2a>
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d003      	beq.n	80039fa <I2C_MasterRequestWrite+0x2a>
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039f8:	d108      	bne.n	8003a0c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	e00b      	b.n	8003a24 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a10:	2b12      	cmp	r3, #18
 8003a12:	d107      	bne.n	8003a24 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a22:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f000 f8f7 	bl	8003c24 <I2C_WaitOnFlagUntilTimeout>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00d      	beq.n	8003a58 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a4a:	d103      	bne.n	8003a54 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a52:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a54:	2303      	movs	r3, #3
 8003a56:	e035      	b.n	8003ac4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003a60:	d108      	bne.n	8003a74 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a62:	897b      	ldrh	r3, [r7, #10]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	461a      	mov	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a70:	611a      	str	r2, [r3, #16]
 8003a72:	e01b      	b.n	8003aac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a74:	897b      	ldrh	r3, [r7, #10]
 8003a76:	11db      	asrs	r3, r3, #7
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	f003 0306 	and.w	r3, r3, #6
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	f063 030f 	orn	r3, r3, #15
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	490e      	ldr	r1, [pc, #56]	; (8003acc <I2C_MasterRequestWrite+0xfc>)
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 f91d 	bl	8003cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e010      	b.n	8003ac4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003aa2:	897b      	ldrh	r3, [r7, #10]
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	4907      	ldr	r1, [pc, #28]	; (8003ad0 <I2C_MasterRequestWrite+0x100>)
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f000 f90d 	bl	8003cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e000      	b.n	8003ac4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3718      	adds	r7, #24
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	00010008 	.word	0x00010008
 8003ad0:	00010002 	.word	0x00010002

08003ad4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aec:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003aee:	4b4b      	ldr	r3, [pc, #300]	; (8003c1c <I2C_DMAAbort+0x148>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	08db      	lsrs	r3, r3, #3
 8003af4:	4a4a      	ldr	r2, [pc, #296]	; (8003c20 <I2C_DMAAbort+0x14c>)
 8003af6:	fba2 2303 	umull	r2, r3, r2, r3
 8003afa:	0a1a      	lsrs	r2, r3, #8
 8003afc:	4613      	mov	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	00da      	lsls	r2, r3, #3
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d106      	bne.n	8003b1c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	f043 0220 	orr.w	r2, r3, #32
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8003b1a:	e00a      	b.n	8003b32 <I2C_DMAAbort+0x5e>
    }
    count--;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b30:	d0ea      	beq.n	8003b08 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b3e:	2200      	movs	r2, #0
 8003b40:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4e:	2200      	movs	r2, #0
 8003b50:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681a      	ldr	r2, [r3, #0]
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b60:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2200      	movs	r2, #0
 8003b66:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b74:	2200      	movs	r2, #0
 8003b76:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d003      	beq.n	8003b88 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b84:	2200      	movs	r2, #0
 8003b86:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 0201 	bic.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b60      	cmp	r3, #96	; 0x60
 8003ba2:	d10e      	bne.n	8003bc2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003bba:	6978      	ldr	r0, [r7, #20]
 8003bbc:	f7fe fdba 	bl	8002734 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003bc0:	e027      	b.n	8003c12 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003bc2:	7cfb      	ldrb	r3, [r7, #19]
 8003bc4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003bc8:	2b28      	cmp	r3, #40	; 0x28
 8003bca:	d117      	bne.n	8003bfc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f042 0201 	orr.w	r2, r2, #1
 8003bda:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bea:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	2228      	movs	r2, #40	; 0x28
 8003bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003bfa:	e007      	b.n	8003c0c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	2220      	movs	r2, #32
 8003c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003c0c:	6978      	ldr	r0, [r7, #20]
 8003c0e:	f7fe fd87 	bl	8002720 <HAL_I2C_ErrorCallback>
}
 8003c12:	bf00      	nop
 8003c14:	3718      	adds	r7, #24
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	20000000 	.word	0x20000000
 8003c20:	14f8b589 	.word	0x14f8b589

08003c24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	603b      	str	r3, [r7, #0]
 8003c30:	4613      	mov	r3, r2
 8003c32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c34:	e025      	b.n	8003c82 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3c:	d021      	beq.n	8003c82 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c3e:	f7fd f9ff 	bl	8001040 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	683a      	ldr	r2, [r7, #0]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d302      	bcc.n	8003c54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d116      	bne.n	8003c82 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	f043 0220 	orr.w	r2, r3, #32
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e023      	b.n	8003cca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	0c1b      	lsrs	r3, r3, #16
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d10d      	bne.n	8003ca8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	43da      	mvns	r2, r3
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	4013      	ands	r3, r2
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	bf0c      	ite	eq
 8003c9e:	2301      	moveq	r3, #1
 8003ca0:	2300      	movne	r3, #0
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	e00c      	b.n	8003cc2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	699b      	ldr	r3, [r3, #24]
 8003cae:	43da      	mvns	r2, r3
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	b29b      	uxth	r3, r3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	bf0c      	ite	eq
 8003cba:	2301      	moveq	r3, #1
 8003cbc:	2300      	movne	r3, #0
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	79fb      	ldrb	r3, [r7, #7]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d0b6      	beq.n	8003c36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b084      	sub	sp, #16
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	60f8      	str	r0, [r7, #12]
 8003cda:	60b9      	str	r1, [r7, #8]
 8003cdc:	607a      	str	r2, [r7, #4]
 8003cde:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ce0:	e051      	b.n	8003d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	695b      	ldr	r3, [r3, #20]
 8003ce8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cf0:	d123      	bne.n	8003d3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d00:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d0a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2220      	movs	r2, #32
 8003d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d26:	f043 0204 	orr.w	r2, r3, #4
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2200      	movs	r2, #0
 8003d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e046      	b.n	8003dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d40:	d021      	beq.n	8003d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d42:	f7fd f97d 	bl	8001040 <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d302      	bcc.n	8003d58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d116      	bne.n	8003d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2220      	movs	r2, #32
 8003d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d72:	f043 0220 	orr.w	r2, r3, #32
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e020      	b.n	8003dc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	0c1b      	lsrs	r3, r3, #16
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d10c      	bne.n	8003daa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	43da      	mvns	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	bf14      	ite	ne
 8003da2:	2301      	movne	r3, #1
 8003da4:	2300      	moveq	r3, #0
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	e00b      	b.n	8003dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	43da      	mvns	r2, r3
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	4013      	ands	r3, r2
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	bf14      	ite	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	2300      	moveq	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d18d      	bne.n	8003ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3710      	adds	r7, #16
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ddc:	e02d      	b.n	8003e3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 f8aa 	bl	8003f38 <I2C_IsAcknowledgeFailed>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e02d      	b.n	8003e4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df4:	d021      	beq.n	8003e3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003df6:	f7fd f923 	bl	8001040 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d302      	bcc.n	8003e0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d116      	bne.n	8003e3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	f043 0220 	orr.w	r2, r3, #32
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e007      	b.n	8003e4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e44:	2b80      	cmp	r3, #128	; 0x80
 8003e46:	d1ca      	bne.n	8003dde <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b084      	sub	sp, #16
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	60f8      	str	r0, [r7, #12]
 8003e5a:	60b9      	str	r1, [r7, #8]
 8003e5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e5e:	e02d      	b.n	8003ebc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 f869 	bl	8003f38 <I2C_IsAcknowledgeFailed>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d001      	beq.n	8003e70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e02d      	b.n	8003ecc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e76:	d021      	beq.n	8003ebc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e78:	f7fd f8e2 	bl	8001040 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	68ba      	ldr	r2, [r7, #8]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d302      	bcc.n	8003e8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d116      	bne.n	8003ebc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2220      	movs	r2, #32
 8003e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea8:	f043 0220 	orr.w	r2, r3, #32
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e007      	b.n	8003ecc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	f003 0304 	and.w	r3, r3, #4
 8003ec6:	2b04      	cmp	r3, #4
 8003ec8:	d1ca      	bne.n	8003e60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003ee0:	4b13      	ldr	r3, [pc, #76]	; (8003f30 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	08db      	lsrs	r3, r3, #3
 8003ee6:	4a13      	ldr	r2, [pc, #76]	; (8003f34 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8003ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8003eec:	0a1a      	lsrs	r2, r3, #8
 8003eee:	4613      	mov	r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	4413      	add	r3, r2
 8003ef4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d107      	bne.n	8003f12 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f06:	f043 0220 	orr.w	r2, r3, #32
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e008      	b.n	8003f24 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f20:	d0e9      	beq.n	8003ef6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3714      	adds	r7, #20
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	20000000 	.word	0x20000000
 8003f34:	14f8b589 	.word	0x14f8b589

08003f38 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f4e:	d11b      	bne.n	8003f88 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f58:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f74:	f043 0204 	orr.w	r2, r3, #4
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e000      	b.n	8003f8a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	370c      	adds	r7, #12
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr

08003f96 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8003f96:	b480      	push	{r7}
 8003f98:	b083      	sub	sp, #12
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003fa6:	d103      	bne.n	8003fb0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8003fae:	e007      	b.n	8003fc0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003fb8:	d102      	bne.n	8003fc0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2208      	movs	r2, #8
 8003fbe:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fce:	b08f      	sub	sp, #60	; 0x3c
 8003fd0:	af0a      	add	r7, sp, #40	; 0x28
 8003fd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e10f      	b.n	80041fe <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d106      	bne.n	8003ffe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f005 f9ab 	bl	8009354 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2203      	movs	r2, #3
 8004002:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800400a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800400e:	2b00      	cmp	r3, #0
 8004010:	d102      	bne.n	8004018 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4618      	mov	r0, r3
 800401e:	f002 f920 	bl	8006262 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	603b      	str	r3, [r7, #0]
 8004028:	687e      	ldr	r6, [r7, #4]
 800402a:	466d      	mov	r5, sp
 800402c:	f106 0410 	add.w	r4, r6, #16
 8004030:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004032:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004034:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004036:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004038:	e894 0003 	ldmia.w	r4, {r0, r1}
 800403c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004040:	1d33      	adds	r3, r6, #4
 8004042:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004044:	6838      	ldr	r0, [r7, #0]
 8004046:	f001 fff7 	bl	8006038 <USB_CoreInit>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d005      	beq.n	800405c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e0d0      	b.n	80041fe <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2100      	movs	r1, #0
 8004062:	4618      	mov	r0, r3
 8004064:	f002 f90e 	bl	8006284 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004068:	2300      	movs	r3, #0
 800406a:	73fb      	strb	r3, [r7, #15]
 800406c:	e04a      	b.n	8004104 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800406e:	7bfa      	ldrb	r2, [r7, #15]
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	4613      	mov	r3, r2
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	333d      	adds	r3, #61	; 0x3d
 800407e:	2201      	movs	r2, #1
 8004080:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004082:	7bfa      	ldrb	r2, [r7, #15]
 8004084:	6879      	ldr	r1, [r7, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	440b      	add	r3, r1
 8004090:	333c      	adds	r3, #60	; 0x3c
 8004092:	7bfa      	ldrb	r2, [r7, #15]
 8004094:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004096:	7bfa      	ldrb	r2, [r7, #15]
 8004098:	7bfb      	ldrb	r3, [r7, #15]
 800409a:	b298      	uxth	r0, r3
 800409c:	6879      	ldr	r1, [r7, #4]
 800409e:	4613      	mov	r3, r2
 80040a0:	00db      	lsls	r3, r3, #3
 80040a2:	1a9b      	subs	r3, r3, r2
 80040a4:	009b      	lsls	r3, r3, #2
 80040a6:	440b      	add	r3, r1
 80040a8:	3342      	adds	r3, #66	; 0x42
 80040aa:	4602      	mov	r2, r0
 80040ac:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80040ae:	7bfa      	ldrb	r2, [r7, #15]
 80040b0:	6879      	ldr	r1, [r7, #4]
 80040b2:	4613      	mov	r3, r2
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	1a9b      	subs	r3, r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	440b      	add	r3, r1
 80040bc:	333f      	adds	r3, #63	; 0x3f
 80040be:	2200      	movs	r2, #0
 80040c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80040c2:	7bfa      	ldrb	r2, [r7, #15]
 80040c4:	6879      	ldr	r1, [r7, #4]
 80040c6:	4613      	mov	r3, r2
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	1a9b      	subs	r3, r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	440b      	add	r3, r1
 80040d0:	3344      	adds	r3, #68	; 0x44
 80040d2:	2200      	movs	r2, #0
 80040d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80040d6:	7bfa      	ldrb	r2, [r7, #15]
 80040d8:	6879      	ldr	r1, [r7, #4]
 80040da:	4613      	mov	r3, r2
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	1a9b      	subs	r3, r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	3348      	adds	r3, #72	; 0x48
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80040ea:	7bfa      	ldrb	r2, [r7, #15]
 80040ec:	6879      	ldr	r1, [r7, #4]
 80040ee:	4613      	mov	r3, r2
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	1a9b      	subs	r3, r3, r2
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	440b      	add	r3, r1
 80040f8:	3350      	adds	r3, #80	; 0x50
 80040fa:	2200      	movs	r2, #0
 80040fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040fe:	7bfb      	ldrb	r3, [r7, #15]
 8004100:	3301      	adds	r3, #1
 8004102:	73fb      	strb	r3, [r7, #15]
 8004104:	7bfa      	ldrb	r2, [r7, #15]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	429a      	cmp	r2, r3
 800410c:	d3af      	bcc.n	800406e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800410e:	2300      	movs	r3, #0
 8004110:	73fb      	strb	r3, [r7, #15]
 8004112:	e044      	b.n	800419e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004114:	7bfa      	ldrb	r2, [r7, #15]
 8004116:	6879      	ldr	r1, [r7, #4]
 8004118:	4613      	mov	r3, r2
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	1a9b      	subs	r3, r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	440b      	add	r3, r1
 8004122:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8004126:	2200      	movs	r2, #0
 8004128:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800412a:	7bfa      	ldrb	r2, [r7, #15]
 800412c:	6879      	ldr	r1, [r7, #4]
 800412e:	4613      	mov	r3, r2
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	1a9b      	subs	r3, r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	440b      	add	r3, r1
 8004138:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800413c:	7bfa      	ldrb	r2, [r7, #15]
 800413e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004140:	7bfa      	ldrb	r2, [r7, #15]
 8004142:	6879      	ldr	r1, [r7, #4]
 8004144:	4613      	mov	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004152:	2200      	movs	r2, #0
 8004154:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004156:	7bfa      	ldrb	r2, [r7, #15]
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	4613      	mov	r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004168:	2200      	movs	r2, #0
 800416a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800416c:	7bfa      	ldrb	r2, [r7, #15]
 800416e:	6879      	ldr	r1, [r7, #4]
 8004170:	4613      	mov	r3, r2
 8004172:	00db      	lsls	r3, r3, #3
 8004174:	1a9b      	subs	r3, r3, r2
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	440b      	add	r3, r1
 800417a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800417e:	2200      	movs	r2, #0
 8004180:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004182:	7bfa      	ldrb	r2, [r7, #15]
 8004184:	6879      	ldr	r1, [r7, #4]
 8004186:	4613      	mov	r3, r2
 8004188:	00db      	lsls	r3, r3, #3
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	009b      	lsls	r3, r3, #2
 800418e:	440b      	add	r3, r1
 8004190:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004194:	2200      	movs	r2, #0
 8004196:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004198:	7bfb      	ldrb	r3, [r7, #15]
 800419a:	3301      	adds	r3, #1
 800419c:	73fb      	strb	r3, [r7, #15]
 800419e:	7bfa      	ldrb	r2, [r7, #15]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d3b5      	bcc.n	8004114 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	603b      	str	r3, [r7, #0]
 80041ae:	687e      	ldr	r6, [r7, #4]
 80041b0:	466d      	mov	r5, sp
 80041b2:	f106 0410 	add.w	r4, r6, #16
 80041b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80041bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80041be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80041c2:	e885 0003 	stmia.w	r5, {r0, r1}
 80041c6:	1d33      	adds	r3, r6, #4
 80041c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041ca:	6838      	ldr	r0, [r7, #0]
 80041cc:	f002 f884 	bl	80062d8 <USB_DevInit>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d005      	beq.n	80041e2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2202      	movs	r2, #2
 80041da:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e00d      	b.n	80041fe <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f003 f8cc 	bl	8007394 <USB_DevDisconnect>

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3714      	adds	r7, #20
 8004202:	46bd      	mov	sp, r7
 8004204:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004206 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b084      	sub	sp, #16
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_PCD_Start+0x1c>
 800421e:	2302      	movs	r3, #2
 8004220:	e020      	b.n	8004264 <HAL_PCD_Start+0x5e>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422e:	2b01      	cmp	r3, #1
 8004230:	d109      	bne.n	8004246 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004236:	2b01      	cmp	r3, #1
 8004238:	d005      	beq.n	8004246 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f001 fff8 	bl	8006240 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4618      	mov	r0, r3
 8004256:	f003 f87c 	bl	8007352 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800426c:	b590      	push	{r4, r7, lr}
 800426e:	b08d      	sub	sp, #52	; 0x34
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f003 f93a 	bl	80074fc <USB_GetMode>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	f040 839d 	bne.w	80049ca <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f003 f89e 	bl	80073d6 <USB_ReadInterrupts>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 8393 	beq.w	80049c8 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4618      	mov	r0, r3
 80042a8:	f003 f895 	bl	80073d6 <USB_ReadInterrupts>
 80042ac:	4603      	mov	r3, r0
 80042ae:	f003 0302 	and.w	r3, r3, #2
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d107      	bne.n	80042c6 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	695a      	ldr	r2, [r3, #20]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f002 0202 	and.w	r2, r2, #2
 80042c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f003 f883 	bl	80073d6 <USB_ReadInterrupts>
 80042d0:	4603      	mov	r3, r0
 80042d2:	f003 0310 	and.w	r3, r3, #16
 80042d6:	2b10      	cmp	r3, #16
 80042d8:	d161      	bne.n	800439e <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	699a      	ldr	r2, [r3, #24]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f022 0210 	bic.w	r2, r2, #16
 80042e8:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	f003 020f 	and.w	r2, r3, #15
 80042f6:	4613      	mov	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	4413      	add	r3, r2
 8004306:	3304      	adds	r3, #4
 8004308:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	0c5b      	lsrs	r3, r3, #17
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	2b02      	cmp	r3, #2
 8004314:	d124      	bne.n	8004360 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004316:	69ba      	ldr	r2, [r7, #24]
 8004318:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800431c:	4013      	ands	r3, r2
 800431e:	2b00      	cmp	r3, #0
 8004320:	d035      	beq.n	800438e <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	091b      	lsrs	r3, r3, #4
 800432a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800432c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004330:	b29b      	uxth	r3, r3
 8004332:	461a      	mov	r2, r3
 8004334:	6a38      	ldr	r0, [r7, #32]
 8004336:	f002 fee9 	bl	800710c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	68da      	ldr	r2, [r3, #12]
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	091b      	lsrs	r3, r3, #4
 8004342:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004346:	441a      	add	r2, r3
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	699a      	ldr	r2, [r3, #24]
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	091b      	lsrs	r3, r3, #4
 8004354:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004358:	441a      	add	r2, r3
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	619a      	str	r2, [r3, #24]
 800435e:	e016      	b.n	800438e <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	0c5b      	lsrs	r3, r3, #17
 8004364:	f003 030f 	and.w	r3, r3, #15
 8004368:	2b06      	cmp	r3, #6
 800436a:	d110      	bne.n	800438e <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004372:	2208      	movs	r2, #8
 8004374:	4619      	mov	r1, r3
 8004376:	6a38      	ldr	r0, [r7, #32]
 8004378:	f002 fec8 	bl	800710c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	699a      	ldr	r2, [r3, #24]
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	091b      	lsrs	r3, r3, #4
 8004384:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004388:	441a      	add	r2, r3
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	699a      	ldr	r2, [r3, #24]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f042 0210 	orr.w	r2, r2, #16
 800439c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f003 f817 	bl	80073d6 <USB_ReadInterrupts>
 80043a8:	4603      	mov	r3, r0
 80043aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043ae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80043b2:	d16e      	bne.n	8004492 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f003 f81d 	bl	80073fc <USB_ReadDevAllOutEpInterrupt>
 80043c2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80043c4:	e062      	b.n	800448c <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80043c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d057      	beq.n	8004480 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043d6:	b2d2      	uxtb	r2, r2
 80043d8:	4611      	mov	r1, r2
 80043da:	4618      	mov	r0, r3
 80043dc:	f003 f842 	bl	8007464 <USB_ReadDevOutEPInterrupt>
 80043e0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00c      	beq.n	8004406 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80043ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ee:	015a      	lsls	r2, r3, #5
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	4413      	add	r3, r2
 80043f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043f8:	461a      	mov	r2, r3
 80043fa:	2301      	movs	r3, #1
 80043fc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80043fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f000 fdb1 	bl	8004f68 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f003 0308 	and.w	r3, r3, #8
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00c      	beq.n	800442a <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004412:	015a      	lsls	r2, r3, #5
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	4413      	add	r3, r2
 8004418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800441c:	461a      	mov	r2, r3
 800441e:	2308      	movs	r3, #8
 8004420:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004422:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 feab 	bl	8005180 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	f003 0310 	and.w	r3, r3, #16
 8004430:	2b00      	cmp	r3, #0
 8004432:	d008      	beq.n	8004446 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004436:	015a      	lsls	r2, r3, #5
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	4413      	add	r3, r2
 800443c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004440:	461a      	mov	r2, r3
 8004442:	2310      	movs	r3, #16
 8004444:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	f003 0320 	and.w	r3, r3, #32
 800444c:	2b00      	cmp	r3, #0
 800444e:	d008      	beq.n	8004462 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004452:	015a      	lsls	r2, r3, #5
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	4413      	add	r3, r2
 8004458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800445c:	461a      	mov	r2, r3
 800445e:	2320      	movs	r3, #32
 8004460:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d009      	beq.n	8004480 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	015a      	lsls	r2, r3, #5
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	4413      	add	r3, r2
 8004474:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004478:	461a      	mov	r2, r3
 800447a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800447e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	3301      	adds	r3, #1
 8004484:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004488:	085b      	lsrs	r3, r3, #1
 800448a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800448c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800448e:	2b00      	cmp	r3, #0
 8004490:	d199      	bne.n	80043c6 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4618      	mov	r0, r3
 8004498:	f002 ff9d 	bl	80073d6 <USB_ReadInterrupts>
 800449c:	4603      	mov	r3, r0
 800449e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044a6:	f040 80c0 	bne.w	800462a <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f002 ffbe 	bl	8007430 <USB_ReadDevAllInEpInterrupt>
 80044b4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80044b6:	2300      	movs	r3, #0
 80044b8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80044ba:	e0b2      	b.n	8004622 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80044bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 80a7 	beq.w	8004616 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	4611      	mov	r1, r2
 80044d2:	4618      	mov	r0, r3
 80044d4:	f002 ffe4 	bl	80074a0 <USB_ReadDevInEPInterrupt>
 80044d8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d057      	beq.n	8004594 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80044e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	2201      	movs	r2, #1
 80044ec:	fa02 f303 	lsl.w	r3, r2, r3
 80044f0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	43db      	mvns	r3, r3
 80044fe:	69f9      	ldr	r1, [r7, #28]
 8004500:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004504:	4013      	ands	r3, r2
 8004506:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450a:	015a      	lsls	r2, r3, #5
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	4413      	add	r3, r2
 8004510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004514:	461a      	mov	r2, r3
 8004516:	2301      	movs	r3, #1
 8004518:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d132      	bne.n	8004588 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004522:	6879      	ldr	r1, [r7, #4]
 8004524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004526:	4613      	mov	r3, r2
 8004528:	00db      	lsls	r3, r3, #3
 800452a:	1a9b      	subs	r3, r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	440b      	add	r3, r1
 8004530:	3348      	adds	r3, #72	; 0x48
 8004532:	6819      	ldr	r1, [r3, #0]
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004538:	4613      	mov	r3, r2
 800453a:	00db      	lsls	r3, r3, #3
 800453c:	1a9b      	subs	r3, r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4403      	add	r3, r0
 8004542:	3344      	adds	r3, #68	; 0x44
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4419      	add	r1, r3
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800454c:	4613      	mov	r3, r2
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	1a9b      	subs	r3, r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	4403      	add	r3, r0
 8004556:	3348      	adds	r3, #72	; 0x48
 8004558:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	2b00      	cmp	r3, #0
 800455e:	d113      	bne.n	8004588 <HAL_PCD_IRQHandler+0x31c>
 8004560:	6879      	ldr	r1, [r7, #4]
 8004562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004564:	4613      	mov	r3, r2
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	1a9b      	subs	r3, r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	440b      	add	r3, r1
 800456e:	3350      	adds	r3, #80	; 0x50
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d108      	bne.n	8004588 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6818      	ldr	r0, [r3, #0]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004580:	461a      	mov	r2, r3
 8004582:	2101      	movs	r1, #1
 8004584:	f002 ffec 	bl	8007560 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458a:	b2db      	uxtb	r3, r3
 800458c:	4619      	mov	r1, r3
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f004 ff61 	bl	8009456 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	f003 0308 	and.w	r3, r3, #8
 800459a:	2b00      	cmp	r3, #0
 800459c:	d008      	beq.n	80045b0 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800459e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a0:	015a      	lsls	r2, r3, #5
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	4413      	add	r3, r2
 80045a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045aa:	461a      	mov	r2, r3
 80045ac:	2308      	movs	r3, #8
 80045ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f003 0310 	and.w	r3, r3, #16
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d008      	beq.n	80045cc <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80045ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	69fb      	ldr	r3, [r7, #28]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045c6:	461a      	mov	r2, r3
 80045c8:	2310      	movs	r3, #16
 80045ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d008      	beq.n	80045e8 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80045d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d8:	015a      	lsls	r2, r3, #5
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	4413      	add	r3, r2
 80045de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045e2:	461a      	mov	r2, r3
 80045e4:	2340      	movs	r3, #64	; 0x40
 80045e6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	f003 0302 	and.w	r3, r3, #2
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d008      	beq.n	8004604 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80045f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f4:	015a      	lsls	r2, r3, #5
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	4413      	add	r3, r2
 80045fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045fe:	461a      	mov	r2, r3
 8004600:	2302      	movs	r3, #2
 8004602:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800460a:	2b00      	cmp	r3, #0
 800460c:	d003      	beq.n	8004616 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800460e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 fc1b 	bl	8004e4c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004618:	3301      	adds	r3, #1
 800461a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800461c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800461e:	085b      	lsrs	r3, r3, #1
 8004620:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004624:	2b00      	cmp	r3, #0
 8004626:	f47f af49 	bne.w	80044bc <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4618      	mov	r0, r3
 8004630:	f002 fed1 	bl	80073d6 <USB_ReadInterrupts>
 8004634:	4603      	mov	r3, r0
 8004636:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800463a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800463e:	d122      	bne.n	8004686 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800464e:	f023 0301 	bic.w	r3, r3, #1
 8004652:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800465a:	2b01      	cmp	r3, #1
 800465c:	d108      	bne.n	8004670 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004666:	2100      	movs	r1, #0
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f000 fe27 	bl	80052bc <HAL_PCDEx_LPM_Callback>
 800466e:	e002      	b.n	8004676 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f004 ff5d 	bl	8009530 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	695a      	ldr	r2, [r3, #20]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004684:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f002 fea3 	bl	80073d6 <USB_ReadInterrupts>
 8004690:	4603      	mov	r3, r0
 8004692:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004696:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800469a:	d112      	bne.n	80046c2 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 0301 	and.w	r3, r3, #1
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d102      	bne.n	80046b2 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f004 ff19 	bl	80094e4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	695a      	ldr	r2, [r3, #20]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80046c0:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f002 fe85 	bl	80073d6 <USB_ReadInterrupts>
 80046cc:	4603      	mov	r3, r0
 80046ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046d6:	f040 80c7 	bne.w	8004868 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	69fa      	ldr	r2, [r7, #28]
 80046e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046e8:	f023 0301 	bic.w	r3, r3, #1
 80046ec:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2110      	movs	r1, #16
 80046f4:	4618      	mov	r0, r3
 80046f6:	f001 ff53 	bl	80065a0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046fa:	2300      	movs	r3, #0
 80046fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046fe:	e056      	b.n	80047ae <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004702:	015a      	lsls	r2, r3, #5
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	4413      	add	r3, r2
 8004708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800470c:	461a      	mov	r2, r3
 800470e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004712:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004724:	0151      	lsls	r1, r2, #5
 8004726:	69fa      	ldr	r2, [r7, #28]
 8004728:	440a      	add	r2, r1
 800472a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800472e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004732:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004736:	015a      	lsls	r2, r3, #5
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	4413      	add	r3, r2
 800473c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004744:	0151      	lsls	r1, r2, #5
 8004746:	69fa      	ldr	r2, [r7, #28]
 8004748:	440a      	add	r2, r1
 800474a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800474e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004752:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004756:	015a      	lsls	r2, r3, #5
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	4413      	add	r3, r2
 800475c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004760:	461a      	mov	r2, r3
 8004762:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004766:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800476a:	015a      	lsls	r2, r3, #5
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	4413      	add	r3, r2
 8004770:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004778:	0151      	lsls	r1, r2, #5
 800477a:	69fa      	ldr	r2, [r7, #28]
 800477c:	440a      	add	r2, r1
 800477e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004782:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004786:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800478a:	015a      	lsls	r2, r3, #5
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	4413      	add	r3, r2
 8004790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004798:	0151      	lsls	r1, r2, #5
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	440a      	add	r2, r1
 800479e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80047a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80047a6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047aa:	3301      	adds	r3, #1
 80047ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d3a3      	bcc.n	8004700 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	69fa      	ldr	r2, [r7, #28]
 80047c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047c6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80047ca:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d016      	beq.n	8004802 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047de:	69fa      	ldr	r2, [r7, #28]
 80047e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047e4:	f043 030b 	orr.w	r3, r3, #11
 80047e8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047f4:	69fa      	ldr	r2, [r7, #28]
 80047f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047fa:	f043 030b 	orr.w	r3, r3, #11
 80047fe:	6453      	str	r3, [r2, #68]	; 0x44
 8004800:	e015      	b.n	800482e <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	69fa      	ldr	r2, [r7, #28]
 800480c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004810:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004814:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004818:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	69fa      	ldr	r2, [r7, #28]
 8004824:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004828:	f043 030b 	orr.w	r3, r3, #11
 800482c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	69fa      	ldr	r2, [r7, #28]
 8004838:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800483c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004840:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6818      	ldr	r0, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004852:	461a      	mov	r2, r3
 8004854:	f002 fe84 	bl	8007560 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	695a      	ldr	r2, [r3, #20]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004866:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4618      	mov	r0, r3
 800486e:	f002 fdb2 	bl	80073d6 <USB_ReadInterrupts>
 8004872:	4603      	mov	r3, r0
 8004874:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800487c:	d124      	bne.n	80048c8 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4618      	mov	r0, r3
 8004884:	f002 fe48 	bl	8007518 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4618      	mov	r0, r3
 800488e:	f001 fee8 	bl	8006662 <USB_GetDevSpeed>
 8004892:	4603      	mov	r3, r0
 8004894:	461a      	mov	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681c      	ldr	r4, [r3, #0]
 800489e:	f001 f947 	bl	8005b30 <HAL_RCC_GetHCLKFreq>
 80048a2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	461a      	mov	r2, r3
 80048ac:	4620      	mov	r0, r4
 80048ae:	f001 fc25 	bl	80060fc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f004 fdf7 	bl	80094a6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	695a      	ldr	r2, [r3, #20]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80048c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f002 fd82 	bl	80073d6 <USB_ReadInterrupts>
 80048d2:	4603      	mov	r3, r0
 80048d4:	f003 0308 	and.w	r3, r3, #8
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d10a      	bne.n	80048f2 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f004 fdd4 	bl	800948a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	695a      	ldr	r2, [r3, #20]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f002 0208 	and.w	r2, r2, #8
 80048f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f002 fd6d 	bl	80073d6 <USB_ReadInterrupts>
 80048fc:	4603      	mov	r3, r0
 80048fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004902:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004906:	d10f      	bne.n	8004928 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800490c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490e:	b2db      	uxtb	r3, r3
 8004910:	4619      	mov	r1, r3
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f004 fe2c 	bl	8009570 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	695a      	ldr	r2, [r3, #20]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004926:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4618      	mov	r0, r3
 800492e:	f002 fd52 	bl	80073d6 <USB_ReadInterrupts>
 8004932:	4603      	mov	r3, r0
 8004934:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004938:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800493c:	d10f      	bne.n	800495e <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800493e:	2300      	movs	r3, #0
 8004940:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004944:	b2db      	uxtb	r3, r3
 8004946:	4619      	mov	r1, r3
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f004 fdff 	bl	800954c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	695a      	ldr	r2, [r3, #20]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800495c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f002 fd37 	bl	80073d6 <USB_ReadInterrupts>
 8004968:	4603      	mov	r3, r0
 800496a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800496e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004972:	d10a      	bne.n	800498a <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f004 fe0d 	bl	8009594 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	695a      	ldr	r2, [r3, #20]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004988:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4618      	mov	r0, r3
 8004990:	f002 fd21 	bl	80073d6 <USB_ReadInterrupts>
 8004994:	4603      	mov	r3, r0
 8004996:	f003 0304 	and.w	r3, r3, #4
 800499a:	2b04      	cmp	r3, #4
 800499c:	d115      	bne.n	80049ca <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	f003 0304 	and.w	r3, r3, #4
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d002      	beq.n	80049b6 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80049b0:	6878      	ldr	r0, [r7, #4]
 80049b2:	f004 fdfd 	bl	80095b0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6859      	ldr	r1, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	69ba      	ldr	r2, [r7, #24]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	605a      	str	r2, [r3, #4]
 80049c6:	e000      	b.n	80049ca <HAL_PCD_IRQHandler+0x75e>
      return;
 80049c8:	bf00      	nop
    }
  }
}
 80049ca:	3734      	adds	r7, #52	; 0x34
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd90      	pop	{r4, r7, pc}

080049d0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d101      	bne.n	80049ea <HAL_PCD_SetAddress+0x1a>
 80049e6:	2302      	movs	r3, #2
 80049e8:	e013      	b.n	8004a12 <HAL_PCD_SetAddress+0x42>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	78fa      	ldrb	r2, [r7, #3]
 80049f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	78fa      	ldrb	r2, [r7, #3]
 8004a00:	4611      	mov	r1, r2
 8004a02:	4618      	mov	r0, r3
 8004a04:	f002 fc7f 	bl	8007306 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3708      	adds	r7, #8
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004a1a:	b580      	push	{r7, lr}
 8004a1c:	b084      	sub	sp, #16
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
 8004a22:	4608      	mov	r0, r1
 8004a24:	4611      	mov	r1, r2
 8004a26:	461a      	mov	r2, r3
 8004a28:	4603      	mov	r3, r0
 8004a2a:	70fb      	strb	r3, [r7, #3]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	803b      	strh	r3, [r7, #0]
 8004a30:	4613      	mov	r3, r2
 8004a32:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004a38:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	da0f      	bge.n	8004a60 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a40:	78fb      	ldrb	r3, [r7, #3]
 8004a42:	f003 020f 	and.w	r2, r3, #15
 8004a46:	4613      	mov	r3, r2
 8004a48:	00db      	lsls	r3, r3, #3
 8004a4a:	1a9b      	subs	r3, r3, r2
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	3338      	adds	r3, #56	; 0x38
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	4413      	add	r3, r2
 8004a54:	3304      	adds	r3, #4
 8004a56:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	705a      	strb	r2, [r3, #1]
 8004a5e:	e00f      	b.n	8004a80 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a60:	78fb      	ldrb	r3, [r7, #3]
 8004a62:	f003 020f 	and.w	r2, r3, #15
 8004a66:	4613      	mov	r3, r2
 8004a68:	00db      	lsls	r3, r3, #3
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a72:	687a      	ldr	r2, [r7, #4]
 8004a74:	4413      	add	r3, r2
 8004a76:	3304      	adds	r3, #4
 8004a78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	f003 030f 	and.w	r3, r3, #15
 8004a86:	b2da      	uxtb	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004a8c:	883a      	ldrh	r2, [r7, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	78ba      	ldrb	r2, [r7, #2]
 8004a96:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	785b      	ldrb	r3, [r3, #1]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d004      	beq.n	8004aaa <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004aaa:	78bb      	ldrb	r3, [r7, #2]
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d102      	bne.n	8004ab6 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d101      	bne.n	8004ac4 <HAL_PCD_EP_Open+0xaa>
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	e00e      	b.n	8004ae2 <HAL_PCD_EP_Open+0xc8>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68f9      	ldr	r1, [r7, #12]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f001 fdea 	bl	80066ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004ae0:	7afb      	ldrb	r3, [r7, #11]
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b084      	sub	sp, #16
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
 8004af2:	460b      	mov	r3, r1
 8004af4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004af6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	da0f      	bge.n	8004b1e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004afe:	78fb      	ldrb	r3, [r7, #3]
 8004b00:	f003 020f 	and.w	r2, r3, #15
 8004b04:	4613      	mov	r3, r2
 8004b06:	00db      	lsls	r3, r3, #3
 8004b08:	1a9b      	subs	r3, r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	3338      	adds	r3, #56	; 0x38
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	4413      	add	r3, r2
 8004b12:	3304      	adds	r3, #4
 8004b14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	705a      	strb	r2, [r3, #1]
 8004b1c:	e00f      	b.n	8004b3e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b1e:	78fb      	ldrb	r3, [r7, #3]
 8004b20:	f003 020f 	and.w	r2, r3, #15
 8004b24:	4613      	mov	r3, r2
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	1a9b      	subs	r3, r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	4413      	add	r3, r2
 8004b34:	3304      	adds	r3, #4
 8004b36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004b3e:	78fb      	ldrb	r3, [r7, #3]
 8004b40:	f003 030f 	and.w	r3, r3, #15
 8004b44:	b2da      	uxtb	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d101      	bne.n	8004b58 <HAL_PCD_EP_Close+0x6e>
 8004b54:	2302      	movs	r3, #2
 8004b56:	e00e      	b.n	8004b76 <HAL_PCD_EP_Close+0x8c>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	68f9      	ldr	r1, [r7, #12]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f001 fe28 	bl	80067bc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3710      	adds	r7, #16
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b086      	sub	sp, #24
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	60f8      	str	r0, [r7, #12]
 8004b86:	607a      	str	r2, [r7, #4]
 8004b88:	603b      	str	r3, [r7, #0]
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b8e:	7afb      	ldrb	r3, [r7, #11]
 8004b90:	f003 020f 	and.w	r2, r3, #15
 8004b94:	4613      	mov	r3, r2
 8004b96:	00db      	lsls	r3, r3, #3
 8004b98:	1a9b      	subs	r3, r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	3304      	adds	r3, #4
 8004ba6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	683a      	ldr	r2, [r7, #0]
 8004bb2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bc0:	7afb      	ldrb	r3, [r7, #11]
 8004bc2:	f003 030f 	and.w	r3, r3, #15
 8004bc6:	b2da      	uxtb	r2, r3
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	691b      	ldr	r3, [r3, #16]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d102      	bne.n	8004bda <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004bda:	7afb      	ldrb	r3, [r7, #11]
 8004bdc:	f003 030f 	and.w	r3, r3, #15
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d109      	bne.n	8004bf8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6818      	ldr	r0, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	461a      	mov	r2, r3
 8004bf0:	6979      	ldr	r1, [r7, #20]
 8004bf2:	f002 f903 	bl	8006dfc <USB_EP0StartXfer>
 8004bf6:	e008      	b.n	8004c0a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6818      	ldr	r0, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	691b      	ldr	r3, [r3, #16]
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	461a      	mov	r2, r3
 8004c04:	6979      	ldr	r1, [r7, #20]
 8004c06:	f001 feb5 	bl	8006974 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004c20:	78fb      	ldrb	r3, [r7, #3]
 8004c22:	f003 020f 	and.w	r2, r3, #15
 8004c26:	6879      	ldr	r1, [r7, #4]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	440b      	add	r3, r1
 8004c32:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004c36:	681b      	ldr	r3, [r3, #0]
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b086      	sub	sp, #24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	607a      	str	r2, [r7, #4]
 8004c4e:	603b      	str	r3, [r7, #0]
 8004c50:	460b      	mov	r3, r1
 8004c52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c54:	7afb      	ldrb	r3, [r7, #11]
 8004c56:	f003 020f 	and.w	r2, r3, #15
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	00db      	lsls	r3, r3, #3
 8004c5e:	1a9b      	subs	r3, r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	3338      	adds	r3, #56	; 0x38
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	4413      	add	r3, r2
 8004c68:	3304      	adds	r3, #4
 8004c6a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	683a      	ldr	r2, [r7, #0]
 8004c76:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2201      	movs	r2, #1
 8004c82:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c84:	7afb      	ldrb	r3, [r7, #11]
 8004c86:	f003 030f 	and.w	r3, r3, #15
 8004c8a:	b2da      	uxtb	r2, r3
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d102      	bne.n	8004c9e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c9e:	7afb      	ldrb	r3, [r7, #11]
 8004ca0:	f003 030f 	and.w	r3, r3, #15
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d109      	bne.n	8004cbc <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	b2db      	uxtb	r3, r3
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	6979      	ldr	r1, [r7, #20]
 8004cb6:	f002 f8a1 	bl	8006dfc <USB_EP0StartXfer>
 8004cba:	e008      	b.n	8004cce <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	6979      	ldr	r1, [r7, #20]
 8004cca:	f001 fe53 	bl	8006974 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3718      	adds	r7, #24
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004ce4:	78fb      	ldrb	r3, [r7, #3]
 8004ce6:	f003 020f 	and.w	r2, r3, #15
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d901      	bls.n	8004cf6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e050      	b.n	8004d98 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004cf6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	da0f      	bge.n	8004d1e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cfe:	78fb      	ldrb	r3, [r7, #3]
 8004d00:	f003 020f 	and.w	r2, r3, #15
 8004d04:	4613      	mov	r3, r2
 8004d06:	00db      	lsls	r3, r3, #3
 8004d08:	1a9b      	subs	r3, r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	3338      	adds	r3, #56	; 0x38
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	4413      	add	r3, r2
 8004d12:	3304      	adds	r3, #4
 8004d14:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	705a      	strb	r2, [r3, #1]
 8004d1c:	e00d      	b.n	8004d3a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004d1e:	78fa      	ldrb	r2, [r7, #3]
 8004d20:	4613      	mov	r3, r2
 8004d22:	00db      	lsls	r3, r3, #3
 8004d24:	1a9b      	subs	r3, r3, r2
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	4413      	add	r3, r2
 8004d30:	3304      	adds	r3, #4
 8004d32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d40:	78fb      	ldrb	r3, [r7, #3]
 8004d42:	f003 030f 	and.w	r3, r3, #15
 8004d46:	b2da      	uxtb	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d101      	bne.n	8004d5a <HAL_PCD_EP_SetStall+0x82>
 8004d56:	2302      	movs	r3, #2
 8004d58:	e01e      	b.n	8004d98 <HAL_PCD_EP_SetStall+0xc0>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68f9      	ldr	r1, [r7, #12]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f002 f9f8 	bl	800715e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d6e:	78fb      	ldrb	r3, [r7, #3]
 8004d70:	f003 030f 	and.w	r3, r3, #15
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d10a      	bne.n	8004d8e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6818      	ldr	r0, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	691b      	ldr	r3, [r3, #16]
 8004d80:	b2d9      	uxtb	r1, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004d88:	461a      	mov	r2, r3
 8004d8a:	f002 fbe9 	bl	8007560 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	460b      	mov	r3, r1
 8004daa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004dac:	78fb      	ldrb	r3, [r7, #3]
 8004dae:	f003 020f 	and.w	r2, r3, #15
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d901      	bls.n	8004dbe <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e042      	b.n	8004e44 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004dbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	da0f      	bge.n	8004de6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dc6:	78fb      	ldrb	r3, [r7, #3]
 8004dc8:	f003 020f 	and.w	r2, r3, #15
 8004dcc:	4613      	mov	r3, r2
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	1a9b      	subs	r3, r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	3338      	adds	r3, #56	; 0x38
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	4413      	add	r3, r2
 8004dda:	3304      	adds	r3, #4
 8004ddc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2201      	movs	r2, #1
 8004de2:	705a      	strb	r2, [r3, #1]
 8004de4:	e00f      	b.n	8004e06 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004de6:	78fb      	ldrb	r3, [r7, #3]
 8004de8:	f003 020f 	and.w	r2, r3, #15
 8004dec:	4613      	mov	r3, r2
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	1a9b      	subs	r3, r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	3304      	adds	r3, #4
 8004dfe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2200      	movs	r2, #0
 8004e04:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e0c:	78fb      	ldrb	r3, [r7, #3]
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	b2da      	uxtb	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d101      	bne.n	8004e26 <HAL_PCD_EP_ClrStall+0x86>
 8004e22:	2302      	movs	r3, #2
 8004e24:	e00e      	b.n	8004e44 <HAL_PCD_EP_ClrStall+0xa4>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68f9      	ldr	r1, [r7, #12]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f002 fa00 	bl	800723a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b08a      	sub	sp, #40	; 0x28
 8004e50:	af02      	add	r7, sp, #8
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	4613      	mov	r3, r2
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	3338      	adds	r3, #56	; 0x38
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	4413      	add	r3, r2
 8004e70:	3304      	adds	r3, #4
 8004e72:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	699a      	ldr	r2, [r3, #24]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	695b      	ldr	r3, [r3, #20]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d901      	bls.n	8004e84 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e06c      	b.n	8004f5e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	695a      	ldr	r2, [r3, #20]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	69fa      	ldr	r2, [r7, #28]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d902      	bls.n	8004ea0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	3303      	adds	r3, #3
 8004ea4:	089b      	lsrs	r3, r3, #2
 8004ea6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ea8:	e02b      	b.n	8004f02 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	695a      	ldr	r2, [r3, #20]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	69fa      	ldr	r2, [r7, #28]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d902      	bls.n	8004ec6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	3303      	adds	r3, #3
 8004eca:	089b      	lsrs	r3, r3, #2
 8004ecc:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	68d9      	ldr	r1, [r3, #12]
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	b2da      	uxtb	r2, r3
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	9300      	str	r3, [sp, #0]
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	6978      	ldr	r0, [r7, #20]
 8004ee6:	f002 f8dc 	bl	80070a2 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	441a      	add	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	699a      	ldr	r2, [r3, #24]
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	441a      	add	r2, r3
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	015a      	lsls	r2, r3, #5
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	4413      	add	r3, r2
 8004f0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d809      	bhi.n	8004f2c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	699a      	ldr	r2, [r3, #24]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d203      	bcs.n	8004f2c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1be      	bne.n	8004eaa <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	695a      	ldr	r2, [r3, #20]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d811      	bhi.n	8004f5c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	f003 030f 	and.w	r3, r3, #15
 8004f3e:	2201      	movs	r2, #1
 8004f40:	fa02 f303 	lsl.w	r3, r2, r3
 8004f44:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	43db      	mvns	r3, r3
 8004f52:	6939      	ldr	r1, [r7, #16]
 8004f54:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f58:	4013      	ands	r3, r2
 8004f5a:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3720      	adds	r7, #32
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
	...

08004f68 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b086      	sub	sp, #24
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	333c      	adds	r3, #60	; 0x3c
 8004f80:	3304      	adds	r3, #4
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	015a      	lsls	r2, r3, #5
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	f040 80a0 	bne.w	80050e0 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d015      	beq.n	8004fd6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	4a72      	ldr	r2, [pc, #456]	; (8005178 <PCD_EP_OutXfrComplete_int+0x210>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	f240 80dd 	bls.w	800516e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 80d7 	beq.w	800516e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	015a      	lsls	r2, r3, #5
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	4413      	add	r3, r2
 8004fc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fcc:	461a      	mov	r2, r3
 8004fce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fd2:	6093      	str	r3, [r2, #8]
 8004fd4:	e0cb      	b.n	800516e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f003 0320 	and.w	r3, r3, #32
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d009      	beq.n	8004ff4 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	015a      	lsls	r2, r3, #5
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fec:	461a      	mov	r2, r3
 8004fee:	2320      	movs	r3, #32
 8004ff0:	6093      	str	r3, [r2, #8]
 8004ff2:	e0bc      	b.n	800516e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f040 80b7 	bne.w	800516e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	4a5d      	ldr	r2, [pc, #372]	; (8005178 <PCD_EP_OutXfrComplete_int+0x210>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d90f      	bls.n	8005028 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00a      	beq.n	8005028 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	015a      	lsls	r2, r3, #5
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	4413      	add	r3, r2
 800501a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800501e:	461a      	mov	r2, r3
 8005020:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005024:	6093      	str	r3, [r2, #8]
 8005026:	e0a2      	b.n	800516e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005028:	6879      	ldr	r1, [r7, #4]
 800502a:	683a      	ldr	r2, [r7, #0]
 800502c:	4613      	mov	r3, r2
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	1a9b      	subs	r3, r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	440b      	add	r3, r1
 8005036:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800503a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	0159      	lsls	r1, r3, #5
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	440b      	add	r3, r1
 8005044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800504e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	4613      	mov	r3, r2
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	1a9b      	subs	r3, r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4403      	add	r3, r0
 800505e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005062:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8005064:	6879      	ldr	r1, [r7, #4]
 8005066:	683a      	ldr	r2, [r7, #0]
 8005068:	4613      	mov	r3, r2
 800506a:	00db      	lsls	r3, r3, #3
 800506c:	1a9b      	subs	r3, r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	440b      	add	r3, r1
 8005072:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005076:	6819      	ldr	r1, [r3, #0]
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	683a      	ldr	r2, [r7, #0]
 800507c:	4613      	mov	r3, r2
 800507e:	00db      	lsls	r3, r3, #3
 8005080:	1a9b      	subs	r3, r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	4403      	add	r3, r0
 8005086:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4419      	add	r1, r3
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4403      	add	r3, r0
 800509c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80050a0:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d114      	bne.n	80050d2 <PCD_EP_OutXfrComplete_int+0x16a>
 80050a8:	6879      	ldr	r1, [r7, #4]
 80050aa:	683a      	ldr	r2, [r7, #0]
 80050ac:	4613      	mov	r3, r2
 80050ae:	00db      	lsls	r3, r3, #3
 80050b0:	1a9b      	subs	r3, r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	440b      	add	r3, r1
 80050b6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d108      	bne.n	80050d2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6818      	ldr	r0, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80050ca:	461a      	mov	r2, r3
 80050cc:	2101      	movs	r1, #1
 80050ce:	f002 fa47 	bl	8007560 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	4619      	mov	r1, r3
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f004 f9a1 	bl	8009420 <HAL_PCD_DataOutStageCallback>
 80050de:	e046      	b.n	800516e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	4a26      	ldr	r2, [pc, #152]	; (800517c <PCD_EP_OutXfrComplete_int+0x214>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d124      	bne.n	8005132 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00a      	beq.n	8005108 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	015a      	lsls	r2, r3, #5
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	4413      	add	r3, r2
 80050fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050fe:	461a      	mov	r2, r3
 8005100:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005104:	6093      	str	r3, [r2, #8]
 8005106:	e032      	b.n	800516e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	f003 0320 	and.w	r3, r3, #32
 800510e:	2b00      	cmp	r3, #0
 8005110:	d008      	beq.n	8005124 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	015a      	lsls	r2, r3, #5
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	4413      	add	r3, r2
 800511a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800511e:	461a      	mov	r2, r3
 8005120:	2320      	movs	r3, #32
 8005122:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	b2db      	uxtb	r3, r3
 8005128:	4619      	mov	r1, r3
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f004 f978 	bl	8009420 <HAL_PCD_DataOutStageCallback>
 8005130:	e01d      	b.n	800516e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d114      	bne.n	8005162 <PCD_EP_OutXfrComplete_int+0x1fa>
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	4613      	mov	r3, r2
 800513e:	00db      	lsls	r3, r3, #3
 8005140:	1a9b      	subs	r3, r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	440b      	add	r3, r1
 8005146:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d108      	bne.n	8005162 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6818      	ldr	r0, [r3, #0]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800515a:	461a      	mov	r2, r3
 800515c:	2100      	movs	r1, #0
 800515e:	f002 f9ff 	bl	8007560 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	b2db      	uxtb	r3, r3
 8005166:	4619      	mov	r1, r3
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f004 f959 	bl	8009420 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3718      	adds	r7, #24
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	4f54300a 	.word	0x4f54300a
 800517c:	4f54310a 	.word	0x4f54310a

08005180 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b086      	sub	sp, #24
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	333c      	adds	r3, #60	; 0x3c
 8005198:	3304      	adds	r3, #4
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	015a      	lsls	r2, r3, #5
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	4413      	add	r3, r2
 80051a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	4a15      	ldr	r2, [pc, #84]	; (8005208 <PCD_EP_OutSetupPacket_int+0x88>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d90e      	bls.n	80051d4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d009      	beq.n	80051d4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	015a      	lsls	r2, r3, #5
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	4413      	add	r3, r2
 80051c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051cc:	461a      	mov	r2, r3
 80051ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051d2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f004 f911 	bl	80093fc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	4a0a      	ldr	r2, [pc, #40]	; (8005208 <PCD_EP_OutSetupPacket_int+0x88>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d90c      	bls.n	80051fc <PCD_EP_OutSetupPacket_int+0x7c>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d108      	bne.n	80051fc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6818      	ldr	r0, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80051f4:	461a      	mov	r2, r3
 80051f6:	2101      	movs	r1, #1
 80051f8:	f002 f9b2 	bl	8007560 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3718      	adds	r7, #24
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	4f54300a 	.word	0x4f54300a

0800520c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800520c:	b480      	push	{r7}
 800520e:	b085      	sub	sp, #20
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	460b      	mov	r3, r1
 8005216:	70fb      	strb	r3, [r7, #3]
 8005218:	4613      	mov	r3, r2
 800521a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005222:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005224:	78fb      	ldrb	r3, [r7, #3]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d107      	bne.n	800523a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800522a:	883b      	ldrh	r3, [r7, #0]
 800522c:	0419      	lsls	r1, r3, #16
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	430a      	orrs	r2, r1
 8005236:	629a      	str	r2, [r3, #40]	; 0x28
 8005238:	e028      	b.n	800528c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005240:	0c1b      	lsrs	r3, r3, #16
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	4413      	add	r3, r2
 8005246:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005248:	2300      	movs	r3, #0
 800524a:	73fb      	strb	r3, [r7, #15]
 800524c:	e00d      	b.n	800526a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	7bfb      	ldrb	r3, [r7, #15]
 8005254:	3340      	adds	r3, #64	; 0x40
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	4413      	add	r3, r2
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	0c1b      	lsrs	r3, r3, #16
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	4413      	add	r3, r2
 8005262:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005264:	7bfb      	ldrb	r3, [r7, #15]
 8005266:	3301      	adds	r3, #1
 8005268:	73fb      	strb	r3, [r7, #15]
 800526a:	7bfa      	ldrb	r2, [r7, #15]
 800526c:	78fb      	ldrb	r3, [r7, #3]
 800526e:	3b01      	subs	r3, #1
 8005270:	429a      	cmp	r2, r3
 8005272:	d3ec      	bcc.n	800524e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005274:	883b      	ldrh	r3, [r7, #0]
 8005276:	0418      	lsls	r0, r3, #16
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6819      	ldr	r1, [r3, #0]
 800527c:	78fb      	ldrb	r3, [r7, #3]
 800527e:	3b01      	subs	r3, #1
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	4302      	orrs	r2, r0
 8005284:	3340      	adds	r3, #64	; 0x40
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	440b      	add	r3, r1
 800528a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800529a:	b480      	push	{r7}
 800529c:	b083      	sub	sp, #12
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
 80052a2:	460b      	mov	r3, r1
 80052a4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	887a      	ldrh	r2, [r7, #2]
 80052ac:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80052ae:	2300      	movs	r3, #0
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	460b      	mov	r3, r1
 80052c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b086      	sub	sp, #24
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e25b      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0301 	and.w	r3, r3, #1
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d075      	beq.n	80053de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052f2:	4ba3      	ldr	r3, [pc, #652]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f003 030c 	and.w	r3, r3, #12
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d00c      	beq.n	8005318 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052fe:	4ba0      	ldr	r3, [pc, #640]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005306:	2b08      	cmp	r3, #8
 8005308:	d112      	bne.n	8005330 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800530a:	4b9d      	ldr	r3, [pc, #628]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005312:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005316:	d10b      	bne.n	8005330 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005318:	4b99      	ldr	r3, [pc, #612]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005320:	2b00      	cmp	r3, #0
 8005322:	d05b      	beq.n	80053dc <HAL_RCC_OscConfig+0x108>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d157      	bne.n	80053dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e236      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005338:	d106      	bne.n	8005348 <HAL_RCC_OscConfig+0x74>
 800533a:	4b91      	ldr	r3, [pc, #580]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a90      	ldr	r2, [pc, #576]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005344:	6013      	str	r3, [r2, #0]
 8005346:	e01d      	b.n	8005384 <HAL_RCC_OscConfig+0xb0>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005350:	d10c      	bne.n	800536c <HAL_RCC_OscConfig+0x98>
 8005352:	4b8b      	ldr	r3, [pc, #556]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a8a      	ldr	r2, [pc, #552]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800535c:	6013      	str	r3, [r2, #0]
 800535e:	4b88      	ldr	r3, [pc, #544]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a87      	ldr	r2, [pc, #540]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005368:	6013      	str	r3, [r2, #0]
 800536a:	e00b      	b.n	8005384 <HAL_RCC_OscConfig+0xb0>
 800536c:	4b84      	ldr	r3, [pc, #528]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a83      	ldr	r2, [pc, #524]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005376:	6013      	str	r3, [r2, #0]
 8005378:	4b81      	ldr	r3, [pc, #516]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a80      	ldr	r2, [pc, #512]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 800537e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005382:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d013      	beq.n	80053b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800538c:	f7fb fe58 	bl	8001040 <HAL_GetTick>
 8005390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005392:	e008      	b.n	80053a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005394:	f7fb fe54 	bl	8001040 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	2b64      	cmp	r3, #100	; 0x64
 80053a0:	d901      	bls.n	80053a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053a2:	2303      	movs	r3, #3
 80053a4:	e1fb      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053a6:	4b76      	ldr	r3, [pc, #472]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d0f0      	beq.n	8005394 <HAL_RCC_OscConfig+0xc0>
 80053b2:	e014      	b.n	80053de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b4:	f7fb fe44 	bl	8001040 <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ba:	e008      	b.n	80053ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053bc:	f7fb fe40 	bl	8001040 <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	2b64      	cmp	r3, #100	; 0x64
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e1e7      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ce:	4b6c      	ldr	r3, [pc, #432]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1f0      	bne.n	80053bc <HAL_RCC_OscConfig+0xe8>
 80053da:	e000      	b.n	80053de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d063      	beq.n	80054b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053ea:	4b65      	ldr	r3, [pc, #404]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f003 030c 	and.w	r3, r3, #12
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00b      	beq.n	800540e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053f6:	4b62      	ldr	r3, [pc, #392]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053fe:	2b08      	cmp	r3, #8
 8005400:	d11c      	bne.n	800543c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005402:	4b5f      	ldr	r3, [pc, #380]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d116      	bne.n	800543c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800540e:	4b5c      	ldr	r3, [pc, #368]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d005      	beq.n	8005426 <HAL_RCC_OscConfig+0x152>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d001      	beq.n	8005426 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e1bb      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005426:	4b56      	ldr	r3, [pc, #344]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	00db      	lsls	r3, r3, #3
 8005434:	4952      	ldr	r1, [pc, #328]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005436:	4313      	orrs	r3, r2
 8005438:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800543a:	e03a      	b.n	80054b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d020      	beq.n	8005486 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005444:	4b4f      	ldr	r3, [pc, #316]	; (8005584 <HAL_RCC_OscConfig+0x2b0>)
 8005446:	2201      	movs	r2, #1
 8005448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800544a:	f7fb fdf9 	bl	8001040 <HAL_GetTick>
 800544e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005450:	e008      	b.n	8005464 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005452:	f7fb fdf5 	bl	8001040 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b02      	cmp	r3, #2
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e19c      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005464:	4b46      	ldr	r3, [pc, #280]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d0f0      	beq.n	8005452 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005470:	4b43      	ldr	r3, [pc, #268]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	691b      	ldr	r3, [r3, #16]
 800547c:	00db      	lsls	r3, r3, #3
 800547e:	4940      	ldr	r1, [pc, #256]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005480:	4313      	orrs	r3, r2
 8005482:	600b      	str	r3, [r1, #0]
 8005484:	e015      	b.n	80054b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005486:	4b3f      	ldr	r3, [pc, #252]	; (8005584 <HAL_RCC_OscConfig+0x2b0>)
 8005488:	2200      	movs	r2, #0
 800548a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800548c:	f7fb fdd8 	bl	8001040 <HAL_GetTick>
 8005490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005492:	e008      	b.n	80054a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005494:	f7fb fdd4 	bl	8001040 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d901      	bls.n	80054a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e17b      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054a6:	4b36      	ldr	r3, [pc, #216]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1f0      	bne.n	8005494 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0308 	and.w	r3, r3, #8
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d030      	beq.n	8005520 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d016      	beq.n	80054f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054c6:	4b30      	ldr	r3, [pc, #192]	; (8005588 <HAL_RCC_OscConfig+0x2b4>)
 80054c8:	2201      	movs	r2, #1
 80054ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054cc:	f7fb fdb8 	bl	8001040 <HAL_GetTick>
 80054d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054d2:	e008      	b.n	80054e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054d4:	f7fb fdb4 	bl	8001040 <HAL_GetTick>
 80054d8:	4602      	mov	r2, r0
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d901      	bls.n	80054e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e15b      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054e6:	4b26      	ldr	r3, [pc, #152]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 80054e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d0f0      	beq.n	80054d4 <HAL_RCC_OscConfig+0x200>
 80054f2:	e015      	b.n	8005520 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054f4:	4b24      	ldr	r3, [pc, #144]	; (8005588 <HAL_RCC_OscConfig+0x2b4>)
 80054f6:	2200      	movs	r2, #0
 80054f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054fa:	f7fb fda1 	bl	8001040 <HAL_GetTick>
 80054fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005500:	e008      	b.n	8005514 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005502:	f7fb fd9d 	bl	8001040 <HAL_GetTick>
 8005506:	4602      	mov	r2, r0
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	2b02      	cmp	r3, #2
 800550e:	d901      	bls.n	8005514 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005510:	2303      	movs	r3, #3
 8005512:	e144      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005514:	4b1a      	ldr	r3, [pc, #104]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005516:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1f0      	bne.n	8005502 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 0304 	and.w	r3, r3, #4
 8005528:	2b00      	cmp	r3, #0
 800552a:	f000 80a0 	beq.w	800566e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800552e:	2300      	movs	r3, #0
 8005530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005532:	4b13      	ldr	r3, [pc, #76]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10f      	bne.n	800555e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800553e:	2300      	movs	r3, #0
 8005540:	60bb      	str	r3, [r7, #8]
 8005542:	4b0f      	ldr	r3, [pc, #60]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005546:	4a0e      	ldr	r2, [pc, #56]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800554c:	6413      	str	r3, [r2, #64]	; 0x40
 800554e:	4b0c      	ldr	r3, [pc, #48]	; (8005580 <HAL_RCC_OscConfig+0x2ac>)
 8005550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005556:	60bb      	str	r3, [r7, #8]
 8005558:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800555a:	2301      	movs	r3, #1
 800555c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800555e:	4b0b      	ldr	r3, [pc, #44]	; (800558c <HAL_RCC_OscConfig+0x2b8>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005566:	2b00      	cmp	r3, #0
 8005568:	d121      	bne.n	80055ae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800556a:	4b08      	ldr	r3, [pc, #32]	; (800558c <HAL_RCC_OscConfig+0x2b8>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a07      	ldr	r2, [pc, #28]	; (800558c <HAL_RCC_OscConfig+0x2b8>)
 8005570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005574:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005576:	f7fb fd63 	bl	8001040 <HAL_GetTick>
 800557a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800557c:	e011      	b.n	80055a2 <HAL_RCC_OscConfig+0x2ce>
 800557e:	bf00      	nop
 8005580:	40023800 	.word	0x40023800
 8005584:	42470000 	.word	0x42470000
 8005588:	42470e80 	.word	0x42470e80
 800558c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005590:	f7fb fd56 	bl	8001040 <HAL_GetTick>
 8005594:	4602      	mov	r2, r0
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	2b02      	cmp	r3, #2
 800559c:	d901      	bls.n	80055a2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e0fd      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055a2:	4b81      	ldr	r3, [pc, #516]	; (80057a8 <HAL_RCC_OscConfig+0x4d4>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d0f0      	beq.n	8005590 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d106      	bne.n	80055c4 <HAL_RCC_OscConfig+0x2f0>
 80055b6:	4b7d      	ldr	r3, [pc, #500]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ba:	4a7c      	ldr	r2, [pc, #496]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055bc:	f043 0301 	orr.w	r3, r3, #1
 80055c0:	6713      	str	r3, [r2, #112]	; 0x70
 80055c2:	e01c      	b.n	80055fe <HAL_RCC_OscConfig+0x32a>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	2b05      	cmp	r3, #5
 80055ca:	d10c      	bne.n	80055e6 <HAL_RCC_OscConfig+0x312>
 80055cc:	4b77      	ldr	r3, [pc, #476]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d0:	4a76      	ldr	r2, [pc, #472]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055d2:	f043 0304 	orr.w	r3, r3, #4
 80055d6:	6713      	str	r3, [r2, #112]	; 0x70
 80055d8:	4b74      	ldr	r3, [pc, #464]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055dc:	4a73      	ldr	r2, [pc, #460]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055de:	f043 0301 	orr.w	r3, r3, #1
 80055e2:	6713      	str	r3, [r2, #112]	; 0x70
 80055e4:	e00b      	b.n	80055fe <HAL_RCC_OscConfig+0x32a>
 80055e6:	4b71      	ldr	r3, [pc, #452]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ea:	4a70      	ldr	r2, [pc, #448]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055ec:	f023 0301 	bic.w	r3, r3, #1
 80055f0:	6713      	str	r3, [r2, #112]	; 0x70
 80055f2:	4b6e      	ldr	r3, [pc, #440]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f6:	4a6d      	ldr	r2, [pc, #436]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80055f8:	f023 0304 	bic.w	r3, r3, #4
 80055fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d015      	beq.n	8005632 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005606:	f7fb fd1b 	bl	8001040 <HAL_GetTick>
 800560a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800560c:	e00a      	b.n	8005624 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800560e:	f7fb fd17 	bl	8001040 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	f241 3288 	movw	r2, #5000	; 0x1388
 800561c:	4293      	cmp	r3, r2
 800561e:	d901      	bls.n	8005624 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005620:	2303      	movs	r3, #3
 8005622:	e0bc      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005624:	4b61      	ldr	r3, [pc, #388]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 8005626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005628:	f003 0302 	and.w	r3, r3, #2
 800562c:	2b00      	cmp	r3, #0
 800562e:	d0ee      	beq.n	800560e <HAL_RCC_OscConfig+0x33a>
 8005630:	e014      	b.n	800565c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005632:	f7fb fd05 	bl	8001040 <HAL_GetTick>
 8005636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005638:	e00a      	b.n	8005650 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800563a:	f7fb fd01 	bl	8001040 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	f241 3288 	movw	r2, #5000	; 0x1388
 8005648:	4293      	cmp	r3, r2
 800564a:	d901      	bls.n	8005650 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e0a6      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005650:	4b56      	ldr	r3, [pc, #344]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 8005652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1ee      	bne.n	800563a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800565c:	7dfb      	ldrb	r3, [r7, #23]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d105      	bne.n	800566e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005662:	4b52      	ldr	r3, [pc, #328]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 8005664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005666:	4a51      	ldr	r2, [pc, #324]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 8005668:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800566c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	2b00      	cmp	r3, #0
 8005674:	f000 8092 	beq.w	800579c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005678:	4b4c      	ldr	r3, [pc, #304]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f003 030c 	and.w	r3, r3, #12
 8005680:	2b08      	cmp	r3, #8
 8005682:	d05c      	beq.n	800573e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	2b02      	cmp	r3, #2
 800568a:	d141      	bne.n	8005710 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800568c:	4b48      	ldr	r3, [pc, #288]	; (80057b0 <HAL_RCC_OscConfig+0x4dc>)
 800568e:	2200      	movs	r2, #0
 8005690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005692:	f7fb fcd5 	bl	8001040 <HAL_GetTick>
 8005696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005698:	e008      	b.n	80056ac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800569a:	f7fb fcd1 	bl	8001040 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d901      	bls.n	80056ac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e078      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ac:	4b3f      	ldr	r3, [pc, #252]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1f0      	bne.n	800569a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	69da      	ldr	r2, [r3, #28]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	431a      	orrs	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c6:	019b      	lsls	r3, r3, #6
 80056c8:	431a      	orrs	r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ce:	085b      	lsrs	r3, r3, #1
 80056d0:	3b01      	subs	r3, #1
 80056d2:	041b      	lsls	r3, r3, #16
 80056d4:	431a      	orrs	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056da:	061b      	lsls	r3, r3, #24
 80056dc:	4933      	ldr	r1, [pc, #204]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056e2:	4b33      	ldr	r3, [pc, #204]	; (80057b0 <HAL_RCC_OscConfig+0x4dc>)
 80056e4:	2201      	movs	r2, #1
 80056e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e8:	f7fb fcaa 	bl	8001040 <HAL_GetTick>
 80056ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056ee:	e008      	b.n	8005702 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056f0:	f7fb fca6 	bl	8001040 <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d901      	bls.n	8005702 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80056fe:	2303      	movs	r3, #3
 8005700:	e04d      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005702:	4b2a      	ldr	r3, [pc, #168]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800570a:	2b00      	cmp	r3, #0
 800570c:	d0f0      	beq.n	80056f0 <HAL_RCC_OscConfig+0x41c>
 800570e:	e045      	b.n	800579c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005710:	4b27      	ldr	r3, [pc, #156]	; (80057b0 <HAL_RCC_OscConfig+0x4dc>)
 8005712:	2200      	movs	r2, #0
 8005714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005716:	f7fb fc93 	bl	8001040 <HAL_GetTick>
 800571a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800571c:	e008      	b.n	8005730 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800571e:	f7fb fc8f 	bl	8001040 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	2b02      	cmp	r3, #2
 800572a:	d901      	bls.n	8005730 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e036      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005730:	4b1e      	ldr	r3, [pc, #120]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1f0      	bne.n	800571e <HAL_RCC_OscConfig+0x44a>
 800573c:	e02e      	b.n	800579c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d101      	bne.n	800574a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e029      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800574a:	4b18      	ldr	r3, [pc, #96]	; (80057ac <HAL_RCC_OscConfig+0x4d8>)
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	429a      	cmp	r2, r3
 800575c:	d11c      	bne.n	8005798 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005768:	429a      	cmp	r2, r3
 800576a:	d115      	bne.n	8005798 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005772:	4013      	ands	r3, r2
 8005774:	687a      	ldr	r2, [r7, #4]
 8005776:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005778:	4293      	cmp	r3, r2
 800577a:	d10d      	bne.n	8005798 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005786:	429a      	cmp	r2, r3
 8005788:	d106      	bne.n	8005798 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005794:	429a      	cmp	r2, r3
 8005796:	d001      	beq.n	800579c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005798:	2301      	movs	r3, #1
 800579a:	e000      	b.n	800579e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3718      	adds	r7, #24
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	40007000 	.word	0x40007000
 80057ac:	40023800 	.word	0x40023800
 80057b0:	42470060 	.word	0x42470060

080057b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d101      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e0cc      	b.n	8005962 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057c8:	4b68      	ldr	r3, [pc, #416]	; (800596c <HAL_RCC_ClockConfig+0x1b8>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 030f 	and.w	r3, r3, #15
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d90c      	bls.n	80057f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057d6:	4b65      	ldr	r3, [pc, #404]	; (800596c <HAL_RCC_ClockConfig+0x1b8>)
 80057d8:	683a      	ldr	r2, [r7, #0]
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057de:	4b63      	ldr	r3, [pc, #396]	; (800596c <HAL_RCC_ClockConfig+0x1b8>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 030f 	and.w	r3, r3, #15
 80057e6:	683a      	ldr	r2, [r7, #0]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d001      	beq.n	80057f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e0b8      	b.n	8005962 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0302 	and.w	r3, r3, #2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d020      	beq.n	800583e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0304 	and.w	r3, r3, #4
 8005804:	2b00      	cmp	r3, #0
 8005806:	d005      	beq.n	8005814 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005808:	4b59      	ldr	r3, [pc, #356]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	4a58      	ldr	r2, [pc, #352]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 800580e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005812:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0308 	and.w	r3, r3, #8
 800581c:	2b00      	cmp	r3, #0
 800581e:	d005      	beq.n	800582c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005820:	4b53      	ldr	r3, [pc, #332]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	4a52      	ldr	r2, [pc, #328]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005826:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800582a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800582c:	4b50      	ldr	r3, [pc, #320]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	494d      	ldr	r1, [pc, #308]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 800583a:	4313      	orrs	r3, r2
 800583c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d044      	beq.n	80058d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b01      	cmp	r3, #1
 8005850:	d107      	bne.n	8005862 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005852:	4b47      	ldr	r3, [pc, #284]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d119      	bne.n	8005892 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e07f      	b.n	8005962 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	2b02      	cmp	r3, #2
 8005868:	d003      	beq.n	8005872 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800586e:	2b03      	cmp	r3, #3
 8005870:	d107      	bne.n	8005882 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005872:	4b3f      	ldr	r3, [pc, #252]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d109      	bne.n	8005892 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e06f      	b.n	8005962 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005882:	4b3b      	ldr	r3, [pc, #236]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e067      	b.n	8005962 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005892:	4b37      	ldr	r3, [pc, #220]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f023 0203 	bic.w	r2, r3, #3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	4934      	ldr	r1, [pc, #208]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80058a4:	f7fb fbcc 	bl	8001040 <HAL_GetTick>
 80058a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058aa:	e00a      	b.n	80058c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058ac:	f7fb fbc8 	bl	8001040 <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d901      	bls.n	80058c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e04f      	b.n	8005962 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058c2:	4b2b      	ldr	r3, [pc, #172]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	f003 020c 	and.w	r2, r3, #12
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d1eb      	bne.n	80058ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058d4:	4b25      	ldr	r3, [pc, #148]	; (800596c <HAL_RCC_ClockConfig+0x1b8>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 030f 	and.w	r3, r3, #15
 80058dc:	683a      	ldr	r2, [r7, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d20c      	bcs.n	80058fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058e2:	4b22      	ldr	r3, [pc, #136]	; (800596c <HAL_RCC_ClockConfig+0x1b8>)
 80058e4:	683a      	ldr	r2, [r7, #0]
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ea:	4b20      	ldr	r3, [pc, #128]	; (800596c <HAL_RCC_ClockConfig+0x1b8>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 030f 	and.w	r3, r3, #15
 80058f2:	683a      	ldr	r2, [r7, #0]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d001      	beq.n	80058fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e032      	b.n	8005962 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	d008      	beq.n	800591a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005908:	4b19      	ldr	r3, [pc, #100]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	4916      	ldr	r1, [pc, #88]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005916:	4313      	orrs	r3, r2
 8005918:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0308 	and.w	r3, r3, #8
 8005922:	2b00      	cmp	r3, #0
 8005924:	d009      	beq.n	800593a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005926:	4b12      	ldr	r3, [pc, #72]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	00db      	lsls	r3, r3, #3
 8005934:	490e      	ldr	r1, [pc, #56]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005936:	4313      	orrs	r3, r2
 8005938:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800593a:	f000 f821 	bl	8005980 <HAL_RCC_GetSysClockFreq>
 800593e:	4601      	mov	r1, r0
 8005940:	4b0b      	ldr	r3, [pc, #44]	; (8005970 <HAL_RCC_ClockConfig+0x1bc>)
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	091b      	lsrs	r3, r3, #4
 8005946:	f003 030f 	and.w	r3, r3, #15
 800594a:	4a0a      	ldr	r2, [pc, #40]	; (8005974 <HAL_RCC_ClockConfig+0x1c0>)
 800594c:	5cd3      	ldrb	r3, [r2, r3]
 800594e:	fa21 f303 	lsr.w	r3, r1, r3
 8005952:	4a09      	ldr	r2, [pc, #36]	; (8005978 <HAL_RCC_ClockConfig+0x1c4>)
 8005954:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005956:	4b09      	ldr	r3, [pc, #36]	; (800597c <HAL_RCC_ClockConfig+0x1c8>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4618      	mov	r0, r3
 800595c:	f7fb fa00 	bl	8000d60 <HAL_InitTick>

  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	40023c00 	.word	0x40023c00
 8005970:	40023800 	.word	0x40023800
 8005974:	0800a324 	.word	0x0800a324
 8005978:	20000000 	.word	0x20000000
 800597c:	20000004 	.word	0x20000004

08005980 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005982:	b085      	sub	sp, #20
 8005984:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005986:	2300      	movs	r3, #0
 8005988:	607b      	str	r3, [r7, #4]
 800598a:	2300      	movs	r3, #0
 800598c:	60fb      	str	r3, [r7, #12]
 800598e:	2300      	movs	r3, #0
 8005990:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005992:	2300      	movs	r3, #0
 8005994:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005996:	4b63      	ldr	r3, [pc, #396]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 030c 	and.w	r3, r3, #12
 800599e:	2b04      	cmp	r3, #4
 80059a0:	d007      	beq.n	80059b2 <HAL_RCC_GetSysClockFreq+0x32>
 80059a2:	2b08      	cmp	r3, #8
 80059a4:	d008      	beq.n	80059b8 <HAL_RCC_GetSysClockFreq+0x38>
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	f040 80b4 	bne.w	8005b14 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80059ac:	4b5e      	ldr	r3, [pc, #376]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80059ae:	60bb      	str	r3, [r7, #8]
       break;
 80059b0:	e0b3      	b.n	8005b1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80059b2:	4b5e      	ldr	r3, [pc, #376]	; (8005b2c <HAL_RCC_GetSysClockFreq+0x1ac>)
 80059b4:	60bb      	str	r3, [r7, #8]
      break;
 80059b6:	e0b0      	b.n	8005b1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059b8:	4b5a      	ldr	r3, [pc, #360]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059c0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059c2:	4b58      	ldr	r3, [pc, #352]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d04a      	beq.n	8005a64 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059ce:	4b55      	ldr	r3, [pc, #340]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	099b      	lsrs	r3, r3, #6
 80059d4:	f04f 0400 	mov.w	r4, #0
 80059d8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80059dc:	f04f 0200 	mov.w	r2, #0
 80059e0:	ea03 0501 	and.w	r5, r3, r1
 80059e4:	ea04 0602 	and.w	r6, r4, r2
 80059e8:	4629      	mov	r1, r5
 80059ea:	4632      	mov	r2, r6
 80059ec:	f04f 0300 	mov.w	r3, #0
 80059f0:	f04f 0400 	mov.w	r4, #0
 80059f4:	0154      	lsls	r4, r2, #5
 80059f6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80059fa:	014b      	lsls	r3, r1, #5
 80059fc:	4619      	mov	r1, r3
 80059fe:	4622      	mov	r2, r4
 8005a00:	1b49      	subs	r1, r1, r5
 8005a02:	eb62 0206 	sbc.w	r2, r2, r6
 8005a06:	f04f 0300 	mov.w	r3, #0
 8005a0a:	f04f 0400 	mov.w	r4, #0
 8005a0e:	0194      	lsls	r4, r2, #6
 8005a10:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005a14:	018b      	lsls	r3, r1, #6
 8005a16:	1a5b      	subs	r3, r3, r1
 8005a18:	eb64 0402 	sbc.w	r4, r4, r2
 8005a1c:	f04f 0100 	mov.w	r1, #0
 8005a20:	f04f 0200 	mov.w	r2, #0
 8005a24:	00e2      	lsls	r2, r4, #3
 8005a26:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005a2a:	00d9      	lsls	r1, r3, #3
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	4614      	mov	r4, r2
 8005a30:	195b      	adds	r3, r3, r5
 8005a32:	eb44 0406 	adc.w	r4, r4, r6
 8005a36:	f04f 0100 	mov.w	r1, #0
 8005a3a:	f04f 0200 	mov.w	r2, #0
 8005a3e:	0262      	lsls	r2, r4, #9
 8005a40:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005a44:	0259      	lsls	r1, r3, #9
 8005a46:	460b      	mov	r3, r1
 8005a48:	4614      	mov	r4, r2
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	4621      	mov	r1, r4
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f04f 0400 	mov.w	r4, #0
 8005a54:	461a      	mov	r2, r3
 8005a56:	4623      	mov	r3, r4
 8005a58:	f7fa fc12 	bl	8000280 <__aeabi_uldivmod>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	460c      	mov	r4, r1
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	e049      	b.n	8005af8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a64:	4b2f      	ldr	r3, [pc, #188]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	099b      	lsrs	r3, r3, #6
 8005a6a:	f04f 0400 	mov.w	r4, #0
 8005a6e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005a72:	f04f 0200 	mov.w	r2, #0
 8005a76:	ea03 0501 	and.w	r5, r3, r1
 8005a7a:	ea04 0602 	and.w	r6, r4, r2
 8005a7e:	4629      	mov	r1, r5
 8005a80:	4632      	mov	r2, r6
 8005a82:	f04f 0300 	mov.w	r3, #0
 8005a86:	f04f 0400 	mov.w	r4, #0
 8005a8a:	0154      	lsls	r4, r2, #5
 8005a8c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005a90:	014b      	lsls	r3, r1, #5
 8005a92:	4619      	mov	r1, r3
 8005a94:	4622      	mov	r2, r4
 8005a96:	1b49      	subs	r1, r1, r5
 8005a98:	eb62 0206 	sbc.w	r2, r2, r6
 8005a9c:	f04f 0300 	mov.w	r3, #0
 8005aa0:	f04f 0400 	mov.w	r4, #0
 8005aa4:	0194      	lsls	r4, r2, #6
 8005aa6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005aaa:	018b      	lsls	r3, r1, #6
 8005aac:	1a5b      	subs	r3, r3, r1
 8005aae:	eb64 0402 	sbc.w	r4, r4, r2
 8005ab2:	f04f 0100 	mov.w	r1, #0
 8005ab6:	f04f 0200 	mov.w	r2, #0
 8005aba:	00e2      	lsls	r2, r4, #3
 8005abc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005ac0:	00d9      	lsls	r1, r3, #3
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	4614      	mov	r4, r2
 8005ac6:	195b      	adds	r3, r3, r5
 8005ac8:	eb44 0406 	adc.w	r4, r4, r6
 8005acc:	f04f 0100 	mov.w	r1, #0
 8005ad0:	f04f 0200 	mov.w	r2, #0
 8005ad4:	02a2      	lsls	r2, r4, #10
 8005ad6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005ada:	0299      	lsls	r1, r3, #10
 8005adc:	460b      	mov	r3, r1
 8005ade:	4614      	mov	r4, r2
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f04f 0400 	mov.w	r4, #0
 8005aea:	461a      	mov	r2, r3
 8005aec:	4623      	mov	r3, r4
 8005aee:	f7fa fbc7 	bl	8000280 <__aeabi_uldivmod>
 8005af2:	4603      	mov	r3, r0
 8005af4:	460c      	mov	r4, r1
 8005af6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005af8:	4b0a      	ldr	r3, [pc, #40]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	0c1b      	lsrs	r3, r3, #16
 8005afe:	f003 0303 	and.w	r3, r3, #3
 8005b02:	3301      	adds	r3, #1
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b10:	60bb      	str	r3, [r7, #8]
      break;
 8005b12:	e002      	b.n	8005b1a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b14:	4b04      	ldr	r3, [pc, #16]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005b16:	60bb      	str	r3, [r7, #8]
      break;
 8005b18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b1a:	68bb      	ldr	r3, [r7, #8]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b24:	40023800 	.word	0x40023800
 8005b28:	00f42400 	.word	0x00f42400
 8005b2c:	007a1200 	.word	0x007a1200

08005b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b30:	b480      	push	{r7}
 8005b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b34:	4b03      	ldr	r3, [pc, #12]	; (8005b44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b36:	681b      	ldr	r3, [r3, #0]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	20000000 	.word	0x20000000

08005b48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b4c:	f7ff fff0 	bl	8005b30 <HAL_RCC_GetHCLKFreq>
 8005b50:	4601      	mov	r1, r0
 8005b52:	4b05      	ldr	r3, [pc, #20]	; (8005b68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	0a9b      	lsrs	r3, r3, #10
 8005b58:	f003 0307 	and.w	r3, r3, #7
 8005b5c:	4a03      	ldr	r2, [pc, #12]	; (8005b6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b5e:	5cd3      	ldrb	r3, [r2, r3]
 8005b60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	40023800 	.word	0x40023800
 8005b6c:	0800a334 	.word	0x0800a334

08005b70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b74:	f7ff ffdc 	bl	8005b30 <HAL_RCC_GetHCLKFreq>
 8005b78:	4601      	mov	r1, r0
 8005b7a:	4b05      	ldr	r3, [pc, #20]	; (8005b90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	0b5b      	lsrs	r3, r3, #13
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	4a03      	ldr	r2, [pc, #12]	; (8005b94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b86:	5cd3      	ldrb	r3, [r2, r3]
 8005b88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	40023800 	.word	0x40023800
 8005b94:	0800a334 	.word	0x0800a334

08005b98 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b083      	sub	sp, #12
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	220f      	movs	r2, #15
 8005ba6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005ba8:	4b12      	ldr	r3, [pc, #72]	; (8005bf4 <HAL_RCC_GetClockConfig+0x5c>)
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f003 0203 	and.w	r2, r3, #3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005bb4:	4b0f      	ldr	r3, [pc, #60]	; (8005bf4 <HAL_RCC_GetClockConfig+0x5c>)
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005bc0:	4b0c      	ldr	r3, [pc, #48]	; (8005bf4 <HAL_RCC_GetClockConfig+0x5c>)
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005bcc:	4b09      	ldr	r3, [pc, #36]	; (8005bf4 <HAL_RCC_GetClockConfig+0x5c>)
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	08db      	lsrs	r3, r3, #3
 8005bd2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005bda:	4b07      	ldr	r3, [pc, #28]	; (8005bf8 <HAL_RCC_GetClockConfig+0x60>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 020f 	and.w	r2, r3, #15
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	601a      	str	r2, [r3, #0]
}
 8005be6:	bf00      	nop
 8005be8:	370c      	adds	r7, #12
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	40023800 	.word	0x40023800
 8005bf8:	40023c00 	.word	0x40023c00

08005bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d101      	bne.n	8005c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e01d      	b.n	8005c4a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d106      	bne.n	8005c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f815 	bl	8005c52 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2202      	movs	r2, #2
 8005c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	3304      	adds	r3, #4
 8005c38:	4619      	mov	r1, r3
 8005c3a:	4610      	mov	r0, r2
 8005c3c:	f000 f968 	bl	8005f10 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3708      	adds	r7, #8
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005c5a:	bf00      	nop
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b085      	sub	sp, #20
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68da      	ldr	r2, [r3, #12]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f042 0201 	orr.w	r2, r2, #1
 8005c7c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f003 0307 	and.w	r3, r3, #7
 8005c88:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2b06      	cmp	r3, #6
 8005c8e:	d007      	beq.n	8005ca0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f042 0201 	orr.w	r2, r2, #1
 8005c9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3714      	adds	r7, #20
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cae:	b580      	push	{r7, lr}
 8005cb0:	b082      	sub	sp, #8
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	f003 0302 	and.w	r3, r3, #2
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d122      	bne.n	8005d0a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	f003 0302 	and.w	r3, r3, #2
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d11b      	bne.n	8005d0a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f06f 0202 	mvn.w	r2, #2
 8005cda:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2201      	movs	r2, #1
 8005ce0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	f003 0303 	and.w	r3, r3, #3
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d003      	beq.n	8005cf8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f000 f8ee 	bl	8005ed2 <HAL_TIM_IC_CaptureCallback>
 8005cf6:	e005      	b.n	8005d04 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f8e0 	bl	8005ebe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f8f1 	bl	8005ee6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	f003 0304 	and.w	r3, r3, #4
 8005d14:	2b04      	cmp	r3, #4
 8005d16:	d122      	bne.n	8005d5e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	f003 0304 	and.w	r3, r3, #4
 8005d22:	2b04      	cmp	r3, #4
 8005d24:	d11b      	bne.n	8005d5e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f06f 0204 	mvn.w	r2, #4
 8005d2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d003      	beq.n	8005d4c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	f000 f8c4 	bl	8005ed2 <HAL_TIM_IC_CaptureCallback>
 8005d4a:	e005      	b.n	8005d58 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 f8b6 	bl	8005ebe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f8c7 	bl	8005ee6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	691b      	ldr	r3, [r3, #16]
 8005d64:	f003 0308 	and.w	r3, r3, #8
 8005d68:	2b08      	cmp	r3, #8
 8005d6a:	d122      	bne.n	8005db2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	f003 0308 	and.w	r3, r3, #8
 8005d76:	2b08      	cmp	r3, #8
 8005d78:	d11b      	bne.n	8005db2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f06f 0208 	mvn.w	r2, #8
 8005d82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2204      	movs	r2, #4
 8005d88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	69db      	ldr	r3, [r3, #28]
 8005d90:	f003 0303 	and.w	r3, r3, #3
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f89a 	bl	8005ed2 <HAL_TIM_IC_CaptureCallback>
 8005d9e:	e005      	b.n	8005dac <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f88c 	bl	8005ebe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f000 f89d 	bl	8005ee6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	691b      	ldr	r3, [r3, #16]
 8005db8:	f003 0310 	and.w	r3, r3, #16
 8005dbc:	2b10      	cmp	r3, #16
 8005dbe:	d122      	bne.n	8005e06 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	f003 0310 	and.w	r3, r3, #16
 8005dca:	2b10      	cmp	r3, #16
 8005dcc:	d11b      	bne.n	8005e06 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f06f 0210 	mvn.w	r2, #16
 8005dd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2208      	movs	r2, #8
 8005ddc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	69db      	ldr	r3, [r3, #28]
 8005de4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d003      	beq.n	8005df4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 f870 	bl	8005ed2 <HAL_TIM_IC_CaptureCallback>
 8005df2:	e005      	b.n	8005e00 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 f862 	bl	8005ebe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 f873 	bl	8005ee6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	691b      	ldr	r3, [r3, #16]
 8005e0c:	f003 0301 	and.w	r3, r3, #1
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d10e      	bne.n	8005e32 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d107      	bne.n	8005e32 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f06f 0201 	mvn.w	r2, #1
 8005e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7fa fe55 	bl	8000adc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e3c:	2b80      	cmp	r3, #128	; 0x80
 8005e3e:	d10e      	bne.n	8005e5e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e4a:	2b80      	cmp	r3, #128	; 0x80
 8005e4c:	d107      	bne.n	8005e5e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f8e3 	bl	8006024 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d10e      	bne.n	8005e8a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e76:	2b40      	cmp	r3, #64	; 0x40
 8005e78:	d107      	bne.n	8005e8a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 f838 	bl	8005efa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	f003 0320 	and.w	r3, r3, #32
 8005e94:	2b20      	cmp	r3, #32
 8005e96:	d10e      	bne.n	8005eb6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68db      	ldr	r3, [r3, #12]
 8005e9e:	f003 0320 	and.w	r3, r3, #32
 8005ea2:	2b20      	cmp	r3, #32
 8005ea4:	d107      	bne.n	8005eb6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f06f 0220 	mvn.w	r2, #32
 8005eae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 f8ad 	bl	8006010 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005eb6:	bf00      	nop
 8005eb8:	3708      	adds	r7, #8
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b083      	sub	sp, #12
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ec6:	bf00      	nop
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005eee:	bf00      	nop
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b083      	sub	sp, #12
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f02:	bf00      	nop
 8005f04:	370c      	adds	r7, #12
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr
	...

08005f10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
 8005f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4a34      	ldr	r2, [pc, #208]	; (8005ff4 <TIM_Base_SetConfig+0xe4>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d00f      	beq.n	8005f48 <TIM_Base_SetConfig+0x38>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f2e:	d00b      	beq.n	8005f48 <TIM_Base_SetConfig+0x38>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	4a31      	ldr	r2, [pc, #196]	; (8005ff8 <TIM_Base_SetConfig+0xe8>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d007      	beq.n	8005f48 <TIM_Base_SetConfig+0x38>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a30      	ldr	r2, [pc, #192]	; (8005ffc <TIM_Base_SetConfig+0xec>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d003      	beq.n	8005f48 <TIM_Base_SetConfig+0x38>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a2f      	ldr	r2, [pc, #188]	; (8006000 <TIM_Base_SetConfig+0xf0>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d108      	bne.n	8005f5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a25      	ldr	r2, [pc, #148]	; (8005ff4 <TIM_Base_SetConfig+0xe4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d01b      	beq.n	8005f9a <TIM_Base_SetConfig+0x8a>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f68:	d017      	beq.n	8005f9a <TIM_Base_SetConfig+0x8a>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a22      	ldr	r2, [pc, #136]	; (8005ff8 <TIM_Base_SetConfig+0xe8>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d013      	beq.n	8005f9a <TIM_Base_SetConfig+0x8a>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a21      	ldr	r2, [pc, #132]	; (8005ffc <TIM_Base_SetConfig+0xec>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d00f      	beq.n	8005f9a <TIM_Base_SetConfig+0x8a>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a20      	ldr	r2, [pc, #128]	; (8006000 <TIM_Base_SetConfig+0xf0>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d00b      	beq.n	8005f9a <TIM_Base_SetConfig+0x8a>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a1f      	ldr	r2, [pc, #124]	; (8006004 <TIM_Base_SetConfig+0xf4>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d007      	beq.n	8005f9a <TIM_Base_SetConfig+0x8a>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a1e      	ldr	r2, [pc, #120]	; (8006008 <TIM_Base_SetConfig+0xf8>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d003      	beq.n	8005f9a <TIM_Base_SetConfig+0x8a>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a1d      	ldr	r2, [pc, #116]	; (800600c <TIM_Base_SetConfig+0xfc>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d108      	bne.n	8005fac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	68fa      	ldr	r2, [r7, #12]
 8005fbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	689a      	ldr	r2, [r3, #8]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a08      	ldr	r2, [pc, #32]	; (8005ff4 <TIM_Base_SetConfig+0xe4>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d103      	bne.n	8005fe0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	691a      	ldr	r2, [r3, #16]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	615a      	str	r2, [r3, #20]
}
 8005fe6:	bf00      	nop
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	40010000 	.word	0x40010000
 8005ff8:	40000400 	.word	0x40000400
 8005ffc:	40000800 	.word	0x40000800
 8006000:	40000c00 	.word	0x40000c00
 8006004:	40014000 	.word	0x40014000
 8006008:	40014400 	.word	0x40014400
 800600c:	40014800 	.word	0x40014800

08006010 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006038:	b084      	sub	sp, #16
 800603a:	b580      	push	{r7, lr}
 800603c:	b084      	sub	sp, #16
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
 8006042:	f107 001c 	add.w	r0, r7, #28
 8006046:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800604a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604c:	2b01      	cmp	r3, #1
 800604e:	d122      	bne.n	8006096 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006054:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006064:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800607a:	2b01      	cmp	r3, #1
 800607c:	d105      	bne.n	800608a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f001 fac6 	bl	800761c <USB_CoreReset>
 8006090:	4603      	mov	r3, r0
 8006092:	73fb      	strb	r3, [r7, #15]
 8006094:	e01a      	b.n	80060cc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f001 faba 	bl	800761c <USB_CoreReset>
 80060a8:	4603      	mov	r3, r0
 80060aa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80060ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d106      	bne.n	80060c0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	639a      	str	r2, [r3, #56]	; 0x38
 80060be:	e005      	b.n	80060cc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80060cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d10b      	bne.n	80060ea <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f043 0206 	orr.w	r2, r3, #6
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f043 0220 	orr.w	r2, r3, #32
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80060ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060f6:	b004      	add	sp, #16
 80060f8:	4770      	bx	lr
	...

080060fc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	4613      	mov	r3, r2
 8006108:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800610a:	79fb      	ldrb	r3, [r7, #7]
 800610c:	2b02      	cmp	r3, #2
 800610e:	d165      	bne.n	80061dc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	4a41      	ldr	r2, [pc, #260]	; (8006218 <USB_SetTurnaroundTime+0x11c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d906      	bls.n	8006126 <USB_SetTurnaroundTime+0x2a>
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	4a40      	ldr	r2, [pc, #256]	; (800621c <USB_SetTurnaroundTime+0x120>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d802      	bhi.n	8006126 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006120:	230f      	movs	r3, #15
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	e062      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	4a3c      	ldr	r2, [pc, #240]	; (800621c <USB_SetTurnaroundTime+0x120>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d906      	bls.n	800613c <USB_SetTurnaroundTime+0x40>
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	4a3b      	ldr	r2, [pc, #236]	; (8006220 <USB_SetTurnaroundTime+0x124>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d802      	bhi.n	800613c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006136:	230e      	movs	r3, #14
 8006138:	617b      	str	r3, [r7, #20]
 800613a:	e057      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	4a38      	ldr	r2, [pc, #224]	; (8006220 <USB_SetTurnaroundTime+0x124>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d906      	bls.n	8006152 <USB_SetTurnaroundTime+0x56>
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	4a37      	ldr	r2, [pc, #220]	; (8006224 <USB_SetTurnaroundTime+0x128>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d802      	bhi.n	8006152 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800614c:	230d      	movs	r3, #13
 800614e:	617b      	str	r3, [r7, #20]
 8006150:	e04c      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	4a33      	ldr	r2, [pc, #204]	; (8006224 <USB_SetTurnaroundTime+0x128>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d906      	bls.n	8006168 <USB_SetTurnaroundTime+0x6c>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	4a32      	ldr	r2, [pc, #200]	; (8006228 <USB_SetTurnaroundTime+0x12c>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d802      	bhi.n	8006168 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006162:	230c      	movs	r3, #12
 8006164:	617b      	str	r3, [r7, #20]
 8006166:	e041      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	4a2f      	ldr	r2, [pc, #188]	; (8006228 <USB_SetTurnaroundTime+0x12c>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d906      	bls.n	800617e <USB_SetTurnaroundTime+0x82>
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	4a2e      	ldr	r2, [pc, #184]	; (800622c <USB_SetTurnaroundTime+0x130>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d802      	bhi.n	800617e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006178:	230b      	movs	r3, #11
 800617a:	617b      	str	r3, [r7, #20]
 800617c:	e036      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	4a2a      	ldr	r2, [pc, #168]	; (800622c <USB_SetTurnaroundTime+0x130>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d906      	bls.n	8006194 <USB_SetTurnaroundTime+0x98>
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	4a29      	ldr	r2, [pc, #164]	; (8006230 <USB_SetTurnaroundTime+0x134>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d802      	bhi.n	8006194 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800618e:	230a      	movs	r3, #10
 8006190:	617b      	str	r3, [r7, #20]
 8006192:	e02b      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	4a26      	ldr	r2, [pc, #152]	; (8006230 <USB_SetTurnaroundTime+0x134>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d906      	bls.n	80061aa <USB_SetTurnaroundTime+0xae>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	4a25      	ldr	r2, [pc, #148]	; (8006234 <USB_SetTurnaroundTime+0x138>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d802      	bhi.n	80061aa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80061a4:	2309      	movs	r3, #9
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	e020      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	4a21      	ldr	r2, [pc, #132]	; (8006234 <USB_SetTurnaroundTime+0x138>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d906      	bls.n	80061c0 <USB_SetTurnaroundTime+0xc4>
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	4a20      	ldr	r2, [pc, #128]	; (8006238 <USB_SetTurnaroundTime+0x13c>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d802      	bhi.n	80061c0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80061ba:	2308      	movs	r3, #8
 80061bc:	617b      	str	r3, [r7, #20]
 80061be:	e015      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	4a1d      	ldr	r2, [pc, #116]	; (8006238 <USB_SetTurnaroundTime+0x13c>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d906      	bls.n	80061d6 <USB_SetTurnaroundTime+0xda>
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	4a1c      	ldr	r2, [pc, #112]	; (800623c <USB_SetTurnaroundTime+0x140>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d802      	bhi.n	80061d6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80061d0:	2307      	movs	r3, #7
 80061d2:	617b      	str	r3, [r7, #20]
 80061d4:	e00a      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80061d6:	2306      	movs	r3, #6
 80061d8:	617b      	str	r3, [r7, #20]
 80061da:	e007      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80061dc:	79fb      	ldrb	r3, [r7, #7]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d102      	bne.n	80061e8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80061e2:	2309      	movs	r3, #9
 80061e4:	617b      	str	r3, [r7, #20]
 80061e6:	e001      	b.n	80061ec <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80061e8:	2309      	movs	r3, #9
 80061ea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	68da      	ldr	r2, [r3, #12]
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	029b      	lsls	r3, r3, #10
 8006200:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006204:	431a      	orrs	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800620a:	2300      	movs	r3, #0
}
 800620c:	4618      	mov	r0, r3
 800620e:	371c      	adds	r7, #28
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr
 8006218:	00d8acbf 	.word	0x00d8acbf
 800621c:	00e4e1bf 	.word	0x00e4e1bf
 8006220:	00f423ff 	.word	0x00f423ff
 8006224:	0106737f 	.word	0x0106737f
 8006228:	011a499f 	.word	0x011a499f
 800622c:	01312cff 	.word	0x01312cff
 8006230:	014ca43f 	.word	0x014ca43f
 8006234:	016e35ff 	.word	0x016e35ff
 8006238:	01a6ab1f 	.word	0x01a6ab1f
 800623c:	01e847ff 	.word	0x01e847ff

08006240 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f043 0201 	orr.w	r2, r3, #1
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	370c      	adds	r7, #12
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr

08006262 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006262:	b480      	push	{r7}
 8006264:	b083      	sub	sp, #12
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f023 0201 	bic.w	r2, r3, #1
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	460b      	mov	r3, r1
 800628e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800629c:	78fb      	ldrb	r3, [r7, #3]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d106      	bne.n	80062b0 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	60da      	str	r2, [r3, #12]
 80062ae:	e00b      	b.n	80062c8 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80062b0:	78fb      	ldrb	r3, [r7, #3]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d106      	bne.n	80062c4 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	60da      	str	r2, [r3, #12]
 80062c2:	e001      	b.n	80062c8 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e003      	b.n	80062d0 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 80062c8:	2032      	movs	r0, #50	; 0x32
 80062ca:	f7fa fec5 	bl	8001058 <HAL_Delay>

  return HAL_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3708      	adds	r7, #8
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80062d8:	b084      	sub	sp, #16
 80062da:	b580      	push	{r7, lr}
 80062dc:	b086      	sub	sp, #24
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
 80062e2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80062e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80062ea:	2300      	movs	r3, #0
 80062ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80062f2:	2300      	movs	r3, #0
 80062f4:	613b      	str	r3, [r7, #16]
 80062f6:	e009      	b.n	800630c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	3340      	adds	r3, #64	; 0x40
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	4413      	add	r3, r2
 8006302:	2200      	movs	r2, #0
 8006304:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	3301      	adds	r3, #1
 800630a:	613b      	str	r3, [r7, #16]
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	2b0e      	cmp	r3, #14
 8006310:	d9f2      	bls.n	80062f8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006312:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006314:	2b00      	cmp	r3, #0
 8006316:	d11c      	bne.n	8006352 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006326:	f043 0302 	orr.w	r3, r3, #2
 800632a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006330:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006348:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	639a      	str	r2, [r3, #56]	; 0x38
 8006350:	e00b      	b.n	800636a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006356:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006362:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006370:	461a      	mov	r2, r3
 8006372:	2300      	movs	r3, #0
 8006374:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800637c:	4619      	mov	r1, r3
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006384:	461a      	mov	r2, r3
 8006386:	680b      	ldr	r3, [r1, #0]
 8006388:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800638a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638c:	2b01      	cmp	r3, #1
 800638e:	d10c      	bne.n	80063aa <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006392:	2b00      	cmp	r3, #0
 8006394:	d104      	bne.n	80063a0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006396:	2100      	movs	r1, #0
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f949 	bl	8006630 <USB_SetDevSpeed>
 800639e:	e008      	b.n	80063b2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80063a0:	2101      	movs	r1, #1
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f944 	bl	8006630 <USB_SetDevSpeed>
 80063a8:	e003      	b.n	80063b2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80063aa:	2103      	movs	r1, #3
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 f93f 	bl	8006630 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80063b2:	2110      	movs	r1, #16
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 f8f3 	bl	80065a0 <USB_FlushTxFifo>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f911 	bl	80065ec <USB_FlushRxFifo>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d001      	beq.n	80063d4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063da:	461a      	mov	r2, r3
 80063dc:	2300      	movs	r3, #0
 80063de:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063e6:	461a      	mov	r2, r3
 80063e8:	2300      	movs	r3, #0
 80063ea:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063f2:	461a      	mov	r2, r3
 80063f4:	2300      	movs	r3, #0
 80063f6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063f8:	2300      	movs	r3, #0
 80063fa:	613b      	str	r3, [r7, #16]
 80063fc:	e043      	b.n	8006486 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	015a      	lsls	r2, r3, #5
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	4413      	add	r3, r2
 8006406:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006410:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006414:	d118      	bne.n	8006448 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10a      	bne.n	8006432 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	015a      	lsls	r2, r3, #5
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4413      	add	r3, r2
 8006424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006428:	461a      	mov	r2, r3
 800642a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800642e:	6013      	str	r3, [r2, #0]
 8006430:	e013      	b.n	800645a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	015a      	lsls	r2, r3, #5
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	4413      	add	r3, r2
 800643a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800643e:	461a      	mov	r2, r3
 8006440:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006444:	6013      	str	r3, [r2, #0]
 8006446:	e008      	b.n	800645a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	015a      	lsls	r2, r3, #5
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	4413      	add	r3, r2
 8006450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006454:	461a      	mov	r2, r3
 8006456:	2300      	movs	r3, #0
 8006458:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	015a      	lsls	r2, r3, #5
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	4413      	add	r3, r2
 8006462:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006466:	461a      	mov	r2, r3
 8006468:	2300      	movs	r3, #0
 800646a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	015a      	lsls	r2, r3, #5
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4413      	add	r3, r2
 8006474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006478:	461a      	mov	r2, r3
 800647a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800647e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	3301      	adds	r3, #1
 8006484:	613b      	str	r3, [r7, #16]
 8006486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	429a      	cmp	r2, r3
 800648c:	d3b7      	bcc.n	80063fe <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800648e:	2300      	movs	r3, #0
 8006490:	613b      	str	r3, [r7, #16]
 8006492:	e043      	b.n	800651c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	4413      	add	r3, r2
 800649c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80064a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80064aa:	d118      	bne.n	80064de <USB_DevInit+0x206>
    {
      if (i == 0U)
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d10a      	bne.n	80064c8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064be:	461a      	mov	r2, r3
 80064c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80064c4:	6013      	str	r3, [r2, #0]
 80064c6:	e013      	b.n	80064f0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	015a      	lsls	r2, r3, #5
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	4413      	add	r3, r2
 80064d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064d4:	461a      	mov	r2, r3
 80064d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80064da:	6013      	str	r3, [r2, #0]
 80064dc:	e008      	b.n	80064f0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	015a      	lsls	r2, r3, #5
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	4413      	add	r3, r2
 80064e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ea:	461a      	mov	r2, r3
 80064ec:	2300      	movs	r3, #0
 80064ee:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80064f0:	693b      	ldr	r3, [r7, #16]
 80064f2:	015a      	lsls	r2, r3, #5
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064fc:	461a      	mov	r2, r3
 80064fe:	2300      	movs	r3, #0
 8006500:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	015a      	lsls	r2, r3, #5
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	4413      	add	r3, r2
 800650a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800650e:	461a      	mov	r2, r3
 8006510:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006514:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	3301      	adds	r3, #1
 800651a:	613b      	str	r3, [r7, #16]
 800651c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651e:	693a      	ldr	r2, [r7, #16]
 8006520:	429a      	cmp	r2, r3
 8006522:	d3b7      	bcc.n	8006494 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006532:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006536:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006544:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006548:	2b00      	cmp	r3, #0
 800654a:	d105      	bne.n	8006558 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	f043 0210 	orr.w	r2, r3, #16
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	699a      	ldr	r2, [r3, #24]
 800655c:	4b0f      	ldr	r3, [pc, #60]	; (800659c <USB_DevInit+0x2c4>)
 800655e:	4313      	orrs	r3, r2
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006566:	2b00      	cmp	r3, #0
 8006568:	d005      	beq.n	8006576 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	f043 0208 	orr.w	r2, r3, #8
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006576:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006578:	2b01      	cmp	r3, #1
 800657a:	d107      	bne.n	800658c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	699b      	ldr	r3, [r3, #24]
 8006580:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006584:	f043 0304 	orr.w	r3, r3, #4
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800658c:	7dfb      	ldrb	r3, [r7, #23]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3718      	adds	r7, #24
 8006592:	46bd      	mov	sp, r7
 8006594:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006598:	b004      	add	sp, #16
 800659a:	4770      	bx	lr
 800659c:	803c3800 	.word	0x803c3800

080065a0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80065aa:	2300      	movs	r3, #0
 80065ac:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	019b      	lsls	r3, r3, #6
 80065b2:	f043 0220 	orr.w	r2, r3, #32
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	3301      	adds	r3, #1
 80065be:	60fb      	str	r3, [r7, #12]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4a09      	ldr	r2, [pc, #36]	; (80065e8 <USB_FlushTxFifo+0x48>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d901      	bls.n	80065cc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80065c8:	2303      	movs	r3, #3
 80065ca:	e006      	b.n	80065da <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	f003 0320 	and.w	r3, r3, #32
 80065d4:	2b20      	cmp	r3, #32
 80065d6:	d0f0      	beq.n	80065ba <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3714      	adds	r7, #20
 80065de:	46bd      	mov	sp, r7
 80065e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop
 80065e8:	00030d40 	.word	0x00030d40

080065ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80065f4:	2300      	movs	r3, #0
 80065f6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2210      	movs	r2, #16
 80065fc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	3301      	adds	r3, #1
 8006602:	60fb      	str	r3, [r7, #12]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	4a09      	ldr	r2, [pc, #36]	; (800662c <USB_FlushRxFifo+0x40>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d901      	bls.n	8006610 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	e006      	b.n	800661e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	f003 0310 	and.w	r3, r3, #16
 8006618:	2b10      	cmp	r3, #16
 800661a:	d0f0      	beq.n	80065fe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	00030d40 	.word	0x00030d40

08006630 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	460b      	mov	r3, r1
 800663a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	78fb      	ldrb	r3, [r7, #3]
 800664a:	68f9      	ldr	r1, [r7, #12]
 800664c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006650:	4313      	orrs	r3, r2
 8006652:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3714      	adds	r7, #20
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr

08006662 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006662:	b480      	push	{r7}
 8006664:	b087      	sub	sp, #28
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	f003 0306 	and.w	r3, r3, #6
 800667a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d102      	bne.n	8006688 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006682:	2300      	movs	r3, #0
 8006684:	75fb      	strb	r3, [r7, #23]
 8006686:	e00a      	b.n	800669e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2b02      	cmp	r3, #2
 800668c:	d002      	beq.n	8006694 <USB_GetDevSpeed+0x32>
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2b06      	cmp	r3, #6
 8006692:	d102      	bne.n	800669a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006694:	2302      	movs	r3, #2
 8006696:	75fb      	strb	r3, [r7, #23]
 8006698:	e001      	b.n	800669e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800669a:	230f      	movs	r3, #15
 800669c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800669e:	7dfb      	ldrb	r3, [r7, #23]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	371c      	adds	r7, #28
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	785b      	ldrb	r3, [r3, #1]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d13a      	bne.n	800673e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066ce:	69da      	ldr	r2, [r3, #28]
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	f003 030f 	and.w	r3, r3, #15
 80066d8:	2101      	movs	r1, #1
 80066da:	fa01 f303 	lsl.w	r3, r1, r3
 80066de:	b29b      	uxth	r3, r3
 80066e0:	68f9      	ldr	r1, [r7, #12]
 80066e2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066e6:	4313      	orrs	r3, r2
 80066e8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d155      	bne.n	80067ac <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	015a      	lsls	r2, r3, #5
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	4413      	add	r3, r2
 8006708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	78db      	ldrb	r3, [r3, #3]
 800671a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800671c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	059b      	lsls	r3, r3, #22
 8006722:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006724:	4313      	orrs	r3, r2
 8006726:	68ba      	ldr	r2, [r7, #8]
 8006728:	0151      	lsls	r1, r2, #5
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	440a      	add	r2, r1
 800672e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006736:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800673a:	6013      	str	r3, [r2, #0]
 800673c:	e036      	b.n	80067ac <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006744:	69da      	ldr	r2, [r3, #28]
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	781b      	ldrb	r3, [r3, #0]
 800674a:	f003 030f 	and.w	r3, r3, #15
 800674e:	2101      	movs	r1, #1
 8006750:	fa01 f303 	lsl.w	r3, r1, r3
 8006754:	041b      	lsls	r3, r3, #16
 8006756:	68f9      	ldr	r1, [r7, #12]
 8006758:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800675c:	4313      	orrs	r3, r2
 800675e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	015a      	lsls	r2, r3, #5
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	4413      	add	r3, r2
 8006768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d11a      	bne.n	80067ac <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	015a      	lsls	r2, r3, #5
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	4413      	add	r3, r2
 800677e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	78db      	ldrb	r3, [r3, #3]
 8006790:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006792:	430b      	orrs	r3, r1
 8006794:	4313      	orrs	r3, r2
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	0151      	lsls	r1, r2, #5
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	440a      	add	r2, r1
 800679e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067aa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80067ac:	2300      	movs	r3, #0
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3714      	adds	r7, #20
 80067b2:	46bd      	mov	sp, r7
 80067b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b8:	4770      	bx	lr
	...

080067bc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80067bc:	b480      	push	{r7}
 80067be:	b085      	sub	sp, #20
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	785b      	ldrb	r3, [r3, #1]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d161      	bne.n	800689c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	015a      	lsls	r2, r3, #5
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	4413      	add	r3, r2
 80067e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067ee:	d11f      	bne.n	8006830 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	015a      	lsls	r2, r3, #5
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	4413      	add	r3, r2
 80067f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68ba      	ldr	r2, [r7, #8]
 8006800:	0151      	lsls	r1, r2, #5
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	440a      	add	r2, r1
 8006806:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800680a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800680e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	015a      	lsls	r2, r3, #5
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	4413      	add	r3, r2
 8006818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68ba      	ldr	r2, [r7, #8]
 8006820:	0151      	lsls	r1, r2, #5
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	440a      	add	r2, r1
 8006826:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800682a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800682e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006836:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	781b      	ldrb	r3, [r3, #0]
 800683c:	f003 030f 	and.w	r3, r3, #15
 8006840:	2101      	movs	r1, #1
 8006842:	fa01 f303 	lsl.w	r3, r1, r3
 8006846:	b29b      	uxth	r3, r3
 8006848:	43db      	mvns	r3, r3
 800684a:	68f9      	ldr	r1, [r7, #12]
 800684c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006850:	4013      	ands	r3, r2
 8006852:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800685a:	69da      	ldr	r2, [r3, #28]
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	781b      	ldrb	r3, [r3, #0]
 8006860:	f003 030f 	and.w	r3, r3, #15
 8006864:	2101      	movs	r1, #1
 8006866:	fa01 f303 	lsl.w	r3, r1, r3
 800686a:	b29b      	uxth	r3, r3
 800686c:	43db      	mvns	r3, r3
 800686e:	68f9      	ldr	r1, [r7, #12]
 8006870:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006874:	4013      	ands	r3, r2
 8006876:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	015a      	lsls	r2, r3, #5
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	4413      	add	r3, r2
 8006880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	0159      	lsls	r1, r3, #5
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	440b      	add	r3, r1
 800688e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006892:	4619      	mov	r1, r3
 8006894:	4b35      	ldr	r3, [pc, #212]	; (800696c <USB_DeactivateEndpoint+0x1b0>)
 8006896:	4013      	ands	r3, r2
 8006898:	600b      	str	r3, [r1, #0]
 800689a:	e060      	b.n	800695e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	015a      	lsls	r2, r3, #5
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	4413      	add	r3, r2
 80068a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80068ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80068b2:	d11f      	bne.n	80068f4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	015a      	lsls	r2, r3, #5
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	4413      	add	r3, r2
 80068bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	0151      	lsls	r1, r2, #5
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	440a      	add	r2, r1
 80068ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068ce:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80068d2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	015a      	lsls	r2, r3, #5
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	4413      	add	r3, r2
 80068dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68ba      	ldr	r2, [r7, #8]
 80068e4:	0151      	lsls	r1, r2, #5
 80068e6:	68fa      	ldr	r2, [r7, #12]
 80068e8:	440a      	add	r2, r1
 80068ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80068f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	f003 030f 	and.w	r3, r3, #15
 8006904:	2101      	movs	r1, #1
 8006906:	fa01 f303 	lsl.w	r3, r1, r3
 800690a:	041b      	lsls	r3, r3, #16
 800690c:	43db      	mvns	r3, r3
 800690e:	68f9      	ldr	r1, [r7, #12]
 8006910:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006914:	4013      	ands	r3, r2
 8006916:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800691e:	69da      	ldr	r2, [r3, #28]
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	f003 030f 	and.w	r3, r3, #15
 8006928:	2101      	movs	r1, #1
 800692a:	fa01 f303 	lsl.w	r3, r1, r3
 800692e:	041b      	lsls	r3, r3, #16
 8006930:	43db      	mvns	r3, r3
 8006932:	68f9      	ldr	r1, [r7, #12]
 8006934:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006938:	4013      	ands	r3, r2
 800693a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	4413      	add	r3, r2
 8006944:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	0159      	lsls	r1, r3, #5
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	440b      	add	r3, r1
 8006952:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006956:	4619      	mov	r1, r3
 8006958:	4b05      	ldr	r3, [pc, #20]	; (8006970 <USB_DeactivateEndpoint+0x1b4>)
 800695a:	4013      	ands	r3, r2
 800695c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3714      	adds	r7, #20
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr
 800696c:	ec337800 	.word	0xec337800
 8006970:	eff37800 	.word	0xeff37800

08006974 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b08a      	sub	sp, #40	; 0x28
 8006978:	af02      	add	r7, sp, #8
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	4613      	mov	r3, r2
 8006980:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	785b      	ldrb	r3, [r3, #1]
 8006990:	2b01      	cmp	r3, #1
 8006992:	f040 815c 	bne.w	8006c4e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	695b      	ldr	r3, [r3, #20]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d132      	bne.n	8006a04 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	015a      	lsls	r2, r3, #5
 80069a2:	69fb      	ldr	r3, [r7, #28]
 80069a4:	4413      	add	r3, r2
 80069a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069aa:	691b      	ldr	r3, [r3, #16]
 80069ac:	69ba      	ldr	r2, [r7, #24]
 80069ae:	0151      	lsls	r1, r2, #5
 80069b0:	69fa      	ldr	r2, [r7, #28]
 80069b2:	440a      	add	r2, r1
 80069b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069b8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80069bc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80069c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	015a      	lsls	r2, r3, #5
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	4413      	add	r3, r2
 80069ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	69ba      	ldr	r2, [r7, #24]
 80069d2:	0151      	lsls	r1, r2, #5
 80069d4:	69fa      	ldr	r2, [r7, #28]
 80069d6:	440a      	add	r2, r1
 80069d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80069e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	015a      	lsls	r2, r3, #5
 80069e6:	69fb      	ldr	r3, [r7, #28]
 80069e8:	4413      	add	r3, r2
 80069ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	69ba      	ldr	r2, [r7, #24]
 80069f2:	0151      	lsls	r1, r2, #5
 80069f4:	69fa      	ldr	r2, [r7, #28]
 80069f6:	440a      	add	r2, r1
 80069f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80069fc:	0cdb      	lsrs	r3, r3, #19
 80069fe:	04db      	lsls	r3, r3, #19
 8006a00:	6113      	str	r3, [r2, #16]
 8006a02:	e074      	b.n	8006aee <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	015a      	lsls	r2, r3, #5
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	69ba      	ldr	r2, [r7, #24]
 8006a14:	0151      	lsls	r1, r2, #5
 8006a16:	69fa      	ldr	r2, [r7, #28]
 8006a18:	440a      	add	r2, r1
 8006a1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a1e:	0cdb      	lsrs	r3, r3, #19
 8006a20:	04db      	lsls	r3, r3, #19
 8006a22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006a24:	69bb      	ldr	r3, [r7, #24]
 8006a26:	015a      	lsls	r2, r3, #5
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	4413      	add	r3, r2
 8006a2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a30:	691b      	ldr	r3, [r3, #16]
 8006a32:	69ba      	ldr	r2, [r7, #24]
 8006a34:	0151      	lsls	r1, r2, #5
 8006a36:	69fa      	ldr	r2, [r7, #28]
 8006a38:	440a      	add	r2, r1
 8006a3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a3e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006a42:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006a46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	015a      	lsls	r2, r3, #5
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	4413      	add	r3, r2
 8006a50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a54:	691a      	ldr	r2, [r3, #16]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	6959      	ldr	r1, [r3, #20]
 8006a5a:	68bb      	ldr	r3, [r7, #8]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	440b      	add	r3, r1
 8006a60:	1e59      	subs	r1, r3, #1
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a6a:	04d9      	lsls	r1, r3, #19
 8006a6c:	4b9d      	ldr	r3, [pc, #628]	; (8006ce4 <USB_EPStartXfer+0x370>)
 8006a6e:	400b      	ands	r3, r1
 8006a70:	69b9      	ldr	r1, [r7, #24]
 8006a72:	0148      	lsls	r0, r1, #5
 8006a74:	69f9      	ldr	r1, [r7, #28]
 8006a76:	4401      	add	r1, r0
 8006a78:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006a80:	69bb      	ldr	r3, [r7, #24]
 8006a82:	015a      	lsls	r2, r3, #5
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	4413      	add	r3, r2
 8006a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a8c:	691a      	ldr	r2, [r3, #16]
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a96:	69b9      	ldr	r1, [r7, #24]
 8006a98:	0148      	lsls	r0, r1, #5
 8006a9a:	69f9      	ldr	r1, [r7, #28]
 8006a9c:	4401      	add	r1, r0
 8006a9e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	78db      	ldrb	r3, [r3, #3]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d11f      	bne.n	8006aee <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	015a      	lsls	r2, r3, #5
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	4413      	add	r3, r2
 8006ab6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	69ba      	ldr	r2, [r7, #24]
 8006abe:	0151      	lsls	r1, r2, #5
 8006ac0:	69fa      	ldr	r2, [r7, #28]
 8006ac2:	440a      	add	r2, r1
 8006ac4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ac8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006acc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006ace:	69bb      	ldr	r3, [r7, #24]
 8006ad0:	015a      	lsls	r2, r3, #5
 8006ad2:	69fb      	ldr	r3, [r7, #28]
 8006ad4:	4413      	add	r3, r2
 8006ad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	69ba      	ldr	r2, [r7, #24]
 8006ade:	0151      	lsls	r1, r2, #5
 8006ae0:	69fa      	ldr	r2, [r7, #28]
 8006ae2:	440a      	add	r2, r1
 8006ae4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ae8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006aec:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006aee:	79fb      	ldrb	r3, [r7, #7]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d14b      	bne.n	8006b8c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d009      	beq.n	8006b10 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006afc:	69bb      	ldr	r3, [r7, #24]
 8006afe:	015a      	lsls	r2, r3, #5
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	4413      	add	r3, r2
 8006b04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b08:	461a      	mov	r2, r3
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	691b      	ldr	r3, [r3, #16]
 8006b0e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	78db      	ldrb	r3, [r3, #3]
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d128      	bne.n	8006b6a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b18:	69fb      	ldr	r3, [r7, #28]
 8006b1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d110      	bne.n	8006b4a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	015a      	lsls	r2, r3, #5
 8006b2c:	69fb      	ldr	r3, [r7, #28]
 8006b2e:	4413      	add	r3, r2
 8006b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69ba      	ldr	r2, [r7, #24]
 8006b38:	0151      	lsls	r1, r2, #5
 8006b3a:	69fa      	ldr	r2, [r7, #28]
 8006b3c:	440a      	add	r2, r1
 8006b3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b42:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006b46:	6013      	str	r3, [r2, #0]
 8006b48:	e00f      	b.n	8006b6a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	015a      	lsls	r2, r3, #5
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	4413      	add	r3, r2
 8006b52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	0151      	lsls	r1, r2, #5
 8006b5c:	69fa      	ldr	r2, [r7, #28]
 8006b5e:	440a      	add	r2, r1
 8006b60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b68:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	015a      	lsls	r2, r3, #5
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	4413      	add	r3, r2
 8006b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	69ba      	ldr	r2, [r7, #24]
 8006b7a:	0151      	lsls	r1, r2, #5
 8006b7c:	69fa      	ldr	r2, [r7, #28]
 8006b7e:	440a      	add	r2, r1
 8006b80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b84:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006b88:	6013      	str	r3, [r2, #0]
 8006b8a:	e12f      	b.n	8006dec <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	015a      	lsls	r2, r3, #5
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	4413      	add	r3, r2
 8006b94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	69ba      	ldr	r2, [r7, #24]
 8006b9c:	0151      	lsls	r1, r2, #5
 8006b9e:	69fa      	ldr	r2, [r7, #28]
 8006ba0:	440a      	add	r2, r1
 8006ba2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ba6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006baa:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	78db      	ldrb	r3, [r3, #3]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d015      	beq.n	8006be0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	695b      	ldr	r3, [r3, #20]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f000 8117 	beq.w	8006dec <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	f003 030f 	and.w	r3, r3, #15
 8006bce:	2101      	movs	r1, #1
 8006bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8006bd4:	69f9      	ldr	r1, [r7, #28]
 8006bd6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	634b      	str	r3, [r1, #52]	; 0x34
 8006bde:	e105      	b.n	8006dec <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d110      	bne.n	8006c12 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	015a      	lsls	r2, r3, #5
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	69ba      	ldr	r2, [r7, #24]
 8006c00:	0151      	lsls	r1, r2, #5
 8006c02:	69fa      	ldr	r2, [r7, #28]
 8006c04:	440a      	add	r2, r1
 8006c06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c0a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006c0e:	6013      	str	r3, [r2, #0]
 8006c10:	e00f      	b.n	8006c32 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	015a      	lsls	r2, r3, #5
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	4413      	add	r3, r2
 8006c1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	69ba      	ldr	r2, [r7, #24]
 8006c22:	0151      	lsls	r1, r2, #5
 8006c24:	69fa      	ldr	r2, [r7, #28]
 8006c26:	440a      	add	r2, r1
 8006c28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c30:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	68d9      	ldr	r1, [r3, #12]
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	781a      	ldrb	r2, [r3, #0]
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	695b      	ldr	r3, [r3, #20]
 8006c3e:	b298      	uxth	r0, r3
 8006c40:	79fb      	ldrb	r3, [r7, #7]
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	4603      	mov	r3, r0
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f000 fa2b 	bl	80070a2 <USB_WritePacket>
 8006c4c:	e0ce      	b.n	8006dec <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	015a      	lsls	r2, r3, #5
 8006c52:	69fb      	ldr	r3, [r7, #28]
 8006c54:	4413      	add	r3, r2
 8006c56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	69ba      	ldr	r2, [r7, #24]
 8006c5e:	0151      	lsls	r1, r2, #5
 8006c60:	69fa      	ldr	r2, [r7, #28]
 8006c62:	440a      	add	r2, r1
 8006c64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c68:	0cdb      	lsrs	r3, r3, #19
 8006c6a:	04db      	lsls	r3, r3, #19
 8006c6c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	015a      	lsls	r2, r3, #5
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	4413      	add	r3, r2
 8006c76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c7a:	691b      	ldr	r3, [r3, #16]
 8006c7c:	69ba      	ldr	r2, [r7, #24]
 8006c7e:	0151      	lsls	r1, r2, #5
 8006c80:	69fa      	ldr	r2, [r7, #28]
 8006c82:	440a      	add	r2, r1
 8006c84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c88:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c8c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c90:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	695b      	ldr	r3, [r3, #20]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d126      	bne.n	8006ce8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	015a      	lsls	r2, r3, #5
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ca6:	691a      	ldr	r2, [r3, #16]
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cb0:	69b9      	ldr	r1, [r7, #24]
 8006cb2:	0148      	lsls	r0, r1, #5
 8006cb4:	69f9      	ldr	r1, [r7, #28]
 8006cb6:	4401      	add	r1, r0
 8006cb8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	015a      	lsls	r2, r3, #5
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	69ba      	ldr	r2, [r7, #24]
 8006cd0:	0151      	lsls	r1, r2, #5
 8006cd2:	69fa      	ldr	r2, [r7, #28]
 8006cd4:	440a      	add	r2, r1
 8006cd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cda:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006cde:	6113      	str	r3, [r2, #16]
 8006ce0:	e036      	b.n	8006d50 <USB_EPStartXfer+0x3dc>
 8006ce2:	bf00      	nop
 8006ce4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	695a      	ldr	r2, [r3, #20]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	1e5a      	subs	r2, r3, #1
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cfc:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006cfe:	69bb      	ldr	r3, [r7, #24]
 8006d00:	015a      	lsls	r2, r3, #5
 8006d02:	69fb      	ldr	r3, [r7, #28]
 8006d04:	4413      	add	r3, r2
 8006d06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d0a:	691a      	ldr	r2, [r3, #16]
 8006d0c:	8afb      	ldrh	r3, [r7, #22]
 8006d0e:	04d9      	lsls	r1, r3, #19
 8006d10:	4b39      	ldr	r3, [pc, #228]	; (8006df8 <USB_EPStartXfer+0x484>)
 8006d12:	400b      	ands	r3, r1
 8006d14:	69b9      	ldr	r1, [r7, #24]
 8006d16:	0148      	lsls	r0, r1, #5
 8006d18:	69f9      	ldr	r1, [r7, #28]
 8006d1a:	4401      	add	r1, r0
 8006d1c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006d20:	4313      	orrs	r3, r2
 8006d22:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	015a      	lsls	r2, r3, #5
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	4413      	add	r3, r2
 8006d2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d30:	691a      	ldr	r2, [r3, #16]
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	8af9      	ldrh	r1, [r7, #22]
 8006d38:	fb01 f303 	mul.w	r3, r1, r3
 8006d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d40:	69b9      	ldr	r1, [r7, #24]
 8006d42:	0148      	lsls	r0, r1, #5
 8006d44:	69f9      	ldr	r1, [r7, #28]
 8006d46:	4401      	add	r1, r0
 8006d48:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006d50:	79fb      	ldrb	r3, [r7, #7]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d10d      	bne.n	8006d72 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d009      	beq.n	8006d72 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	68d9      	ldr	r1, [r3, #12]
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	015a      	lsls	r2, r3, #5
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	4413      	add	r3, r2
 8006d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d6e:	460a      	mov	r2, r1
 8006d70:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	78db      	ldrb	r3, [r3, #3]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d128      	bne.n	8006dcc <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006d7a:	69fb      	ldr	r3, [r7, #28]
 8006d7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d110      	bne.n	8006dac <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	015a      	lsls	r2, r3, #5
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	4413      	add	r3, r2
 8006d92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	69ba      	ldr	r2, [r7, #24]
 8006d9a:	0151      	lsls	r1, r2, #5
 8006d9c:	69fa      	ldr	r2, [r7, #28]
 8006d9e:	440a      	add	r2, r1
 8006da0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006da4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006da8:	6013      	str	r3, [r2, #0]
 8006daa:	e00f      	b.n	8006dcc <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	015a      	lsls	r2, r3, #5
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	4413      	add	r3, r2
 8006db4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	69ba      	ldr	r2, [r7, #24]
 8006dbc:	0151      	lsls	r1, r2, #5
 8006dbe:	69fa      	ldr	r2, [r7, #28]
 8006dc0:	440a      	add	r2, r1
 8006dc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006dc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dca:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	015a      	lsls	r2, r3, #5
 8006dd0:	69fb      	ldr	r3, [r7, #28]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	69ba      	ldr	r2, [r7, #24]
 8006ddc:	0151      	lsls	r1, r2, #5
 8006dde:	69fa      	ldr	r2, [r7, #28]
 8006de0:	440a      	add	r2, r1
 8006de2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006de6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006dea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006dec:	2300      	movs	r3, #0
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3720      	adds	r7, #32
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	1ff80000 	.word	0x1ff80000

08006dfc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b087      	sub	sp, #28
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	60f8      	str	r0, [r7, #12]
 8006e04:	60b9      	str	r1, [r7, #8]
 8006e06:	4613      	mov	r3, r2
 8006e08:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	785b      	ldrb	r3, [r3, #1]
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	f040 80cd 	bne.w	8006fb8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d132      	bne.n	8006e8c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	015a      	lsls	r2, r3, #5
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e32:	691b      	ldr	r3, [r3, #16]
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	0151      	lsls	r1, r2, #5
 8006e38:	697a      	ldr	r2, [r7, #20]
 8006e3a:	440a      	add	r2, r1
 8006e3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e40:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e44:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e48:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	015a      	lsls	r2, r3, #5
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	4413      	add	r3, r2
 8006e52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	0151      	lsls	r1, r2, #5
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	440a      	add	r2, r1
 8006e60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e68:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	015a      	lsls	r2, r3, #5
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	4413      	add	r3, r2
 8006e72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	0151      	lsls	r1, r2, #5
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	440a      	add	r2, r1
 8006e80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e84:	0cdb      	lsrs	r3, r3, #19
 8006e86:	04db      	lsls	r3, r3, #19
 8006e88:	6113      	str	r3, [r2, #16]
 8006e8a:	e04e      	b.n	8006f2a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006e8c:	693b      	ldr	r3, [r7, #16]
 8006e8e:	015a      	lsls	r2, r3, #5
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	4413      	add	r3, r2
 8006e94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	693a      	ldr	r2, [r7, #16]
 8006e9c:	0151      	lsls	r1, r2, #5
 8006e9e:	697a      	ldr	r2, [r7, #20]
 8006ea0:	440a      	add	r2, r1
 8006ea2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ea6:	0cdb      	lsrs	r3, r3, #19
 8006ea8:	04db      	lsls	r3, r3, #19
 8006eaa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	693a      	ldr	r2, [r7, #16]
 8006ebc:	0151      	lsls	r1, r2, #5
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	440a      	add	r2, r1
 8006ec2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ec6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006eca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006ece:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	695a      	ldr	r2, [r3, #20]
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d903      	bls.n	8006ee4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	015a      	lsls	r2, r3, #5
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	4413      	add	r3, r2
 8006eec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	693a      	ldr	r2, [r7, #16]
 8006ef4:	0151      	lsls	r1, r2, #5
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	440a      	add	r2, r1
 8006efa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006efe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f02:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	015a      	lsls	r2, r3, #5
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	4413      	add	r3, r2
 8006f0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f10:	691a      	ldr	r2, [r3, #16]
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	695b      	ldr	r3, [r3, #20]
 8006f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f1a:	6939      	ldr	r1, [r7, #16]
 8006f1c:	0148      	lsls	r0, r1, #5
 8006f1e:	6979      	ldr	r1, [r7, #20]
 8006f20:	4401      	add	r1, r0
 8006f22:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006f26:	4313      	orrs	r3, r2
 8006f28:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006f2a:	79fb      	ldrb	r3, [r7, #7]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d11e      	bne.n	8006f6e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d009      	beq.n	8006f4c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	015a      	lsls	r2, r3, #5
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	4413      	add	r3, r2
 8006f40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f44:	461a      	mov	r2, r3
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	015a      	lsls	r2, r3, #5
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	4413      	add	r3, r2
 8006f54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	693a      	ldr	r2, [r7, #16]
 8006f5c:	0151      	lsls	r1, r2, #5
 8006f5e:	697a      	ldr	r2, [r7, #20]
 8006f60:	440a      	add	r2, r1
 8006f62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f66:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006f6a:	6013      	str	r3, [r2, #0]
 8006f6c:	e092      	b.n	8007094 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	015a      	lsls	r2, r3, #5
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	4413      	add	r3, r2
 8006f76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	0151      	lsls	r1, r2, #5
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	440a      	add	r2, r1
 8006f84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f88:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006f8c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	695b      	ldr	r3, [r3, #20]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d07e      	beq.n	8007094 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	781b      	ldrb	r3, [r3, #0]
 8006fa2:	f003 030f 	and.w	r3, r3, #15
 8006fa6:	2101      	movs	r1, #1
 8006fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fac:	6979      	ldr	r1, [r7, #20]
 8006fae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	634b      	str	r3, [r1, #52]	; 0x34
 8006fb6:	e06d      	b.n	8007094 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006fb8:	693b      	ldr	r3, [r7, #16]
 8006fba:	015a      	lsls	r2, r3, #5
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	693a      	ldr	r2, [r7, #16]
 8006fc8:	0151      	lsls	r1, r2, #5
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	440a      	add	r2, r1
 8006fce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fd2:	0cdb      	lsrs	r3, r3, #19
 8006fd4:	04db      	lsls	r3, r3, #19
 8006fd6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006fd8:	693b      	ldr	r3, [r7, #16]
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fe4:	691b      	ldr	r3, [r3, #16]
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	0151      	lsls	r1, r2, #5
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	440a      	add	r2, r1
 8006fee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ff2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006ff6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006ffa:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	695b      	ldr	r3, [r3, #20]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d003      	beq.n	800700c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	689a      	ldr	r2, [r3, #8]
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	015a      	lsls	r2, r3, #5
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	4413      	add	r3, r2
 8007014:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	693a      	ldr	r2, [r7, #16]
 800701c:	0151      	lsls	r1, r2, #5
 800701e:	697a      	ldr	r2, [r7, #20]
 8007020:	440a      	add	r2, r1
 8007022:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007026:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800702a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	015a      	lsls	r2, r3, #5
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	4413      	add	r3, r2
 8007034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007038:	691a      	ldr	r2, [r3, #16]
 800703a:	68bb      	ldr	r3, [r7, #8]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007042:	6939      	ldr	r1, [r7, #16]
 8007044:	0148      	lsls	r0, r1, #5
 8007046:	6979      	ldr	r1, [r7, #20]
 8007048:	4401      	add	r1, r0
 800704a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800704e:	4313      	orrs	r3, r2
 8007050:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007052:	79fb      	ldrb	r3, [r7, #7]
 8007054:	2b01      	cmp	r3, #1
 8007056:	d10d      	bne.n	8007074 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d009      	beq.n	8007074 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	68d9      	ldr	r1, [r3, #12]
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	015a      	lsls	r2, r3, #5
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	4413      	add	r3, r2
 800706c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007070:	460a      	mov	r2, r1
 8007072:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	015a      	lsls	r2, r3, #5
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	4413      	add	r3, r2
 800707c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	0151      	lsls	r1, r2, #5
 8007086:	697a      	ldr	r2, [r7, #20]
 8007088:	440a      	add	r2, r1
 800708a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800708e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007092:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	371c      	adds	r7, #28
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr

080070a2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b089      	sub	sp, #36	; 0x24
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	60f8      	str	r0, [r7, #12]
 80070aa:	60b9      	str	r1, [r7, #8]
 80070ac:	4611      	mov	r1, r2
 80070ae:	461a      	mov	r2, r3
 80070b0:	460b      	mov	r3, r1
 80070b2:	71fb      	strb	r3, [r7, #7]
 80070b4:	4613      	mov	r3, r2
 80070b6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80070c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d11a      	bne.n	80070fe <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80070c8:	88bb      	ldrh	r3, [r7, #4]
 80070ca:	3303      	adds	r3, #3
 80070cc:	089b      	lsrs	r3, r3, #2
 80070ce:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80070d0:	2300      	movs	r3, #0
 80070d2:	61bb      	str	r3, [r7, #24]
 80070d4:	e00f      	b.n	80070f6 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80070d6:	79fb      	ldrb	r3, [r7, #7]
 80070d8:	031a      	lsls	r2, r3, #12
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	4413      	add	r3, r2
 80070de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80070e2:	461a      	mov	r2, r3
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6013      	str	r3, [r2, #0]
      pSrc++;
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	3304      	adds	r3, #4
 80070ee:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	3301      	adds	r3, #1
 80070f4:	61bb      	str	r3, [r7, #24]
 80070f6:	69ba      	ldr	r2, [r7, #24]
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d3eb      	bcc.n	80070d6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	3724      	adds	r7, #36	; 0x24
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800710c:	b480      	push	{r7}
 800710e:	b089      	sub	sp, #36	; 0x24
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	4613      	mov	r3, r2
 8007118:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8007122:	88fb      	ldrh	r3, [r7, #6]
 8007124:	3303      	adds	r3, #3
 8007126:	089b      	lsrs	r3, r3, #2
 8007128:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800712a:	2300      	movs	r3, #0
 800712c:	61bb      	str	r3, [r7, #24]
 800712e:	e00b      	b.n	8007148 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	601a      	str	r2, [r3, #0]
    pDest++;
 800713c:	69fb      	ldr	r3, [r7, #28]
 800713e:	3304      	adds	r3, #4
 8007140:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	3301      	adds	r3, #1
 8007146:	61bb      	str	r3, [r7, #24]
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	429a      	cmp	r2, r3
 800714e:	d3ef      	bcc.n	8007130 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007150:	69fb      	ldr	r3, [r7, #28]
}
 8007152:	4618      	mov	r0, r3
 8007154:	3724      	adds	r7, #36	; 0x24
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr

0800715e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800715e:	b480      	push	{r7}
 8007160:	b085      	sub	sp, #20
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	781b      	ldrb	r3, [r3, #0]
 8007170:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	785b      	ldrb	r3, [r3, #1]
 8007176:	2b01      	cmp	r3, #1
 8007178:	d12c      	bne.n	80071d4 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	015a      	lsls	r2, r3, #5
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	4413      	add	r3, r2
 8007182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	db12      	blt.n	80071b2 <USB_EPSetStall+0x54>
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00f      	beq.n	80071b2 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	015a      	lsls	r2, r3, #5
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	4413      	add	r3, r2
 800719a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68ba      	ldr	r2, [r7, #8]
 80071a2:	0151      	lsls	r1, r2, #5
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	440a      	add	r2, r1
 80071a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071ac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80071b0:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	015a      	lsls	r2, r3, #5
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	4413      	add	r3, r2
 80071ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	0151      	lsls	r1, r2, #5
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	440a      	add	r2, r1
 80071c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80071d0:	6013      	str	r3, [r2, #0]
 80071d2:	e02b      	b.n	800722c <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	015a      	lsls	r2, r3, #5
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	4413      	add	r3, r2
 80071dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	db12      	blt.n	800720c <USB_EPSetStall+0xae>
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00f      	beq.n	800720c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	68ba      	ldr	r2, [r7, #8]
 80071fc:	0151      	lsls	r1, r2, #5
 80071fe:	68fa      	ldr	r2, [r7, #12]
 8007200:	440a      	add	r2, r1
 8007202:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007206:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800720a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	015a      	lsls	r2, r3, #5
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	4413      	add	r3, r2
 8007214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68ba      	ldr	r2, [r7, #8]
 800721c:	0151      	lsls	r1, r2, #5
 800721e:	68fa      	ldr	r2, [r7, #12]
 8007220:	440a      	add	r2, r1
 8007222:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007226:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800722a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800722c:	2300      	movs	r3, #0
}
 800722e:	4618      	mov	r0, r3
 8007230:	3714      	adds	r7, #20
 8007232:	46bd      	mov	sp, r7
 8007234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007238:	4770      	bx	lr

0800723a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800723a:	b480      	push	{r7}
 800723c:	b085      	sub	sp, #20
 800723e:	af00      	add	r7, sp, #0
 8007240:	6078      	str	r0, [r7, #4]
 8007242:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	781b      	ldrb	r3, [r3, #0]
 800724c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	785b      	ldrb	r3, [r3, #1]
 8007252:	2b01      	cmp	r3, #1
 8007254:	d128      	bne.n	80072a8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	015a      	lsls	r2, r3, #5
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	4413      	add	r3, r2
 800725e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	68ba      	ldr	r2, [r7, #8]
 8007266:	0151      	lsls	r1, r2, #5
 8007268:	68fa      	ldr	r2, [r7, #12]
 800726a:	440a      	add	r2, r1
 800726c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007270:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007274:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	78db      	ldrb	r3, [r3, #3]
 800727a:	2b03      	cmp	r3, #3
 800727c:	d003      	beq.n	8007286 <USB_EPClearStall+0x4c>
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	78db      	ldrb	r3, [r3, #3]
 8007282:	2b02      	cmp	r3, #2
 8007284:	d138      	bne.n	80072f8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	015a      	lsls	r2, r3, #5
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	4413      	add	r3, r2
 800728e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68ba      	ldr	r2, [r7, #8]
 8007296:	0151      	lsls	r1, r2, #5
 8007298:	68fa      	ldr	r2, [r7, #12]
 800729a:	440a      	add	r2, r1
 800729c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072a4:	6013      	str	r3, [r2, #0]
 80072a6:	e027      	b.n	80072f8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	015a      	lsls	r2, r3, #5
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	4413      	add	r3, r2
 80072b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68ba      	ldr	r2, [r7, #8]
 80072b8:	0151      	lsls	r1, r2, #5
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	440a      	add	r2, r1
 80072be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80072c6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	78db      	ldrb	r3, [r3, #3]
 80072cc:	2b03      	cmp	r3, #3
 80072ce:	d003      	beq.n	80072d8 <USB_EPClearStall+0x9e>
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	78db      	ldrb	r3, [r3, #3]
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d10f      	bne.n	80072f8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	015a      	lsls	r2, r3, #5
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	4413      	add	r3, r2
 80072e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68ba      	ldr	r2, [r7, #8]
 80072e8:	0151      	lsls	r1, r2, #5
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	440a      	add	r2, r1
 80072ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072f6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3714      	adds	r7, #20
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr

08007306 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007306:	b480      	push	{r7}
 8007308:	b085      	sub	sp, #20
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	460b      	mov	r3, r1
 8007310:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007324:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007328:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	78fb      	ldrb	r3, [r7, #3]
 8007334:	011b      	lsls	r3, r3, #4
 8007336:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800733a:	68f9      	ldr	r1, [r7, #12]
 800733c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007340:	4313      	orrs	r3, r2
 8007342:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3714      	adds	r7, #20
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007352:	b480      	push	{r7}
 8007354:	b085      	sub	sp, #20
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	68fa      	ldr	r2, [r7, #12]
 8007368:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800736c:	f023 0303 	bic.w	r3, r3, #3
 8007370:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	68fa      	ldr	r2, [r7, #12]
 800737c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007380:	f023 0302 	bic.w	r3, r3, #2
 8007384:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007386:	2300      	movs	r3, #0
}
 8007388:	4618      	mov	r0, r3
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80073ae:	f023 0303 	bic.w	r3, r3, #3
 80073b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	68fa      	ldr	r2, [r7, #12]
 80073be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073c2:	f043 0302 	orr.w	r3, r3, #2
 80073c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3714      	adds	r7, #20
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr

080073d6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80073d6:	b480      	push	{r7}
 80073d8:	b085      	sub	sp, #20
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	695b      	ldr	r3, [r3, #20]
 80073e2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	68fa      	ldr	r2, [r7, #12]
 80073ea:	4013      	ands	r3, r2
 80073ec:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80073ee:	68fb      	ldr	r3, [r7, #12]
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3714      	adds	r7, #20
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007418:	69db      	ldr	r3, [r3, #28]
 800741a:	68ba      	ldr	r2, [r7, #8]
 800741c:	4013      	ands	r3, r2
 800741e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	0c1b      	lsrs	r3, r3, #16
}
 8007424:	4618      	mov	r0, r3
 8007426:	3714      	adds	r7, #20
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800744c:	69db      	ldr	r3, [r3, #28]
 800744e:	68ba      	ldr	r2, [r7, #8]
 8007450:	4013      	ands	r3, r2
 8007452:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	b29b      	uxth	r3, r3
}
 8007458:	4618      	mov	r0, r3
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	460b      	mov	r3, r1
 800746e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007474:	78fb      	ldrb	r3, [r7, #3]
 8007476:	015a      	lsls	r2, r3, #5
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	4413      	add	r3, r2
 800747c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800748a:	695b      	ldr	r3, [r3, #20]
 800748c:	68ba      	ldr	r2, [r7, #8]
 800748e:	4013      	ands	r3, r2
 8007490:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007492:	68bb      	ldr	r3, [r7, #8]
}
 8007494:	4618      	mov	r0, r3
 8007496:	3714      	adds	r7, #20
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b087      	sub	sp, #28
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	460b      	mov	r3, r1
 80074aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074c2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80074c4:	78fb      	ldrb	r3, [r7, #3]
 80074c6:	f003 030f 	and.w	r3, r3, #15
 80074ca:	68fa      	ldr	r2, [r7, #12]
 80074cc:	fa22 f303 	lsr.w	r3, r2, r3
 80074d0:	01db      	lsls	r3, r3, #7
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	693a      	ldr	r2, [r7, #16]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80074da:	78fb      	ldrb	r3, [r7, #3]
 80074dc:	015a      	lsls	r2, r3, #5
 80074de:	697b      	ldr	r3, [r7, #20]
 80074e0:	4413      	add	r3, r2
 80074e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074e6:	689b      	ldr	r3, [r3, #8]
 80074e8:	693a      	ldr	r2, [r7, #16]
 80074ea:	4013      	ands	r3, r2
 80074ec:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80074ee:	68bb      	ldr	r3, [r7, #8]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	371c      	adds	r7, #28
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	695b      	ldr	r3, [r3, #20]
 8007508:	f003 0301 	and.w	r3, r3, #1
}
 800750c:	4618      	mov	r0, r3
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007532:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007536:	f023 0307 	bic.w	r3, r3, #7
 800753a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	68fa      	ldr	r2, [r7, #12]
 8007546:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800754a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800754e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007550:	2300      	movs	r3, #0
}
 8007552:	4618      	mov	r0, r3
 8007554:	3714      	adds	r7, #20
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr
	...

08007560 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007560:	b480      	push	{r7}
 8007562:	b087      	sub	sp, #28
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	460b      	mov	r3, r1
 800756a:	607a      	str	r2, [r7, #4]
 800756c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	333c      	adds	r3, #60	; 0x3c
 8007576:	3304      	adds	r3, #4
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	4a26      	ldr	r2, [pc, #152]	; (8007618 <USB_EP0_OutStart+0xb8>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d90a      	bls.n	800759a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007590:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007594:	d101      	bne.n	800759a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007596:	2300      	movs	r3, #0
 8007598:	e037      	b.n	800760a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075a0:	461a      	mov	r2, r3
 80075a2:	2300      	movs	r3, #0
 80075a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	697a      	ldr	r2, [r7, #20]
 80075b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075b4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80075b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075c0:	691b      	ldr	r3, [r3, #16]
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075c8:	f043 0318 	orr.w	r3, r3, #24
 80075cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075dc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80075e0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80075e2:	7afb      	ldrb	r3, [r7, #11]
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d10f      	bne.n	8007608 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ee:	461a      	mov	r2, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	697a      	ldr	r2, [r7, #20]
 80075fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007602:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007606:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007608:	2300      	movs	r3, #0
}
 800760a:	4618      	mov	r0, r3
 800760c:	371c      	adds	r7, #28
 800760e:	46bd      	mov	sp, r7
 8007610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007614:	4770      	bx	lr
 8007616:	bf00      	nop
 8007618:	4f54300a 	.word	0x4f54300a

0800761c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007624:	2300      	movs	r3, #0
 8007626:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	3301      	adds	r3, #1
 800762c:	60fb      	str	r3, [r7, #12]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	4a13      	ldr	r2, [pc, #76]	; (8007680 <USB_CoreReset+0x64>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d901      	bls.n	800763a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e01b      	b.n	8007672 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	691b      	ldr	r3, [r3, #16]
 800763e:	2b00      	cmp	r3, #0
 8007640:	daf2      	bge.n	8007628 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007642:	2300      	movs	r3, #0
 8007644:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	f043 0201 	orr.w	r2, r3, #1
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	3301      	adds	r3, #1
 8007656:	60fb      	str	r3, [r7, #12]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	4a09      	ldr	r2, [pc, #36]	; (8007680 <USB_CoreReset+0x64>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d901      	bls.n	8007664 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007660:	2303      	movs	r3, #3
 8007662:	e006      	b.n	8007672 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	2b01      	cmp	r3, #1
 800766e:	d0f0      	beq.n	8007652 <USB_CoreReset+0x36>

  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3714      	adds	r7, #20
 8007676:	46bd      	mov	sp, r7
 8007678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767c:	4770      	bx	lr
 800767e:	bf00      	nop
 8007680:	00030d40 	.word	0x00030d40

08007684 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b084      	sub	sp, #16
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	460b      	mov	r3, r1
 800768e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007690:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007694:	f002 f97a 	bl	800998c <malloc>
 8007698:	4603      	mov	r3, r0
 800769a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d105      	bne.n	80076ae <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 80076aa:	2302      	movs	r3, #2
 80076ac:	e066      	b.n	800777c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	68fa      	ldr	r2, [r7, #12]
 80076b2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	7c1b      	ldrb	r3, [r3, #16]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d119      	bne.n	80076f2 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80076be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076c2:	2202      	movs	r2, #2
 80076c4:	2181      	movs	r1, #129	; 0x81
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f001 ffe7 	bl	800969a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80076d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80076d6:	2202      	movs	r2, #2
 80076d8:	2101      	movs	r1, #1
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f001 ffdd 	bl	800969a <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2210      	movs	r2, #16
 80076ec:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80076f0:	e016      	b.n	8007720 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80076f2:	2340      	movs	r3, #64	; 0x40
 80076f4:	2202      	movs	r2, #2
 80076f6:	2181      	movs	r1, #129	; 0x81
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f001 ffce 	bl	800969a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2201      	movs	r2, #1
 8007702:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007704:	2340      	movs	r3, #64	; 0x40
 8007706:	2202      	movs	r2, #2
 8007708:	2101      	movs	r1, #1
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f001 ffc5 	bl	800969a <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2210      	movs	r2, #16
 800771c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007720:	2308      	movs	r3, #8
 8007722:	2203      	movs	r2, #3
 8007724:	2182      	movs	r1, #130	; 0x82
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f001 ffb7 	bl	800969a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2201      	movs	r2, #1
 8007730:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2200      	movs	r2, #0
 8007742:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2200      	movs	r2, #0
 800774a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	7c1b      	ldrb	r3, [r3, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d109      	bne.n	800776a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800775c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007760:	2101      	movs	r1, #1
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f002 f888 	bl	8009878 <USBD_LL_PrepareReceive>
 8007768:	e007      	b.n	800777a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007770:	2340      	movs	r3, #64	; 0x40
 8007772:	2101      	movs	r1, #1
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f002 f87f 	bl	8009878 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800777a:	2300      	movs	r3, #0
}
 800777c:	4618      	mov	r0, r3
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	460b      	mov	r3, r1
 800778e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8007790:	2300      	movs	r3, #0
 8007792:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007794:	2181      	movs	r1, #129	; 0x81
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f001 ffa5 	bl	80096e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2200      	movs	r2, #0
 80077a0:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80077a2:	2101      	movs	r1, #1
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f001 ff9e 	bl	80096e6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80077b2:	2182      	movs	r1, #130	; 0x82
 80077b4:	6878      	ldr	r0, [r7, #4]
 80077b6:	f001 ff96 	bl	80096e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d00e      	beq.n	80077f2 <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80077e4:	4618      	mov	r0, r3
 80077e6:	f002 f8d9 	bl	800999c <free>
    pdev->pClassData = NULL;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 80077f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b086      	sub	sp, #24
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800780c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800780e:	2300      	movs	r3, #0
 8007810:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007812:	2300      	movs	r3, #0
 8007814:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8007816:	2300      	movs	r3, #0
 8007818:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007822:	2b00      	cmp	r3, #0
 8007824:	d03a      	beq.n	800789c <USBD_CDC_Setup+0xa0>
 8007826:	2b20      	cmp	r3, #32
 8007828:	f040 8097 	bne.w	800795a <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	88db      	ldrh	r3, [r3, #6]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d029      	beq.n	8007888 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	b25b      	sxtb	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	da11      	bge.n	8007862 <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	683a      	ldr	r2, [r7, #0]
 8007848:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800784a:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800784c:	683a      	ldr	r2, [r7, #0]
 800784e:	88d2      	ldrh	r2, [r2, #6]
 8007850:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007852:	6939      	ldr	r1, [r7, #16]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	88db      	ldrh	r3, [r3, #6]
 8007858:	461a      	mov	r2, r3
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f001 fa9d 	bl	8008d9a <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8007860:	e082      	b.n	8007968 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	785a      	ldrb	r2, [r3, #1]
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	88db      	ldrh	r3, [r3, #6]
 8007870:	b2da      	uxtb	r2, r3
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007878:	6939      	ldr	r1, [r7, #16]
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	88db      	ldrh	r3, [r3, #6]
 800787e:	461a      	mov	r2, r3
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f001 fab6 	bl	8008df2 <USBD_CtlPrepareRx>
    break;
 8007886:	e06f      	b.n	8007968 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	7850      	ldrb	r0, [r2, #1]
 8007894:	2200      	movs	r2, #0
 8007896:	6839      	ldr	r1, [r7, #0]
 8007898:	4798      	blx	r3
    break;
 800789a:	e065      	b.n	8007968 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	785b      	ldrb	r3, [r3, #1]
 80078a0:	2b0b      	cmp	r3, #11
 80078a2:	d84f      	bhi.n	8007944 <USBD_CDC_Setup+0x148>
 80078a4:	a201      	add	r2, pc, #4	; (adr r2, 80078ac <USBD_CDC_Setup+0xb0>)
 80078a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078aa:	bf00      	nop
 80078ac:	080078dd 	.word	0x080078dd
 80078b0:	08007953 	.word	0x08007953
 80078b4:	08007945 	.word	0x08007945
 80078b8:	08007945 	.word	0x08007945
 80078bc:	08007945 	.word	0x08007945
 80078c0:	08007945 	.word	0x08007945
 80078c4:	08007945 	.word	0x08007945
 80078c8:	08007945 	.word	0x08007945
 80078cc:	08007945 	.word	0x08007945
 80078d0:	08007945 	.word	0x08007945
 80078d4:	08007905 	.word	0x08007905
 80078d8:	0800792d 	.word	0x0800792d
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078e2:	2b03      	cmp	r3, #3
 80078e4:	d107      	bne.n	80078f6 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80078e6:	f107 030c 	add.w	r3, r7, #12
 80078ea:	2202      	movs	r2, #2
 80078ec:	4619      	mov	r1, r3
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f001 fa53 	bl	8008d9a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80078f4:	e030      	b.n	8007958 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80078f6:	6839      	ldr	r1, [r7, #0]
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f001 f9dd 	bl	8008cb8 <USBD_CtlError>
        ret = USBD_FAIL;
 80078fe:	2303      	movs	r3, #3
 8007900:	75fb      	strb	r3, [r7, #23]
      break;
 8007902:	e029      	b.n	8007958 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800790a:	2b03      	cmp	r3, #3
 800790c:	d107      	bne.n	800791e <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800790e:	f107 030f 	add.w	r3, r7, #15
 8007912:	2201      	movs	r2, #1
 8007914:	4619      	mov	r1, r3
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f001 fa3f 	bl	8008d9a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800791c:	e01c      	b.n	8007958 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800791e:	6839      	ldr	r1, [r7, #0]
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f001 f9c9 	bl	8008cb8 <USBD_CtlError>
        ret = USBD_FAIL;
 8007926:	2303      	movs	r3, #3
 8007928:	75fb      	strb	r3, [r7, #23]
      break;
 800792a:	e015      	b.n	8007958 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007932:	2b03      	cmp	r3, #3
 8007934:	d00f      	beq.n	8007956 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 8007936:	6839      	ldr	r1, [r7, #0]
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f001 f9bd 	bl	8008cb8 <USBD_CtlError>
        ret = USBD_FAIL;
 800793e:	2303      	movs	r3, #3
 8007940:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8007942:	e008      	b.n	8007956 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 8007944:	6839      	ldr	r1, [r7, #0]
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f001 f9b6 	bl	8008cb8 <USBD_CtlError>
      ret = USBD_FAIL;
 800794c:	2303      	movs	r3, #3
 800794e:	75fb      	strb	r3, [r7, #23]
      break;
 8007950:	e002      	b.n	8007958 <USBD_CDC_Setup+0x15c>
      break;
 8007952:	bf00      	nop
 8007954:	e008      	b.n	8007968 <USBD_CDC_Setup+0x16c>
      break;
 8007956:	bf00      	nop
    }
    break;
 8007958:	e006      	b.n	8007968 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f001 f9ab 	bl	8008cb8 <USBD_CtlError>
    ret = USBD_FAIL;
 8007962:	2303      	movs	r3, #3
 8007964:	75fb      	strb	r3, [r7, #23]
    break;
 8007966:	bf00      	nop
  }

  return (uint8_t)ret;
 8007968:	7dfb      	ldrb	r3, [r7, #23]
}
 800796a:	4618      	mov	r0, r3
 800796c:	3718      	adds	r7, #24
 800796e:	46bd      	mov	sp, r7
 8007970:	bd80      	pop	{r7, pc}
 8007972:	bf00      	nop

08007974 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	460b      	mov	r3, r1
 800797e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007986:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800798e:	2b00      	cmp	r3, #0
 8007990:	d101      	bne.n	8007996 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007992:	2303      	movs	r3, #3
 8007994:	e049      	b.n	8007a2a <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800799c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800799e:	78fa      	ldrb	r2, [r7, #3]
 80079a0:	6879      	ldr	r1, [r7, #4]
 80079a2:	4613      	mov	r3, r2
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4413      	add	r3, r2
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	440b      	add	r3, r1
 80079ac:	3318      	adds	r3, #24
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d029      	beq.n	8007a08 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80079b4:	78fa      	ldrb	r2, [r7, #3]
 80079b6:	6879      	ldr	r1, [r7, #4]
 80079b8:	4613      	mov	r3, r2
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4413      	add	r3, r2
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	440b      	add	r3, r1
 80079c2:	3318      	adds	r3, #24
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	78f9      	ldrb	r1, [r7, #3]
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	460b      	mov	r3, r1
 80079cc:	00db      	lsls	r3, r3, #3
 80079ce:	1a5b      	subs	r3, r3, r1
 80079d0:	009b      	lsls	r3, r3, #2
 80079d2:	4403      	add	r3, r0
 80079d4:	3344      	adds	r3, #68	; 0x44
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	fbb2 f1f3 	udiv	r1, r2, r3
 80079dc:	fb03 f301 	mul.w	r3, r3, r1
 80079e0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d110      	bne.n	8007a08 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80079e6:	78fa      	ldrb	r2, [r7, #3]
 80079e8:	6879      	ldr	r1, [r7, #4]
 80079ea:	4613      	mov	r3, r2
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	4413      	add	r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	440b      	add	r3, r1
 80079f4:	3318      	adds	r3, #24
 80079f6:	2200      	movs	r2, #0
 80079f8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80079fa:	78f9      	ldrb	r1, [r7, #3]
 80079fc:	2300      	movs	r3, #0
 80079fe:	2200      	movs	r2, #0
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f001 ff18 	bl	8009836 <USBD_LL_Transmit>
 8007a06:	e00f      	b.n	8007a28 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	68ba      	ldr	r2, [r7, #8]
 8007a1a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007a1e:	68ba      	ldr	r2, [r7, #8]
 8007a20:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007a24:	78fa      	ldrb	r2, [r7, #3]
 8007a26:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3710      	adds	r7, #16
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b084      	sub	sp, #16
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a44:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d101      	bne.n	8007a54 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007a50:	2303      	movs	r3, #3
 8007a52:	e015      	b.n	8007a80 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007a54:	78fb      	ldrb	r3, [r7, #3]
 8007a56:	4619      	mov	r1, r3
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f001 ff2e 	bl	80098ba <USBD_LL_GetRxDataSize>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007a7a:	4611      	mov	r1, r2
 8007a7c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007a7e:	2300      	movs	r3, #0
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a96:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d015      	beq.n	8007ace <USBD_CDC_EP0_RxReady+0x46>
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007aa8:	2bff      	cmp	r3, #255	; 0xff
 8007aaa:	d010      	beq.n	8007ace <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8007aba:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007abc:	68fa      	ldr	r2, [r7, #12]
 8007abe:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007ac2:	b292      	uxth	r2, r2
 8007ac4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	22ff      	movs	r2, #255	; 0xff
 8007aca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2243      	movs	r2, #67	; 0x43
 8007ae4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8007ae6:	4b03      	ldr	r3, [pc, #12]	; (8007af4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	370c      	adds	r7, #12
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr
 8007af4:	20000094 	.word	0x20000094

08007af8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2243      	movs	r2, #67	; 0x43
 8007b04:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8007b06:	4b03      	ldr	r3, [pc, #12]	; (8007b14 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	20000050 	.word	0x20000050

08007b18 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2243      	movs	r2, #67	; 0x43
 8007b24:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8007b26:	4b03      	ldr	r3, [pc, #12]	; (8007b34 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	370c      	adds	r7, #12
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b32:	4770      	bx	lr
 8007b34:	200000d8 	.word	0x200000d8

08007b38 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	220a      	movs	r2, #10
 8007b44:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007b46:	4b03      	ldr	r3, [pc, #12]	; (8007b54 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	370c      	adds	r7, #12
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr
 8007b54:	2000000c 	.word	0x2000000c

08007b58 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d101      	bne.n	8007b6c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007b68:	2303      	movs	r3, #3
 8007b6a:	e004      	b.n	8007b76 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	683a      	ldr	r2, [r7, #0]
 8007b70:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8007b74:	2300      	movs	r3, #0
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	370c      	adds	r7, #12
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr

08007b82 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007b82:	b480      	push	{r7}
 8007b84:	b087      	sub	sp, #28
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	60f8      	str	r0, [r7, #12]
 8007b8a:	60b9      	str	r1, [r7, #8]
 8007b8c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007b94:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	68ba      	ldr	r2, [r7, #8]
 8007b9a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007ba6:	2300      	movs	r3, #0
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	371c      	adds	r7, #28
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b085      	sub	sp, #20
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007bc4:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007bce:	2300      	movs	r3, #0
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007bea:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007bec:	2301      	movs	r3, #1
 8007bee:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e01a      	b.n	8007c34 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d114      	bne.n	8007c32 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007c26:	2181      	movs	r1, #129	; 0x81
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f001 fe04 	bl	8009836 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3710      	adds	r7, #16
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c4a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007c56:	2303      	movs	r3, #3
 8007c58:	e016      	b.n	8007c88 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	7c1b      	ldrb	r3, [r3, #16]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d109      	bne.n	8007c76 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007c68:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c6c:	2101      	movs	r1, #1
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f001 fe02 	bl	8009878 <USBD_LL_PrepareReceive>
 8007c74:	e007      	b.n	8007c86 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007c7c:	2340      	movs	r3, #64	; 0x40
 8007c7e:	2101      	movs	r1, #1
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f001 fdf9 	bl	8009878 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3710      	adds	r7, #16
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b086      	sub	sp, #24
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d101      	bne.n	8007ca8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	e025      	b.n	8007cf4 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d003      	beq.n	8007ccc <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d003      	beq.n	8007cda <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	68ba      	ldr	r2, [r7, #8]
 8007cd6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2201      	movs	r2, #1
 8007cde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	79fa      	ldrb	r2, [r7, #7]
 8007ce6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007ce8:	68f8      	ldr	r0, [r7, #12]
 8007cea:	f001 fc6f 	bl	80095cc <USBD_LL_Init>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007cf2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3718      	adds	r7, #24
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d06:	2300      	movs	r3, #0
 8007d08:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d101      	bne.n	8007d14 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8007d10:	2303      	movs	r3, #3
 8007d12:	e010      	b.n	8007d36 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d24:	f107 020e 	add.w	r2, r7, #14
 8007d28:	4610      	mov	r0, r2
 8007d2a:	4798      	blx	r3
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b082      	sub	sp, #8
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f001 fc8c 	bl	8009664 <USBD_LL_Start>
 8007d4c:	4603      	mov	r3, r0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007d56:	b480      	push	{r7}
 8007d58:	b083      	sub	sp, #12
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	460b      	mov	r3, r1
 8007d76:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007d78:	2303      	movs	r3, #3
 8007d7a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d009      	beq.n	8007d9a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	78fa      	ldrb	r2, [r7, #3]
 8007d90:	4611      	mov	r1, r2
 8007d92:	6878      	ldr	r0, [r7, #4]
 8007d94:	4798      	blx	r3
 8007d96:	4603      	mov	r3, r0
 8007d98:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	3710      	adds	r7, #16
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bd80      	pop	{r7, pc}

08007da4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b082      	sub	sp, #8
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	460b      	mov	r3, r1
 8007dae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d007      	beq.n	8007dca <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	78fa      	ldrb	r2, [r7, #3]
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	4798      	blx	r3
  }

  return USBD_OK;
 8007dca:	2300      	movs	r3, #0
}
 8007dcc:	4618      	mov	r0, r3
 8007dce:	3708      	adds	r7, #8
 8007dd0:	46bd      	mov	sp, r7
 8007dd2:	bd80      	pop	{r7, pc}

08007dd4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b084      	sub	sp, #16
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007de4:	6839      	ldr	r1, [r7, #0]
 8007de6:	4618      	mov	r0, r3
 8007de8:	f000 ff2c 	bl	8008c44 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007e08:	f003 031f 	and.w	r3, r3, #31
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d00e      	beq.n	8007e2e <USBD_LL_SetupStage+0x5a>
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d302      	bcc.n	8007e1a <USBD_LL_SetupStage+0x46>
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d014      	beq.n	8007e42 <USBD_LL_SetupStage+0x6e>
 8007e18:	e01d      	b.n	8007e56 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007e20:	4619      	mov	r1, r3
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 fa18 	bl	8008258 <USBD_StdDevReq>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8007e2c:	e020      	b.n	8007e70 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007e34:	4619      	mov	r1, r3
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 fa7c 	bl	8008334 <USBD_StdItfReq>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8007e40:	e016      	b.n	8007e70 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007e48:	4619      	mov	r1, r3
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f000 fab8 	bl	80083c0 <USBD_StdEPReq>
 8007e50:	4603      	mov	r3, r0
 8007e52:	73fb      	strb	r3, [r7, #15]
      break;
 8007e54:	e00c      	b.n	8007e70 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007e5c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	4619      	mov	r1, r3
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f001 fc5d 	bl	8009724 <USBD_LL_StallEP>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	73fb      	strb	r3, [r7, #15]
      break;
 8007e6e:	bf00      	nop
  }

  return ret;
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}

08007e7a <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b086      	sub	sp, #24
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	60f8      	str	r0, [r7, #12]
 8007e82:	460b      	mov	r3, r1
 8007e84:	607a      	str	r2, [r7, #4]
 8007e86:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007e88:	7afb      	ldrb	r3, [r7, #11]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d137      	bne.n	8007efe <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007e94:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007e9c:	2b03      	cmp	r3, #3
 8007e9e:	d14a      	bne.n	8007f36 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	689a      	ldr	r2, [r3, #8]
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	d913      	bls.n	8007ed4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	689a      	ldr	r2, [r3, #8]
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	1ad2      	subs	r2, r2, r3
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	68da      	ldr	r2, [r3, #12]
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	bf28      	it	cs
 8007ec6:	4613      	movcs	r3, r2
 8007ec8:	461a      	mov	r2, r3
 8007eca:	6879      	ldr	r1, [r7, #4]
 8007ecc:	68f8      	ldr	r0, [r7, #12]
 8007ece:	f000 ffad 	bl	8008e2c <USBD_CtlContinueRx>
 8007ed2:	e030      	b.n	8007f36 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00a      	beq.n	8007ef6 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007ee6:	2b03      	cmp	r3, #3
 8007ee8:	d105      	bne.n	8007ef6 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8007ef6:	68f8      	ldr	r0, [r7, #12]
 8007ef8:	f000 ffa9 	bl	8008e4e <USBD_CtlSendStatus>
 8007efc:	e01b      	b.n	8007f36 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f04:	699b      	ldr	r3, [r3, #24]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d013      	beq.n	8007f32 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007f10:	2b03      	cmp	r3, #3
 8007f12:	d10e      	bne.n	8007f32 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f1a:	699b      	ldr	r3, [r3, #24]
 8007f1c:	7afa      	ldrb	r2, [r7, #11]
 8007f1e:	4611      	mov	r1, r2
 8007f20:	68f8      	ldr	r0, [r7, #12]
 8007f22:	4798      	blx	r3
 8007f24:	4603      	mov	r3, r0
 8007f26:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007f28:	7dfb      	ldrb	r3, [r7, #23]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d003      	beq.n	8007f36 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8007f2e:	7dfb      	ldrb	r3, [r7, #23]
 8007f30:	e002      	b.n	8007f38 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e000      	b.n	8007f38 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8007f36:	2300      	movs	r3, #0
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3718      	adds	r7, #24
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b086      	sub	sp, #24
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	460b      	mov	r3, r1
 8007f4a:	607a      	str	r2, [r7, #4]
 8007f4c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007f4e:	7afb      	ldrb	r3, [r7, #11]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d16a      	bne.n	800802a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	3314      	adds	r3, #20
 8007f58:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d155      	bne.n	8008010 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	689a      	ldr	r2, [r3, #8]
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d914      	bls.n	8007f9a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	689a      	ldr	r2, [r3, #8]
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	1ad2      	subs	r2, r2, r3
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	461a      	mov	r2, r3
 8007f84:	6879      	ldr	r1, [r7, #4]
 8007f86:	68f8      	ldr	r0, [r7, #12]
 8007f88:	f000 ff22 	bl	8008dd0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	2200      	movs	r2, #0
 8007f90:	2100      	movs	r1, #0
 8007f92:	68f8      	ldr	r0, [r7, #12]
 8007f94:	f001 fc70 	bl	8009878 <USBD_LL_PrepareReceive>
 8007f98:	e03a      	b.n	8008010 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	68da      	ldr	r2, [r3, #12]
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	429a      	cmp	r2, r3
 8007fa4:	d11c      	bne.n	8007fe0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	685a      	ldr	r2, [r3, #4]
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d316      	bcc.n	8007fe0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	685a      	ldr	r2, [r3, #4]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d20f      	bcs.n	8007fe0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	2100      	movs	r1, #0
 8007fc4:	68f8      	ldr	r0, [r7, #12]
 8007fc6:	f000 ff03 	bl	8008dd0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	2100      	movs	r1, #0
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f001 fc4d 	bl	8009878 <USBD_LL_PrepareReceive>
 8007fde:	e017      	b.n	8008010 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00a      	beq.n	8008002 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	d105      	bne.n	8008002 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ffc:	68db      	ldr	r3, [r3, #12]
 8007ffe:	68f8      	ldr	r0, [r7, #12]
 8008000:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008002:	2180      	movs	r1, #128	; 0x80
 8008004:	68f8      	ldr	r0, [r7, #12]
 8008006:	f001 fb8d 	bl	8009724 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f000 ff32 	bl	8008e74 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008016:	2b01      	cmp	r3, #1
 8008018:	d123      	bne.n	8008062 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f7ff fe9b 	bl	8007d56 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2200      	movs	r2, #0
 8008024:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008028:	e01b      	b.n	8008062 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008030:	695b      	ldr	r3, [r3, #20]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d013      	beq.n	800805e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800803c:	2b03      	cmp	r3, #3
 800803e:	d10e      	bne.n	800805e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008046:	695b      	ldr	r3, [r3, #20]
 8008048:	7afa      	ldrb	r2, [r7, #11]
 800804a:	4611      	mov	r1, r2
 800804c:	68f8      	ldr	r0, [r7, #12]
 800804e:	4798      	blx	r3
 8008050:	4603      	mov	r3, r0
 8008052:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8008054:	7dfb      	ldrb	r3, [r7, #23]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d003      	beq.n	8008062 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800805a:	7dfb      	ldrb	r3, [r7, #23]
 800805c:	e002      	b.n	8008064 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800805e:	2303      	movs	r3, #3
 8008060:	e000      	b.n	8008064 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3718      	adds	r7, #24
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2200      	movs	r2, #0
 8008080:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008098:	2b00      	cmp	r3, #0
 800809a:	d009      	beq.n	80080b0 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	687a      	ldr	r2, [r7, #4]
 80080a6:	6852      	ldr	r2, [r2, #4]
 80080a8:	b2d2      	uxtb	r2, r2
 80080aa:	4611      	mov	r1, r2
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80080b0:	2340      	movs	r3, #64	; 0x40
 80080b2:	2200      	movs	r2, #0
 80080b4:	2100      	movs	r1, #0
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f001 faef 	bl	800969a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2240      	movs	r2, #64	; 0x40
 80080c8:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80080cc:	2340      	movs	r3, #64	; 0x40
 80080ce:	2200      	movs	r2, #0
 80080d0:	2180      	movs	r1, #128	; 0x80
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f001 fae1 	bl	800969a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2240      	movs	r2, #64	; 0x40
 80080e2:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80080e4:	2300      	movs	r3, #0
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3708      	adds	r7, #8
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}

080080ee <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80080ee:	b480      	push	{r7}
 80080f0:	b083      	sub	sp, #12
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
 80080f6:	460b      	mov	r3, r1
 80080f8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	78fa      	ldrb	r2, [r7, #3]
 80080fe:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr

0800810e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800810e:	b480      	push	{r7}
 8008110:	b083      	sub	sp, #12
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2204      	movs	r2, #4
 8008126:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800812a:	2300      	movs	r3, #0
}
 800812c:	4618      	mov	r0, r3
 800812e:	370c      	adds	r7, #12
 8008130:	46bd      	mov	sp, r7
 8008132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008136:	4770      	bx	lr

08008138 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008146:	2b04      	cmp	r3, #4
 8008148:	d105      	bne.n	8008156 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008156:	2300      	movs	r3, #0
}
 8008158:	4618      	mov	r0, r3
 800815a:	370c      	adds	r7, #12
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008172:	2b03      	cmp	r3, #3
 8008174:	d10b      	bne.n	800818e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d005      	beq.n	800818e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008188:	69db      	ldr	r3, [r3, #28]
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800818e:	2300      	movs	r3, #0
}
 8008190:	4618      	mov	r0, r3
 8008192:	3708      	adds	r7, #8
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	460b      	mov	r3, r1
 80081a2:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	370c      	adds	r7, #12
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr

080081b2 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80081b2:	b480      	push	{r7}
 80081b4:	b083      	sub	sp, #12
 80081b6:	af00      	add	r7, sp, #0
 80081b8:	6078      	str	r0, [r7, #4]
 80081ba:	460b      	mov	r3, r1
 80081bc:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80081be:	2300      	movs	r3, #0
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80081d4:	2300      	movs	r3, #0
}
 80081d6:	4618      	mov	r0, r3
 80081d8:	370c      	adds	r7, #12
 80081da:	46bd      	mov	sp, r7
 80081dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e0:	4770      	bx	lr

080081e2 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b082      	sub	sp, #8
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d009      	beq.n	8008210 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	6852      	ldr	r2, [r2, #4]
 8008208:	b2d2      	uxtb	r2, r2
 800820a:	4611      	mov	r1, r2
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	4798      	blx	r3
  }

  return USBD_OK;
 8008210:	2300      	movs	r3, #0
}
 8008212:	4618      	mov	r0, r3
 8008214:	3708      	adds	r7, #8
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}

0800821a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800821a:	b480      	push	{r7}
 800821c:	b087      	sub	sp, #28
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	781b      	ldrb	r3, [r3, #0]
 800822a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	3301      	adds	r3, #1
 8008230:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008238:	8a3b      	ldrh	r3, [r7, #16]
 800823a:	021b      	lsls	r3, r3, #8
 800823c:	b21a      	sxth	r2, r3
 800823e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008242:	4313      	orrs	r3, r2
 8008244:	b21b      	sxth	r3, r3
 8008246:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008248:	89fb      	ldrh	r3, [r7, #14]
}
 800824a:	4618      	mov	r0, r3
 800824c:	371c      	adds	r7, #28
 800824e:	46bd      	mov	sp, r7
 8008250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008254:	4770      	bx	lr
	...

08008258 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008262:	2300      	movs	r3, #0
 8008264:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800826e:	2b20      	cmp	r3, #32
 8008270:	d004      	beq.n	800827c <USBD_StdDevReq+0x24>
 8008272:	2b40      	cmp	r3, #64	; 0x40
 8008274:	d002      	beq.n	800827c <USBD_StdDevReq+0x24>
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00a      	beq.n	8008290 <USBD_StdDevReq+0x38>
 800827a:	e050      	b.n	800831e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	6839      	ldr	r1, [r7, #0]
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	4798      	blx	r3
 800828a:	4603      	mov	r3, r0
 800828c:	73fb      	strb	r3, [r7, #15]
    break;
 800828e:	e04b      	b.n	8008328 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	785b      	ldrb	r3, [r3, #1]
 8008294:	2b09      	cmp	r3, #9
 8008296:	d83c      	bhi.n	8008312 <USBD_StdDevReq+0xba>
 8008298:	a201      	add	r2, pc, #4	; (adr r2, 80082a0 <USBD_StdDevReq+0x48>)
 800829a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800829e:	bf00      	nop
 80082a0:	080082f5 	.word	0x080082f5
 80082a4:	08008309 	.word	0x08008309
 80082a8:	08008313 	.word	0x08008313
 80082ac:	080082ff 	.word	0x080082ff
 80082b0:	08008313 	.word	0x08008313
 80082b4:	080082d3 	.word	0x080082d3
 80082b8:	080082c9 	.word	0x080082c9
 80082bc:	08008313 	.word	0x08008313
 80082c0:	080082eb 	.word	0x080082eb
 80082c4:	080082dd 	.word	0x080082dd
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 80082c8:	6839      	ldr	r1, [r7, #0]
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 f9ce 	bl	800866c <USBD_GetDescriptor>
      break;
 80082d0:	e024      	b.n	800831c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 80082d2:	6839      	ldr	r1, [r7, #0]
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f000 fb33 	bl	8008940 <USBD_SetAddress>
      break;
 80082da:	e01f      	b.n	800831c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 80082dc:	6839      	ldr	r1, [r7, #0]
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 fb70 	bl	80089c4 <USBD_SetConfig>
 80082e4:	4603      	mov	r3, r0
 80082e6:	73fb      	strb	r3, [r7, #15]
      break;
 80082e8:	e018      	b.n	800831c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 80082ea:	6839      	ldr	r1, [r7, #0]
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f000 fc0d 	bl	8008b0c <USBD_GetConfig>
      break;
 80082f2:	e013      	b.n	800831c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80082f4:	6839      	ldr	r1, [r7, #0]
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fc3c 	bl	8008b74 <USBD_GetStatus>
      break;
 80082fc:	e00e      	b.n	800831c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 80082fe:	6839      	ldr	r1, [r7, #0]
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f000 fc6a 	bl	8008bda <USBD_SetFeature>
      break;
 8008306:	e009      	b.n	800831c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8008308:	6839      	ldr	r1, [r7, #0]
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 fc79 	bl	8008c02 <USBD_ClrFeature>
      break;
 8008310:	e004      	b.n	800831c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8008312:	6839      	ldr	r1, [r7, #0]
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f000 fccf 	bl	8008cb8 <USBD_CtlError>
      break;
 800831a:	bf00      	nop
    }
    break;
 800831c:	e004      	b.n	8008328 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800831e:	6839      	ldr	r1, [r7, #0]
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f000 fcc9 	bl	8008cb8 <USBD_CtlError>
    break;
 8008326:	bf00      	nop
  }

  return ret;
 8008328:	7bfb      	ldrb	r3, [r7, #15]
}
 800832a:	4618      	mov	r0, r3
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}
 8008332:	bf00      	nop

08008334 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800833e:	2300      	movs	r3, #0
 8008340:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800834a:	2b20      	cmp	r3, #32
 800834c:	d003      	beq.n	8008356 <USBD_StdItfReq+0x22>
 800834e:	2b40      	cmp	r3, #64	; 0x40
 8008350:	d001      	beq.n	8008356 <USBD_StdItfReq+0x22>
 8008352:	2b00      	cmp	r3, #0
 8008354:	d12a      	bne.n	80083ac <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800835c:	3b01      	subs	r3, #1
 800835e:	2b02      	cmp	r3, #2
 8008360:	d81d      	bhi.n	800839e <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	889b      	ldrh	r3, [r3, #4]
 8008366:	b2db      	uxtb	r3, r3
 8008368:	2b01      	cmp	r3, #1
 800836a:	d813      	bhi.n	8008394 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	6839      	ldr	r1, [r7, #0]
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	4798      	blx	r3
 800837a:	4603      	mov	r3, r0
 800837c:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	88db      	ldrh	r3, [r3, #6]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d110      	bne.n	80083a8 <USBD_StdItfReq+0x74>
 8008386:	7bfb      	ldrb	r3, [r7, #15]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10d      	bne.n	80083a8 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f000 fd5e 	bl	8008e4e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8008392:	e009      	b.n	80083a8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8008394:	6839      	ldr	r1, [r7, #0]
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 fc8e 	bl	8008cb8 <USBD_CtlError>
      break;
 800839c:	e004      	b.n	80083a8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800839e:	6839      	ldr	r1, [r7, #0]
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 fc89 	bl	8008cb8 <USBD_CtlError>
      break;
 80083a6:	e000      	b.n	80083aa <USBD_StdItfReq+0x76>
      break;
 80083a8:	bf00      	nop
    }
    break;
 80083aa:	e004      	b.n	80083b6 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 80083ac:	6839      	ldr	r1, [r7, #0]
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 fc82 	bl	8008cb8 <USBD_CtlError>
    break;
 80083b4:	bf00      	nop
  }

  return ret;
 80083b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3710      	adds	r7, #16
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80083ca:	2300      	movs	r3, #0
 80083cc:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	889b      	ldrh	r3, [r3, #4]
 80083d2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80083dc:	2b20      	cmp	r3, #32
 80083de:	d004      	beq.n	80083ea <USBD_StdEPReq+0x2a>
 80083e0:	2b40      	cmp	r3, #64	; 0x40
 80083e2:	d002      	beq.n	80083ea <USBD_StdEPReq+0x2a>
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d00a      	beq.n	80083fe <USBD_StdEPReq+0x3e>
 80083e8:	e135      	b.n	8008656 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	6839      	ldr	r1, [r7, #0]
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	4798      	blx	r3
 80083f8:	4603      	mov	r3, r0
 80083fa:	73fb      	strb	r3, [r7, #15]
    break;
 80083fc:	e130      	b.n	8008660 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	785b      	ldrb	r3, [r3, #1]
 8008402:	2b01      	cmp	r3, #1
 8008404:	d03e      	beq.n	8008484 <USBD_StdEPReq+0xc4>
 8008406:	2b03      	cmp	r3, #3
 8008408:	d002      	beq.n	8008410 <USBD_StdEPReq+0x50>
 800840a:	2b00      	cmp	r3, #0
 800840c:	d077      	beq.n	80084fe <USBD_StdEPReq+0x13e>
 800840e:	e11c      	b.n	800864a <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008416:	2b02      	cmp	r3, #2
 8008418:	d002      	beq.n	8008420 <USBD_StdEPReq+0x60>
 800841a:	2b03      	cmp	r3, #3
 800841c:	d015      	beq.n	800844a <USBD_StdEPReq+0x8a>
 800841e:	e02b      	b.n	8008478 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008420:	7bbb      	ldrb	r3, [r7, #14]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d00c      	beq.n	8008440 <USBD_StdEPReq+0x80>
 8008426:	7bbb      	ldrb	r3, [r7, #14]
 8008428:	2b80      	cmp	r3, #128	; 0x80
 800842a:	d009      	beq.n	8008440 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800842c:	7bbb      	ldrb	r3, [r7, #14]
 800842e:	4619      	mov	r1, r3
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f001 f977 	bl	8009724 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008436:	2180      	movs	r1, #128	; 0x80
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f001 f973 	bl	8009724 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800843e:	e020      	b.n	8008482 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8008440:	6839      	ldr	r1, [r7, #0]
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f000 fc38 	bl	8008cb8 <USBD_CtlError>
        break;
 8008448:	e01b      	b.n	8008482 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	885b      	ldrh	r3, [r3, #2]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d10e      	bne.n	8008470 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008452:	7bbb      	ldrb	r3, [r7, #14]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d00b      	beq.n	8008470 <USBD_StdEPReq+0xb0>
 8008458:	7bbb      	ldrb	r3, [r7, #14]
 800845a:	2b80      	cmp	r3, #128	; 0x80
 800845c:	d008      	beq.n	8008470 <USBD_StdEPReq+0xb0>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	88db      	ldrh	r3, [r3, #6]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d104      	bne.n	8008470 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8008466:	7bbb      	ldrb	r3, [r7, #14]
 8008468:	4619      	mov	r1, r3
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f001 f95a 	bl	8009724 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f000 fcec 	bl	8008e4e <USBD_CtlSendStatus>

        break;
 8008476:	e004      	b.n	8008482 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8008478:	6839      	ldr	r1, [r7, #0]
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 fc1c 	bl	8008cb8 <USBD_CtlError>
        break;
 8008480:	bf00      	nop
      }
      break;
 8008482:	e0e7      	b.n	8008654 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800848a:	2b02      	cmp	r3, #2
 800848c:	d002      	beq.n	8008494 <USBD_StdEPReq+0xd4>
 800848e:	2b03      	cmp	r3, #3
 8008490:	d015      	beq.n	80084be <USBD_StdEPReq+0xfe>
 8008492:	e02d      	b.n	80084f0 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008494:	7bbb      	ldrb	r3, [r7, #14]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00c      	beq.n	80084b4 <USBD_StdEPReq+0xf4>
 800849a:	7bbb      	ldrb	r3, [r7, #14]
 800849c:	2b80      	cmp	r3, #128	; 0x80
 800849e:	d009      	beq.n	80084b4 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80084a0:	7bbb      	ldrb	r3, [r7, #14]
 80084a2:	4619      	mov	r1, r3
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f001 f93d 	bl	8009724 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80084aa:	2180      	movs	r1, #128	; 0x80
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f001 f939 	bl	8009724 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80084b2:	e023      	b.n	80084fc <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 80084b4:	6839      	ldr	r1, [r7, #0]
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f000 fbfe 	bl	8008cb8 <USBD_CtlError>
        break;
 80084bc:	e01e      	b.n	80084fc <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	885b      	ldrh	r3, [r3, #2]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d119      	bne.n	80084fa <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 80084c6:	7bbb      	ldrb	r3, [r7, #14]
 80084c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d004      	beq.n	80084da <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80084d0:	7bbb      	ldrb	r3, [r7, #14]
 80084d2:	4619      	mov	r1, r3
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f001 f944 	bl	8009762 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 fcb7 	bl	8008e4e <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	6839      	ldr	r1, [r7, #0]
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	4798      	blx	r3
        }
        break;
 80084ee:	e004      	b.n	80084fa <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 fbe0 	bl	8008cb8 <USBD_CtlError>
        break;
 80084f8:	e000      	b.n	80084fc <USBD_StdEPReq+0x13c>
        break;
 80084fa:	bf00      	nop
      }
      break;
 80084fc:	e0aa      	b.n	8008654 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008504:	2b02      	cmp	r3, #2
 8008506:	d002      	beq.n	800850e <USBD_StdEPReq+0x14e>
 8008508:	2b03      	cmp	r3, #3
 800850a:	d032      	beq.n	8008572 <USBD_StdEPReq+0x1b2>
 800850c:	e097      	b.n	800863e <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800850e:	7bbb      	ldrb	r3, [r7, #14]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d007      	beq.n	8008524 <USBD_StdEPReq+0x164>
 8008514:	7bbb      	ldrb	r3, [r7, #14]
 8008516:	2b80      	cmp	r3, #128	; 0x80
 8008518:	d004      	beq.n	8008524 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800851a:	6839      	ldr	r1, [r7, #0]
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f000 fbcb 	bl	8008cb8 <USBD_CtlError>
          break;
 8008522:	e091      	b.n	8008648 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008524:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008528:	2b00      	cmp	r3, #0
 800852a:	da0b      	bge.n	8008544 <USBD_StdEPReq+0x184>
 800852c:	7bbb      	ldrb	r3, [r7, #14]
 800852e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008532:	4613      	mov	r3, r2
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	4413      	add	r3, r2
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	3310      	adds	r3, #16
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	4413      	add	r3, r2
 8008540:	3304      	adds	r3, #4
 8008542:	e00b      	b.n	800855c <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008544:	7bbb      	ldrb	r3, [r7, #14]
 8008546:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800854a:	4613      	mov	r3, r2
 800854c:	009b      	lsls	r3, r3, #2
 800854e:	4413      	add	r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	4413      	add	r3, r2
 800855a:	3304      	adds	r3, #4
 800855c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	2200      	movs	r2, #0
 8008562:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	2202      	movs	r2, #2
 8008568:	4619      	mov	r1, r3
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f000 fc15 	bl	8008d9a <USBD_CtlSendData>
        break;
 8008570:	e06a      	b.n	8008648 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8008572:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008576:	2b00      	cmp	r3, #0
 8008578:	da11      	bge.n	800859e <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800857a:	7bbb      	ldrb	r3, [r7, #14]
 800857c:	f003 020f 	and.w	r2, r3, #15
 8008580:	6879      	ldr	r1, [r7, #4]
 8008582:	4613      	mov	r3, r2
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	4413      	add	r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	440b      	add	r3, r1
 800858c:	3324      	adds	r3, #36	; 0x24
 800858e:	881b      	ldrh	r3, [r3, #0]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d117      	bne.n	80085c4 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008594:	6839      	ldr	r1, [r7, #0]
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 fb8e 	bl	8008cb8 <USBD_CtlError>
            break;
 800859c:	e054      	b.n	8008648 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800859e:	7bbb      	ldrb	r3, [r7, #14]
 80085a0:	f003 020f 	and.w	r2, r3, #15
 80085a4:	6879      	ldr	r1, [r7, #4]
 80085a6:	4613      	mov	r3, r2
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	4413      	add	r3, r2
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	440b      	add	r3, r1
 80085b0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80085b4:	881b      	ldrh	r3, [r3, #0]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d104      	bne.n	80085c4 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 80085ba:	6839      	ldr	r1, [r7, #0]
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 fb7b 	bl	8008cb8 <USBD_CtlError>
            break;
 80085c2:	e041      	b.n	8008648 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	da0b      	bge.n	80085e4 <USBD_StdEPReq+0x224>
 80085cc:	7bbb      	ldrb	r3, [r7, #14]
 80085ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80085d2:	4613      	mov	r3, r2
 80085d4:	009b      	lsls	r3, r3, #2
 80085d6:	4413      	add	r3, r2
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	3310      	adds	r3, #16
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	4413      	add	r3, r2
 80085e0:	3304      	adds	r3, #4
 80085e2:	e00b      	b.n	80085fc <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 80085e4:	7bbb      	ldrb	r3, [r7, #14]
 80085e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085ea:	4613      	mov	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	4413      	add	r3, r2
 80085f0:	009b      	lsls	r3, r3, #2
 80085f2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	4413      	add	r3, r2
 80085fa:	3304      	adds	r3, #4
 80085fc:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80085fe:	7bbb      	ldrb	r3, [r7, #14]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d002      	beq.n	800860a <USBD_StdEPReq+0x24a>
 8008604:	7bbb      	ldrb	r3, [r7, #14]
 8008606:	2b80      	cmp	r3, #128	; 0x80
 8008608:	d103      	bne.n	8008612 <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	2200      	movs	r2, #0
 800860e:	601a      	str	r2, [r3, #0]
 8008610:	e00e      	b.n	8008630 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008612:	7bbb      	ldrb	r3, [r7, #14]
 8008614:	4619      	mov	r1, r3
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f001 f8c2 	bl	80097a0 <USBD_LL_IsStallEP>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d003      	beq.n	800862a <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	2201      	movs	r2, #1
 8008626:	601a      	str	r2, [r3, #0]
 8008628:	e002      	b.n	8008630 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	2200      	movs	r2, #0
 800862e:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	2202      	movs	r2, #2
 8008634:	4619      	mov	r1, r3
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 fbaf 	bl	8008d9a <USBD_CtlSendData>
          break;
 800863c:	e004      	b.n	8008648 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800863e:	6839      	ldr	r1, [r7, #0]
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 fb39 	bl	8008cb8 <USBD_CtlError>
        break;
 8008646:	bf00      	nop
      }
      break;
 8008648:	e004      	b.n	8008654 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800864a:	6839      	ldr	r1, [r7, #0]
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fb33 	bl	8008cb8 <USBD_CtlError>
      break;
 8008652:	bf00      	nop
    }
    break;
 8008654:	e004      	b.n	8008660 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8008656:	6839      	ldr	r1, [r7, #0]
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 fb2d 	bl	8008cb8 <USBD_CtlError>
    break;
 800865e:	bf00      	nop
  }

  return ret;
 8008660:	7bfb      	ldrb	r3, [r7, #15]
}
 8008662:	4618      	mov	r0, r3
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
	...

0800866c <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008676:	2300      	movs	r3, #0
 8008678:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800867a:	2300      	movs	r3, #0
 800867c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800867e:	2300      	movs	r3, #0
 8008680:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	885b      	ldrh	r3, [r3, #2]
 8008686:	0a1b      	lsrs	r3, r3, #8
 8008688:	b29b      	uxth	r3, r3
 800868a:	3b01      	subs	r3, #1
 800868c:	2b06      	cmp	r3, #6
 800868e:	f200 8128 	bhi.w	80088e2 <USBD_GetDescriptor+0x276>
 8008692:	a201      	add	r2, pc, #4	; (adr r2, 8008698 <USBD_GetDescriptor+0x2c>)
 8008694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008698:	080086b5 	.word	0x080086b5
 800869c:	080086cd 	.word	0x080086cd
 80086a0:	0800870d 	.word	0x0800870d
 80086a4:	080088e3 	.word	0x080088e3
 80086a8:	080088e3 	.word	0x080088e3
 80086ac:	08008883 	.word	0x08008883
 80086b0:	080088af 	.word	0x080088af
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	7c12      	ldrb	r2, [r2, #16]
 80086c0:	f107 0108 	add.w	r1, r7, #8
 80086c4:	4610      	mov	r0, r2
 80086c6:	4798      	blx	r3
 80086c8:	60f8      	str	r0, [r7, #12]
    break;
 80086ca:	e112      	b.n	80088f2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	7c1b      	ldrb	r3, [r3, #16]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d10d      	bne.n	80086f0 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086dc:	f107 0208 	add.w	r2, r7, #8
 80086e0:	4610      	mov	r0, r2
 80086e2:	4798      	blx	r3
 80086e4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	3301      	adds	r3, #1
 80086ea:	2202      	movs	r2, #2
 80086ec:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80086ee:	e100      	b.n	80088f2 <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086f8:	f107 0208 	add.w	r2, r7, #8
 80086fc:	4610      	mov	r0, r2
 80086fe:	4798      	blx	r3
 8008700:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	3301      	adds	r3, #1
 8008706:	2202      	movs	r2, #2
 8008708:	701a      	strb	r2, [r3, #0]
    break;
 800870a:	e0f2      	b.n	80088f2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	885b      	ldrh	r3, [r3, #2]
 8008710:	b2db      	uxtb	r3, r3
 8008712:	2b05      	cmp	r3, #5
 8008714:	f200 80ac 	bhi.w	8008870 <USBD_GetDescriptor+0x204>
 8008718:	a201      	add	r2, pc, #4	; (adr r2, 8008720 <USBD_GetDescriptor+0xb4>)
 800871a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800871e:	bf00      	nop
 8008720:	08008739 	.word	0x08008739
 8008724:	0800876d 	.word	0x0800876d
 8008728:	080087a1 	.word	0x080087a1
 800872c:	080087d5 	.word	0x080087d5
 8008730:	08008809 	.word	0x08008809
 8008734:	0800883d 	.word	0x0800883d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d00b      	beq.n	800875c <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	7c12      	ldrb	r2, [r2, #16]
 8008750:	f107 0108 	add.w	r1, r7, #8
 8008754:	4610      	mov	r0, r2
 8008756:	4798      	blx	r3
 8008758:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800875a:	e091      	b.n	8008880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800875c:	6839      	ldr	r1, [r7, #0]
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	f000 faaa 	bl	8008cb8 <USBD_CtlError>
        err++;
 8008764:	7afb      	ldrb	r3, [r7, #11]
 8008766:	3301      	adds	r3, #1
 8008768:	72fb      	strb	r3, [r7, #11]
      break;
 800876a:	e089      	b.n	8008880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d00b      	beq.n	8008790 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	7c12      	ldrb	r2, [r2, #16]
 8008784:	f107 0108 	add.w	r1, r7, #8
 8008788:	4610      	mov	r0, r2
 800878a:	4798      	blx	r3
 800878c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800878e:	e077      	b.n	8008880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008790:	6839      	ldr	r1, [r7, #0]
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f000 fa90 	bl	8008cb8 <USBD_CtlError>
        err++;
 8008798:	7afb      	ldrb	r3, [r7, #11]
 800879a:	3301      	adds	r3, #1
 800879c:	72fb      	strb	r3, [r7, #11]
      break;
 800879e:	e06f      	b.n	8008880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00b      	beq.n	80087c4 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087b2:	68db      	ldr	r3, [r3, #12]
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	7c12      	ldrb	r2, [r2, #16]
 80087b8:	f107 0108 	add.w	r1, r7, #8
 80087bc:	4610      	mov	r0, r2
 80087be:	4798      	blx	r3
 80087c0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087c2:	e05d      	b.n	8008880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80087c4:	6839      	ldr	r1, [r7, #0]
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f000 fa76 	bl	8008cb8 <USBD_CtlError>
        err++;
 80087cc:	7afb      	ldrb	r3, [r7, #11]
 80087ce:	3301      	adds	r3, #1
 80087d0:	72fb      	strb	r3, [r7, #11]
      break;
 80087d2:	e055      	b.n	8008880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087da:	691b      	ldr	r3, [r3, #16]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00b      	beq.n	80087f8 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	7c12      	ldrb	r2, [r2, #16]
 80087ec:	f107 0108 	add.w	r1, r7, #8
 80087f0:	4610      	mov	r0, r2
 80087f2:	4798      	blx	r3
 80087f4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087f6:	e043      	b.n	8008880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80087f8:	6839      	ldr	r1, [r7, #0]
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 fa5c 	bl	8008cb8 <USBD_CtlError>
        err++;
 8008800:	7afb      	ldrb	r3, [r7, #11]
 8008802:	3301      	adds	r3, #1
 8008804:	72fb      	strb	r3, [r7, #11]
      break;
 8008806:	e03b      	b.n	8008880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800880e:	695b      	ldr	r3, [r3, #20]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00b      	beq.n	800882c <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800881a:	695b      	ldr	r3, [r3, #20]
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	7c12      	ldrb	r2, [r2, #16]
 8008820:	f107 0108 	add.w	r1, r7, #8
 8008824:	4610      	mov	r0, r2
 8008826:	4798      	blx	r3
 8008828:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800882a:	e029      	b.n	8008880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800882c:	6839      	ldr	r1, [r7, #0]
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 fa42 	bl	8008cb8 <USBD_CtlError>
        err++;
 8008834:	7afb      	ldrb	r3, [r7, #11]
 8008836:	3301      	adds	r3, #1
 8008838:	72fb      	strb	r3, [r7, #11]
      break;
 800883a:	e021      	b.n	8008880 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d00b      	beq.n	8008860 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	7c12      	ldrb	r2, [r2, #16]
 8008854:	f107 0108 	add.w	r1, r7, #8
 8008858:	4610      	mov	r0, r2
 800885a:	4798      	blx	r3
 800885c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800885e:	e00f      	b.n	8008880 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008860:	6839      	ldr	r1, [r7, #0]
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fa28 	bl	8008cb8 <USBD_CtlError>
        err++;
 8008868:	7afb      	ldrb	r3, [r7, #11]
 800886a:	3301      	adds	r3, #1
 800886c:	72fb      	strb	r3, [r7, #11]
      break;
 800886e:	e007      	b.n	8008880 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8008870:	6839      	ldr	r1, [r7, #0]
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 fa20 	bl	8008cb8 <USBD_CtlError>
      err++;
 8008878:	7afb      	ldrb	r3, [r7, #11]
 800887a:	3301      	adds	r3, #1
 800887c:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800887e:	bf00      	nop
    }
    break;
 8008880:	e037      	b.n	80088f2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	7c1b      	ldrb	r3, [r3, #16]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d109      	bne.n	800889e <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008892:	f107 0208 	add.w	r2, r7, #8
 8008896:	4610      	mov	r0, r2
 8008898:	4798      	blx	r3
 800889a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800889c:	e029      	b.n	80088f2 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800889e:	6839      	ldr	r1, [r7, #0]
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f000 fa09 	bl	8008cb8 <USBD_CtlError>
      err++;
 80088a6:	7afb      	ldrb	r3, [r7, #11]
 80088a8:	3301      	adds	r3, #1
 80088aa:	72fb      	strb	r3, [r7, #11]
    break;
 80088ac:	e021      	b.n	80088f2 <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	7c1b      	ldrb	r3, [r3, #16]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d10d      	bne.n	80088d2 <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088be:	f107 0208 	add.w	r2, r7, #8
 80088c2:	4610      	mov	r0, r2
 80088c4:	4798      	blx	r3
 80088c6:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	3301      	adds	r3, #1
 80088cc:	2207      	movs	r2, #7
 80088ce:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 80088d0:	e00f      	b.n	80088f2 <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 80088d2:	6839      	ldr	r1, [r7, #0]
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 f9ef 	bl	8008cb8 <USBD_CtlError>
      err++;
 80088da:	7afb      	ldrb	r3, [r7, #11]
 80088dc:	3301      	adds	r3, #1
 80088de:	72fb      	strb	r3, [r7, #11]
    break;
 80088e0:	e007      	b.n	80088f2 <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 80088e2:	6839      	ldr	r1, [r7, #0]
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f000 f9e7 	bl	8008cb8 <USBD_CtlError>
    err++;
 80088ea:	7afb      	ldrb	r3, [r7, #11]
 80088ec:	3301      	adds	r3, #1
 80088ee:	72fb      	strb	r3, [r7, #11]
    break;
 80088f0:	bf00      	nop
  }

  if (err != 0U)
 80088f2:	7afb      	ldrb	r3, [r7, #11]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d11e      	bne.n	8008936 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	88db      	ldrh	r3, [r3, #6]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d016      	beq.n	800892e <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 8008900:	893b      	ldrh	r3, [r7, #8]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00e      	beq.n	8008924 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	88da      	ldrh	r2, [r3, #6]
 800890a:	893b      	ldrh	r3, [r7, #8]
 800890c:	4293      	cmp	r3, r2
 800890e:	bf28      	it	cs
 8008910:	4613      	movcs	r3, r2
 8008912:	b29b      	uxth	r3, r3
 8008914:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8008916:	893b      	ldrh	r3, [r7, #8]
 8008918:	461a      	mov	r2, r3
 800891a:	68f9      	ldr	r1, [r7, #12]
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f000 fa3c 	bl	8008d9a <USBD_CtlSendData>
 8008922:	e009      	b.n	8008938 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8008924:	6839      	ldr	r1, [r7, #0]
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 f9c6 	bl	8008cb8 <USBD_CtlError>
 800892c:	e004      	b.n	8008938 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800892e:	6878      	ldr	r0, [r7, #4]
 8008930:	f000 fa8d 	bl	8008e4e <USBD_CtlSendStatus>
 8008934:	e000      	b.n	8008938 <USBD_GetDescriptor+0x2cc>
    return;
 8008936:	bf00      	nop
    }
  }
}
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop

08008940 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	889b      	ldrh	r3, [r3, #4]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d130      	bne.n	80089b4 <USBD_SetAddress+0x74>
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	88db      	ldrh	r3, [r3, #6]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d12c      	bne.n	80089b4 <USBD_SetAddress+0x74>
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	885b      	ldrh	r3, [r3, #2]
 800895e:	2b7f      	cmp	r3, #127	; 0x7f
 8008960:	d828      	bhi.n	80089b4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	885b      	ldrh	r3, [r3, #2]
 8008966:	b2db      	uxtb	r3, r3
 8008968:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800896c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008974:	2b03      	cmp	r3, #3
 8008976:	d104      	bne.n	8008982 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008978:	6839      	ldr	r1, [r7, #0]
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f000 f99c 	bl	8008cb8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008980:	e01c      	b.n	80089bc <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	7bfa      	ldrb	r2, [r7, #15]
 8008986:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800898a:	7bfb      	ldrb	r3, [r7, #15]
 800898c:	4619      	mov	r1, r3
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f000 ff32 	bl	80097f8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 fa5a 	bl	8008e4e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800899a:	7bfb      	ldrb	r3, [r7, #15]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d004      	beq.n	80089aa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2202      	movs	r2, #2
 80089a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089a8:	e008      	b.n	80089bc <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2201      	movs	r2, #1
 80089ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089b2:	e003      	b.n	80089bc <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80089b4:	6839      	ldr	r1, [r7, #0]
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 f97e 	bl	8008cb8 <USBD_CtlError>
  }
}
 80089bc:	bf00      	nop
 80089be:	3710      	adds	r7, #16
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089ce:	2300      	movs	r3, #0
 80089d0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	885b      	ldrh	r3, [r3, #2]
 80089d6:	b2da      	uxtb	r2, r3
 80089d8:	4b4b      	ldr	r3, [pc, #300]	; (8008b08 <USBD_SetConfig+0x144>)
 80089da:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80089dc:	4b4a      	ldr	r3, [pc, #296]	; (8008b08 <USBD_SetConfig+0x144>)
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d905      	bls.n	80089f0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80089e4:	6839      	ldr	r1, [r7, #0]
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 f966 	bl	8008cb8 <USBD_CtlError>
    return USBD_FAIL;
 80089ec:	2303      	movs	r3, #3
 80089ee:	e087      	b.n	8008b00 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089f6:	2b02      	cmp	r3, #2
 80089f8:	d002      	beq.n	8008a00 <USBD_SetConfig+0x3c>
 80089fa:	2b03      	cmp	r3, #3
 80089fc:	d025      	beq.n	8008a4a <USBD_SetConfig+0x86>
 80089fe:	e071      	b.n	8008ae4 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8008a00:	4b41      	ldr	r3, [pc, #260]	; (8008b08 <USBD_SetConfig+0x144>)
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d01c      	beq.n	8008a42 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8008a08:	4b3f      	ldr	r3, [pc, #252]	; (8008b08 <USBD_SetConfig+0x144>)
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	461a      	mov	r2, r3
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008a12:	4b3d      	ldr	r3, [pc, #244]	; (8008b08 <USBD_SetConfig+0x144>)
 8008a14:	781b      	ldrb	r3, [r3, #0]
 8008a16:	4619      	mov	r1, r3
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7ff f9a7 	bl	8007d6c <USBD_SetClassConfig>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8008a22:	7bfb      	ldrb	r3, [r7, #15]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d004      	beq.n	8008a32 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8008a28:	6839      	ldr	r1, [r7, #0]
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 f944 	bl	8008cb8 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008a30:	e065      	b.n	8008afe <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 fa0b 	bl	8008e4e <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2203      	movs	r2, #3
 8008a3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8008a40:	e05d      	b.n	8008afe <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 fa03 	bl	8008e4e <USBD_CtlSendStatus>
    break;
 8008a48:	e059      	b.n	8008afe <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8008a4a:	4b2f      	ldr	r3, [pc, #188]	; (8008b08 <USBD_SetConfig+0x144>)
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d112      	bne.n	8008a78 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2202      	movs	r2, #2
 8008a56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8008a5a:	4b2b      	ldr	r3, [pc, #172]	; (8008b08 <USBD_SetConfig+0x144>)
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	461a      	mov	r2, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a64:	4b28      	ldr	r3, [pc, #160]	; (8008b08 <USBD_SetConfig+0x144>)
 8008a66:	781b      	ldrb	r3, [r3, #0]
 8008a68:	4619      	mov	r1, r3
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f7ff f99a 	bl	8007da4 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 f9ec 	bl	8008e4e <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008a76:	e042      	b.n	8008afe <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8008a78:	4b23      	ldr	r3, [pc, #140]	; (8008b08 <USBD_SetConfig+0x144>)
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d02a      	beq.n	8008adc <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f7ff f988 	bl	8007da4 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8008a94:	4b1c      	ldr	r3, [pc, #112]	; (8008b08 <USBD_SetConfig+0x144>)
 8008a96:	781b      	ldrb	r3, [r3, #0]
 8008a98:	461a      	mov	r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008a9e:	4b1a      	ldr	r3, [pc, #104]	; (8008b08 <USBD_SetConfig+0x144>)
 8008aa0:	781b      	ldrb	r3, [r3, #0]
 8008aa2:	4619      	mov	r1, r3
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f7ff f961 	bl	8007d6c <USBD_SetClassConfig>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8008aae:	7bfb      	ldrb	r3, [r7, #15]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d00f      	beq.n	8008ad4 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8008ab4:	6839      	ldr	r1, [r7, #0]
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f8fe 	bl	8008cb8 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f7ff f96d 	bl	8007da4 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2202      	movs	r2, #2
 8008ace:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8008ad2:	e014      	b.n	8008afe <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 f9ba 	bl	8008e4e <USBD_CtlSendStatus>
    break;
 8008ada:	e010      	b.n	8008afe <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 f9b6 	bl	8008e4e <USBD_CtlSendStatus>
    break;
 8008ae2:	e00c      	b.n	8008afe <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8008ae4:	6839      	ldr	r1, [r7, #0]
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f8e6 	bl	8008cb8 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008aec:	4b06      	ldr	r3, [pc, #24]	; (8008b08 <USBD_SetConfig+0x144>)
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	4619      	mov	r1, r3
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f7ff f956 	bl	8007da4 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8008af8:	2303      	movs	r3, #3
 8008afa:	73fb      	strb	r3, [r7, #15]
    break;
 8008afc:	bf00      	nop
  }

  return ret;
 8008afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3710      	adds	r7, #16
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}
 8008b08:	20000204 	.word	0x20000204

08008b0c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	88db      	ldrh	r3, [r3, #6]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d004      	beq.n	8008b28 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 f8c9 	bl	8008cb8 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8008b26:	e021      	b.n	8008b6c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b2e:	2b01      	cmp	r3, #1
 8008b30:	db17      	blt.n	8008b62 <USBD_GetConfig+0x56>
 8008b32:	2b02      	cmp	r3, #2
 8008b34:	dd02      	ble.n	8008b3c <USBD_GetConfig+0x30>
 8008b36:	2b03      	cmp	r3, #3
 8008b38:	d00b      	beq.n	8008b52 <USBD_GetConfig+0x46>
 8008b3a:	e012      	b.n	8008b62 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	3308      	adds	r3, #8
 8008b46:	2201      	movs	r2, #1
 8008b48:	4619      	mov	r1, r3
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f000 f925 	bl	8008d9a <USBD_CtlSendData>
      break;
 8008b50:	e00c      	b.n	8008b6c <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	3304      	adds	r3, #4
 8008b56:	2201      	movs	r2, #1
 8008b58:	4619      	mov	r1, r3
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f000 f91d 	bl	8008d9a <USBD_CtlSendData>
      break;
 8008b60:	e004      	b.n	8008b6c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 8008b62:	6839      	ldr	r1, [r7, #0]
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f8a7 	bl	8008cb8 <USBD_CtlError>
      break;
 8008b6a:	bf00      	nop
}
 8008b6c:	bf00      	nop
 8008b6e:	3708      	adds	r7, #8
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}

08008b74 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b082      	sub	sp, #8
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b84:	3b01      	subs	r3, #1
 8008b86:	2b02      	cmp	r3, #2
 8008b88:	d81e      	bhi.n	8008bc8 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	88db      	ldrh	r3, [r3, #6]
 8008b8e:	2b02      	cmp	r3, #2
 8008b90:	d004      	beq.n	8008b9c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8008b92:	6839      	ldr	r1, [r7, #0]
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 f88f 	bl	8008cb8 <USBD_CtlError>
      break;
 8008b9a:	e01a      	b.n	8008bd2 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d005      	beq.n	8008bb8 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	f043 0202 	orr.w	r2, r3, #2
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	330c      	adds	r3, #12
 8008bbc:	2202      	movs	r2, #2
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f000 f8ea 	bl	8008d9a <USBD_CtlSendData>
    break;
 8008bc6:	e004      	b.n	8008bd2 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8008bc8:	6839      	ldr	r1, [r7, #0]
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 f874 	bl	8008cb8 <USBD_CtlError>
    break;
 8008bd0:	bf00      	nop
  }
}
 8008bd2:	bf00      	nop
 8008bd4:	3708      	adds	r7, #8
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b082      	sub	sp, #8
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
 8008be2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	885b      	ldrh	r3, [r3, #2]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d106      	bne.n	8008bfa <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 f92a 	bl	8008e4e <USBD_CtlSendStatus>
  }
}
 8008bfa:	bf00      	nop
 8008bfc:	3708      	adds	r7, #8
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b082      	sub	sp, #8
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
 8008c0a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c12:	3b01      	subs	r3, #1
 8008c14:	2b02      	cmp	r3, #2
 8008c16:	d80b      	bhi.n	8008c30 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	885b      	ldrh	r3, [r3, #2]
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d10c      	bne.n	8008c3a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 f910 	bl	8008e4e <USBD_CtlSendStatus>
      }
      break;
 8008c2e:	e004      	b.n	8008c3a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008c30:	6839      	ldr	r1, [r7, #0]
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 f840 	bl	8008cb8 <USBD_CtlError>
      break;
 8008c38:	e000      	b.n	8008c3c <USBD_ClrFeature+0x3a>
      break;
 8008c3a:	bf00      	nop
  }
}
 8008c3c:	bf00      	nop
 8008c3e:	3708      	adds	r7, #8
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	781a      	ldrb	r2, [r3, #0]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	781a      	ldrb	r2, [r3, #0]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008c6e:	68f8      	ldr	r0, [r7, #12]
 8008c70:	f7ff fad3 	bl	800821a <SWAPBYTE>
 8008c74:	4603      	mov	r3, r0
 8008c76:	461a      	mov	r2, r3
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	3301      	adds	r3, #1
 8008c80:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	3301      	adds	r3, #1
 8008c86:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008c88:	68f8      	ldr	r0, [r7, #12]
 8008c8a:	f7ff fac6 	bl	800821a <SWAPBYTE>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	461a      	mov	r2, r3
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	3301      	adds	r3, #1
 8008c9a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008ca2:	68f8      	ldr	r0, [r7, #12]
 8008ca4:	f7ff fab9 	bl	800821a <SWAPBYTE>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	461a      	mov	r2, r3
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	80da      	strh	r2, [r3, #6]
}
 8008cb0:	bf00      	nop
 8008cb2:	3710      	adds	r7, #16
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008cc2:	2180      	movs	r1, #128	; 0x80
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 fd2d 	bl	8009724 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008cca:	2100      	movs	r1, #0
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 fd29 	bl	8009724 <USBD_LL_StallEP>
}
 8008cd2:	bf00      	nop
 8008cd4:	3708      	adds	r7, #8
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b086      	sub	sp, #24
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	60f8      	str	r0, [r7, #12]
 8008ce2:	60b9      	str	r1, [r7, #8]
 8008ce4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d036      	beq.n	8008d5e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008cf4:	6938      	ldr	r0, [r7, #16]
 8008cf6:	f000 f836 	bl	8008d66 <USBD_GetLen>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	005b      	lsls	r3, r3, #1
 8008d02:	b29a      	uxth	r2, r3
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008d08:	7dfb      	ldrb	r3, [r7, #23]
 8008d0a:	68ba      	ldr	r2, [r7, #8]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	7812      	ldrb	r2, [r2, #0]
 8008d12:	701a      	strb	r2, [r3, #0]
  idx++;
 8008d14:	7dfb      	ldrb	r3, [r7, #23]
 8008d16:	3301      	adds	r3, #1
 8008d18:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008d1a:	7dfb      	ldrb	r3, [r7, #23]
 8008d1c:	68ba      	ldr	r2, [r7, #8]
 8008d1e:	4413      	add	r3, r2
 8008d20:	2203      	movs	r2, #3
 8008d22:	701a      	strb	r2, [r3, #0]
  idx++;
 8008d24:	7dfb      	ldrb	r3, [r7, #23]
 8008d26:	3301      	adds	r3, #1
 8008d28:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008d2a:	e013      	b.n	8008d54 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008d2c:	7dfb      	ldrb	r3, [r7, #23]
 8008d2e:	68ba      	ldr	r2, [r7, #8]
 8008d30:	4413      	add	r3, r2
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	7812      	ldrb	r2, [r2, #0]
 8008d36:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	613b      	str	r3, [r7, #16]
    idx++;
 8008d3e:	7dfb      	ldrb	r3, [r7, #23]
 8008d40:	3301      	adds	r3, #1
 8008d42:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008d44:	7dfb      	ldrb	r3, [r7, #23]
 8008d46:	68ba      	ldr	r2, [r7, #8]
 8008d48:	4413      	add	r3, r2
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	701a      	strb	r2, [r3, #0]
    idx++;
 8008d4e:	7dfb      	ldrb	r3, [r7, #23]
 8008d50:	3301      	adds	r3, #1
 8008d52:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d1e7      	bne.n	8008d2c <USBD_GetString+0x52>
 8008d5c:	e000      	b.n	8008d60 <USBD_GetString+0x86>
    return;
 8008d5e:	bf00      	nop
  }
}
 8008d60:	3718      	adds	r7, #24
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}

08008d66 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008d66:	b480      	push	{r7}
 8008d68:	b085      	sub	sp, #20
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008d76:	e005      	b.n	8008d84 <USBD_GetLen+0x1e>
  {
    len++;
 8008d78:	7bfb      	ldrb	r3, [r7, #15]
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	3301      	adds	r3, #1
 8008d82:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d1f5      	bne.n	8008d78 <USBD_GetLen+0x12>
  }

  return len;
 8008d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3714      	adds	r7, #20
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr

08008d9a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b084      	sub	sp, #16
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	60f8      	str	r0, [r7, #12]
 8008da2:	60b9      	str	r1, [r7, #8]
 8008da4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2202      	movs	r2, #2
 8008daa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	68ba      	ldr	r2, [r7, #8]
 8008dbe:	2100      	movs	r1, #0
 8008dc0:	68f8      	ldr	r0, [r7, #12]
 8008dc2:	f000 fd38 	bl	8009836 <USBD_LL_Transmit>

  return USBD_OK;
 8008dc6:	2300      	movs	r3, #0
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	2100      	movs	r1, #0
 8008de2:	68f8      	ldr	r0, [r7, #12]
 8008de4:	f000 fd27 	bl	8009836 <USBD_LL_Transmit>

  return USBD_OK;
 8008de8:	2300      	movs	r3, #0
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}

08008df2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008df2:	b580      	push	{r7, lr}
 8008df4:	b084      	sub	sp, #16
 8008df6:	af00      	add	r7, sp, #0
 8008df8:	60f8      	str	r0, [r7, #12]
 8008dfa:	60b9      	str	r1, [r7, #8]
 8008dfc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2203      	movs	r2, #3
 8008e02:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	68ba      	ldr	r2, [r7, #8]
 8008e1a:	2100      	movs	r1, #0
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f000 fd2b 	bl	8009878 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3710      	adds	r7, #16
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b084      	sub	sp, #16
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	68ba      	ldr	r2, [r7, #8]
 8008e3c:	2100      	movs	r1, #0
 8008e3e:	68f8      	ldr	r0, [r7, #12]
 8008e40:	f000 fd1a 	bl	8009878 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e44:	2300      	movs	r3, #0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3710      	adds	r7, #16
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b082      	sub	sp, #8
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2204      	movs	r2, #4
 8008e5a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008e5e:	2300      	movs	r3, #0
 8008e60:	2200      	movs	r2, #0
 8008e62:	2100      	movs	r1, #0
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 fce6 	bl	8009836 <USBD_LL_Transmit>

  return USBD_OK;
 8008e6a:	2300      	movs	r3, #0
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3708      	adds	r7, #8
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b082      	sub	sp, #8
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2205      	movs	r2, #5
 8008e80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008e84:	2300      	movs	r3, #0
 8008e86:	2200      	movs	r2, #0
 8008e88:	2100      	movs	r1, #0
 8008e8a:	6878      	ldr	r0, [r7, #4]
 8008e8c:	f000 fcf4 	bl	8009878 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
	...

08008e9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	4912      	ldr	r1, [pc, #72]	; (8008eec <MX_USB_DEVICE_Init+0x50>)
 8008ea4:	4812      	ldr	r0, [pc, #72]	; (8008ef0 <MX_USB_DEVICE_Init+0x54>)
 8008ea6:	f7fe fef3 	bl	8007c90 <USBD_Init>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d001      	beq.n	8008eb4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008eb0:	f7f7 fe26 	bl	8000b00 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008eb4:	490f      	ldr	r1, [pc, #60]	; (8008ef4 <MX_USB_DEVICE_Init+0x58>)
 8008eb6:	480e      	ldr	r0, [pc, #56]	; (8008ef0 <MX_USB_DEVICE_Init+0x54>)
 8008eb8:	f7fe ff20 	bl	8007cfc <USBD_RegisterClass>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d001      	beq.n	8008ec6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008ec2:	f7f7 fe1d 	bl	8000b00 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008ec6:	490c      	ldr	r1, [pc, #48]	; (8008ef8 <MX_USB_DEVICE_Init+0x5c>)
 8008ec8:	4809      	ldr	r0, [pc, #36]	; (8008ef0 <MX_USB_DEVICE_Init+0x54>)
 8008eca:	f7fe fe45 	bl	8007b58 <USBD_CDC_RegisterInterface>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d001      	beq.n	8008ed8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008ed4:	f7f7 fe14 	bl	8000b00 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008ed8:	4805      	ldr	r0, [pc, #20]	; (8008ef0 <MX_USB_DEVICE_Init+0x54>)
 8008eda:	f7fe ff30 	bl	8007d3e <USBD_Start>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d001      	beq.n	8008ee8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008ee4:	f7f7 fe0c 	bl	8000b00 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008ee8:	bf00      	nop
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	20000130 	.word	0x20000130
 8008ef0:	20000344 	.word	0x20000344
 8008ef4:	20000018 	.word	0x20000018
 8008ef8:	2000011c 	.word	0x2000011c

08008efc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008f00:	2200      	movs	r2, #0
 8008f02:	4905      	ldr	r1, [pc, #20]	; (8008f18 <CDC_Init_FS+0x1c>)
 8008f04:	4805      	ldr	r0, [pc, #20]	; (8008f1c <CDC_Init_FS+0x20>)
 8008f06:	f7fe fe3c 	bl	8007b82 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008f0a:	4905      	ldr	r1, [pc, #20]	; (8008f20 <CDC_Init_FS+0x24>)
 8008f0c:	4803      	ldr	r0, [pc, #12]	; (8008f1c <CDC_Init_FS+0x20>)
 8008f0e:	f7fe fe51 	bl	8007bb4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008f12:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	bd80      	pop	{r7, pc}
 8008f18:	200009fc 	.word	0x200009fc
 8008f1c:	20000344 	.word	0x20000344
 8008f20:	20000614 	.word	0x20000614

08008f24 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008f24:	b480      	push	{r7}
 8008f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008f28:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008f34:	b480      	push	{r7}
 8008f36:	b083      	sub	sp, #12
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	6039      	str	r1, [r7, #0]
 8008f3e:	71fb      	strb	r3, [r7, #7]
 8008f40:	4613      	mov	r3, r2
 8008f42:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008f44:	79fb      	ldrb	r3, [r7, #7]
 8008f46:	2b23      	cmp	r3, #35	; 0x23
 8008f48:	d84a      	bhi.n	8008fe0 <CDC_Control_FS+0xac>
 8008f4a:	a201      	add	r2, pc, #4	; (adr r2, 8008f50 <CDC_Control_FS+0x1c>)
 8008f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f50:	08008fe1 	.word	0x08008fe1
 8008f54:	08008fe1 	.word	0x08008fe1
 8008f58:	08008fe1 	.word	0x08008fe1
 8008f5c:	08008fe1 	.word	0x08008fe1
 8008f60:	08008fe1 	.word	0x08008fe1
 8008f64:	08008fe1 	.word	0x08008fe1
 8008f68:	08008fe1 	.word	0x08008fe1
 8008f6c:	08008fe1 	.word	0x08008fe1
 8008f70:	08008fe1 	.word	0x08008fe1
 8008f74:	08008fe1 	.word	0x08008fe1
 8008f78:	08008fe1 	.word	0x08008fe1
 8008f7c:	08008fe1 	.word	0x08008fe1
 8008f80:	08008fe1 	.word	0x08008fe1
 8008f84:	08008fe1 	.word	0x08008fe1
 8008f88:	08008fe1 	.word	0x08008fe1
 8008f8c:	08008fe1 	.word	0x08008fe1
 8008f90:	08008fe1 	.word	0x08008fe1
 8008f94:	08008fe1 	.word	0x08008fe1
 8008f98:	08008fe1 	.word	0x08008fe1
 8008f9c:	08008fe1 	.word	0x08008fe1
 8008fa0:	08008fe1 	.word	0x08008fe1
 8008fa4:	08008fe1 	.word	0x08008fe1
 8008fa8:	08008fe1 	.word	0x08008fe1
 8008fac:	08008fe1 	.word	0x08008fe1
 8008fb0:	08008fe1 	.word	0x08008fe1
 8008fb4:	08008fe1 	.word	0x08008fe1
 8008fb8:	08008fe1 	.word	0x08008fe1
 8008fbc:	08008fe1 	.word	0x08008fe1
 8008fc0:	08008fe1 	.word	0x08008fe1
 8008fc4:	08008fe1 	.word	0x08008fe1
 8008fc8:	08008fe1 	.word	0x08008fe1
 8008fcc:	08008fe1 	.word	0x08008fe1
 8008fd0:	08008fe1 	.word	0x08008fe1
 8008fd4:	08008fe1 	.word	0x08008fe1
 8008fd8:	08008fe1 	.word	0x08008fe1
 8008fdc:	08008fe1 	.word	0x08008fe1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008fe0:	bf00      	nop
  }

  return (USBD_OK);
 8008fe2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b082      	sub	sp, #8
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008ffa:	6879      	ldr	r1, [r7, #4]
 8008ffc:	4805      	ldr	r0, [pc, #20]	; (8009014 <CDC_Receive_FS+0x24>)
 8008ffe:	f7fe fdd9 	bl	8007bb4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009002:	4804      	ldr	r0, [pc, #16]	; (8009014 <CDC_Receive_FS+0x24>)
 8009004:	f7fe fe1a 	bl	8007c3c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009008:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800900a:	4618      	mov	r0, r3
 800900c:	3708      	adds	r7, #8
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	20000344 	.word	0x20000344

08009018 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	460b      	mov	r3, r1
 8009022:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009024:	2300      	movs	r3, #0
 8009026:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009028:	4b0d      	ldr	r3, [pc, #52]	; (8009060 <CDC_Transmit_FS+0x48>)
 800902a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800902e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009036:	2b00      	cmp	r3, #0
 8009038:	d001      	beq.n	800903e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800903a:	2301      	movs	r3, #1
 800903c:	e00b      	b.n	8009056 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800903e:	887b      	ldrh	r3, [r7, #2]
 8009040:	461a      	mov	r2, r3
 8009042:	6879      	ldr	r1, [r7, #4]
 8009044:	4806      	ldr	r0, [pc, #24]	; (8009060 <CDC_Transmit_FS+0x48>)
 8009046:	f7fe fd9c 	bl	8007b82 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800904a:	4805      	ldr	r0, [pc, #20]	; (8009060 <CDC_Transmit_FS+0x48>)
 800904c:	f7fe fdc6 	bl	8007bdc <USBD_CDC_TransmitPacket>
 8009050:	4603      	mov	r3, r0
 8009052:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009054:	7bfb      	ldrb	r3, [r7, #15]
}
 8009056:	4618      	mov	r0, r3
 8009058:	3710      	adds	r7, #16
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	20000344 	.word	0x20000344

08009064 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009064:	b480      	push	{r7}
 8009066:	b087      	sub	sp, #28
 8009068:	af00      	add	r7, sp, #0
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	4613      	mov	r3, r2
 8009070:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009072:	2300      	movs	r3, #0
 8009074:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009076:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800907a:	4618      	mov	r0, r3
 800907c:	371c      	adds	r7, #28
 800907e:	46bd      	mov	sp, r7
 8009080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009084:	4770      	bx	lr
	...

08009088 <usb_printf>:
	CDC_Transmit_FS(UserTxBuffer, sizeof(UserTxBuffer));//?????
	usb_printf("%s\r\n",UserTxBuffer);//?????
	usb_printf("X: %d  Y: %d  Z: %d\r\n", lis.x, lis.y, lis.z); %f?????
  */
void usb_printf(const char *format, ...)
{
 8009088:	b40f      	push	{r0, r1, r2, r3}
 800908a:	b580      	push	{r7, lr}
 800908c:	b082      	sub	sp, #8
 800908e:	af00      	add	r7, sp, #0
    va_list args;
    uint32_t length;

    va_start(args, format);
 8009090:	f107 0314 	add.w	r3, r7, #20
 8009094:	603b      	str	r3, [r7, #0]
    //vsnprintf()??
    length = vsnprintf((char *)UserTxBufferFS, APP_TX_DATA_SIZE, (char *)format, args);
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	693a      	ldr	r2, [r7, #16]
 800909a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800909e:	4809      	ldr	r0, [pc, #36]	; (80090c4 <usb_printf+0x3c>)
 80090a0:	f000 fd90 	bl	8009bc4 <vsniprintf>
 80090a4:	4603      	mov	r3, r0
 80090a6:	607b      	str	r3, [r7, #4]
    va_end(args);
    CDC_Transmit_FS(UserTxBufferFS, length);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	4619      	mov	r1, r3
 80090ae:	4805      	ldr	r0, [pc, #20]	; (80090c4 <usb_printf+0x3c>)
 80090b0:	f7ff ffb2 	bl	8009018 <CDC_Transmit_FS>
}
 80090b4:	bf00      	nop
 80090b6:	3708      	adds	r7, #8
 80090b8:	46bd      	mov	sp, r7
 80090ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80090be:	b004      	add	sp, #16
 80090c0:	4770      	bx	lr
 80090c2:	bf00      	nop
 80090c4:	200009fc 	.word	0x200009fc

080090c8 <USB_Status_Init>:
 *  USB????? 
 *  USB????? PA11????? PA12 
 *  main.c :
 */
void USB_Status_Init(void)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b086      	sub	sp, #24
 80090cc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090ce:	1d3b      	adds	r3, r7, #4
 80090d0:	2200      	movs	r2, #0
 80090d2:	601a      	str	r2, [r3, #0]
 80090d4:	605a      	str	r2, [r3, #4]
 80090d6:	609a      	str	r2, [r3, #8]
 80090d8:	60da      	str	r2, [r3, #12]
 80090da:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80090dc:	2300      	movs	r3, #0
 80090de:	603b      	str	r3, [r7, #0]
 80090e0:	4b13      	ldr	r3, [pc, #76]	; (8009130 <USB_Status_Init+0x68>)
 80090e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090e4:	4a12      	ldr	r2, [pc, #72]	; (8009130 <USB_Status_Init+0x68>)
 80090e6:	f043 0301 	orr.w	r3, r3, #1
 80090ea:	6313      	str	r3, [r2, #48]	; 0x30
 80090ec:	4b10      	ldr	r3, [pc, #64]	; (8009130 <USB_Status_Init+0x68>)
 80090ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f0:	f003 0301 	and.w	r3, r3, #1
 80090f4:	603b      	str	r3, [r7, #0]
 80090f6:	683b      	ldr	r3, [r7, #0]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11 | GPIO_PIN_12, GPIO_PIN_RESET);	//
 80090f8:	2200      	movs	r2, #0
 80090fa:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80090fe:	480d      	ldr	r0, [pc, #52]	; (8009134 <USB_Status_Init+0x6c>)
 8009100:	f7f8 fe56 	bl	8001db0 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : USB*/								//
    GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8009104:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009108:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800910a:	2301      	movs	r3, #1
 800910c:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800910e:	2302      	movs	r3, #2
 8009110:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009112:	2300      	movs	r3, #0
 8009114:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009116:	1d3b      	adds	r3, r7, #4
 8009118:	4619      	mov	r1, r3
 800911a:	4806      	ldr	r0, [pc, #24]	; (8009134 <USB_Status_Init+0x6c>)
 800911c:	f7f8 fcc6 	bl	8001aac <HAL_GPIO_Init>

    //?????
    HAL_Delay(1000);															//USB
 8009120:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009124:	f7f7 ff98 	bl	8001058 <HAL_Delay>
}
 8009128:	bf00      	nop
 800912a:	3718      	adds	r7, #24
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	40023800 	.word	0x40023800
 8009134:	40020000 	.word	0x40020000

08009138 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	4603      	mov	r3, r0
 8009140:	6039      	str	r1, [r7, #0]
 8009142:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	2212      	movs	r2, #18
 8009148:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800914a:	4b03      	ldr	r3, [pc, #12]	; (8009158 <USBD_FS_DeviceDescriptor+0x20>)
}
 800914c:	4618      	mov	r0, r3
 800914e:	370c      	adds	r7, #12
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr
 8009158:	2000014c 	.word	0x2000014c

0800915c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800915c:	b480      	push	{r7}
 800915e:	b083      	sub	sp, #12
 8009160:	af00      	add	r7, sp, #0
 8009162:	4603      	mov	r3, r0
 8009164:	6039      	str	r1, [r7, #0]
 8009166:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	2204      	movs	r2, #4
 800916c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800916e:	4b03      	ldr	r3, [pc, #12]	; (800917c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009170:	4618      	mov	r0, r3
 8009172:	370c      	adds	r7, #12
 8009174:	46bd      	mov	sp, r7
 8009176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917a:	4770      	bx	lr
 800917c:	20000160 	.word	0x20000160

08009180 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b082      	sub	sp, #8
 8009184:	af00      	add	r7, sp, #0
 8009186:	4603      	mov	r3, r0
 8009188:	6039      	str	r1, [r7, #0]
 800918a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800918c:	79fb      	ldrb	r3, [r7, #7]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d105      	bne.n	800919e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009192:	683a      	ldr	r2, [r7, #0]
 8009194:	4907      	ldr	r1, [pc, #28]	; (80091b4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009196:	4808      	ldr	r0, [pc, #32]	; (80091b8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009198:	f7ff fd9f 	bl	8008cda <USBD_GetString>
 800919c:	e004      	b.n	80091a8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800919e:	683a      	ldr	r2, [r7, #0]
 80091a0:	4904      	ldr	r1, [pc, #16]	; (80091b4 <USBD_FS_ProductStrDescriptor+0x34>)
 80091a2:	4805      	ldr	r0, [pc, #20]	; (80091b8 <USBD_FS_ProductStrDescriptor+0x38>)
 80091a4:	f7ff fd99 	bl	8008cda <USBD_GetString>
  }
  return USBD_StrDesc;
 80091a8:	4b02      	ldr	r3, [pc, #8]	; (80091b4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3708      	adds	r7, #8
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}
 80091b2:	bf00      	nop
 80091b4:	20000de4 	.word	0x20000de4
 80091b8:	0800a2dc 	.word	0x0800a2dc

080091bc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	4603      	mov	r3, r0
 80091c4:	6039      	str	r1, [r7, #0]
 80091c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80091c8:	683a      	ldr	r2, [r7, #0]
 80091ca:	4904      	ldr	r1, [pc, #16]	; (80091dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80091cc:	4804      	ldr	r0, [pc, #16]	; (80091e0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80091ce:	f7ff fd84 	bl	8008cda <USBD_GetString>
  return USBD_StrDesc;
 80091d2:	4b02      	ldr	r3, [pc, #8]	; (80091dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3708      	adds	r7, #8
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	20000de4 	.word	0x20000de4
 80091e0:	0800a2f4 	.word	0x0800a2f4

080091e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	4603      	mov	r3, r0
 80091ec:	6039      	str	r1, [r7, #0]
 80091ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	221a      	movs	r2, #26
 80091f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80091f6:	f000 f843 	bl	8009280 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80091fa:	4b02      	ldr	r3, [pc, #8]	; (8009204 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3708      	adds	r7, #8
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	20000164 	.word	0x20000164

08009208 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
 800920e:	4603      	mov	r3, r0
 8009210:	6039      	str	r1, [r7, #0]
 8009212:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009214:	79fb      	ldrb	r3, [r7, #7]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d105      	bne.n	8009226 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800921a:	683a      	ldr	r2, [r7, #0]
 800921c:	4907      	ldr	r1, [pc, #28]	; (800923c <USBD_FS_ConfigStrDescriptor+0x34>)
 800921e:	4808      	ldr	r0, [pc, #32]	; (8009240 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009220:	f7ff fd5b 	bl	8008cda <USBD_GetString>
 8009224:	e004      	b.n	8009230 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009226:	683a      	ldr	r2, [r7, #0]
 8009228:	4904      	ldr	r1, [pc, #16]	; (800923c <USBD_FS_ConfigStrDescriptor+0x34>)
 800922a:	4805      	ldr	r0, [pc, #20]	; (8009240 <USBD_FS_ConfigStrDescriptor+0x38>)
 800922c:	f7ff fd55 	bl	8008cda <USBD_GetString>
  }
  return USBD_StrDesc;
 8009230:	4b02      	ldr	r3, [pc, #8]	; (800923c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009232:	4618      	mov	r0, r3
 8009234:	3708      	adds	r7, #8
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	20000de4 	.word	0x20000de4
 8009240:	0800a308 	.word	0x0800a308

08009244 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b082      	sub	sp, #8
 8009248:	af00      	add	r7, sp, #0
 800924a:	4603      	mov	r3, r0
 800924c:	6039      	str	r1, [r7, #0]
 800924e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009250:	79fb      	ldrb	r3, [r7, #7]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d105      	bne.n	8009262 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009256:	683a      	ldr	r2, [r7, #0]
 8009258:	4907      	ldr	r1, [pc, #28]	; (8009278 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800925a:	4808      	ldr	r0, [pc, #32]	; (800927c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800925c:	f7ff fd3d 	bl	8008cda <USBD_GetString>
 8009260:	e004      	b.n	800926c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009262:	683a      	ldr	r2, [r7, #0]
 8009264:	4904      	ldr	r1, [pc, #16]	; (8009278 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009266:	4805      	ldr	r0, [pc, #20]	; (800927c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009268:	f7ff fd37 	bl	8008cda <USBD_GetString>
  }
  return USBD_StrDesc;
 800926c:	4b02      	ldr	r3, [pc, #8]	; (8009278 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800926e:	4618      	mov	r0, r3
 8009270:	3708      	adds	r7, #8
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	20000de4 	.word	0x20000de4
 800927c:	0800a314 	.word	0x0800a314

08009280 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009286:	4b0f      	ldr	r3, [pc, #60]	; (80092c4 <Get_SerialNum+0x44>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800928c:	4b0e      	ldr	r3, [pc, #56]	; (80092c8 <Get_SerialNum+0x48>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009292:	4b0e      	ldr	r3, [pc, #56]	; (80092cc <Get_SerialNum+0x4c>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009298:	68fa      	ldr	r2, [r7, #12]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	4413      	add	r3, r2
 800929e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d009      	beq.n	80092ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80092a6:	2208      	movs	r2, #8
 80092a8:	4909      	ldr	r1, [pc, #36]	; (80092d0 <Get_SerialNum+0x50>)
 80092aa:	68f8      	ldr	r0, [r7, #12]
 80092ac:	f000 f814 	bl	80092d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80092b0:	2204      	movs	r2, #4
 80092b2:	4908      	ldr	r1, [pc, #32]	; (80092d4 <Get_SerialNum+0x54>)
 80092b4:	68b8      	ldr	r0, [r7, #8]
 80092b6:	f000 f80f 	bl	80092d8 <IntToUnicode>
  }
}
 80092ba:	bf00      	nop
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	1fff7a10 	.word	0x1fff7a10
 80092c8:	1fff7a14 	.word	0x1fff7a14
 80092cc:	1fff7a18 	.word	0x1fff7a18
 80092d0:	20000166 	.word	0x20000166
 80092d4:	20000176 	.word	0x20000176

080092d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80092d8:	b480      	push	{r7}
 80092da:	b087      	sub	sp, #28
 80092dc:	af00      	add	r7, sp, #0
 80092de:	60f8      	str	r0, [r7, #12]
 80092e0:	60b9      	str	r1, [r7, #8]
 80092e2:	4613      	mov	r3, r2
 80092e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80092e6:	2300      	movs	r3, #0
 80092e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80092ea:	2300      	movs	r3, #0
 80092ec:	75fb      	strb	r3, [r7, #23]
 80092ee:	e027      	b.n	8009340 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	0f1b      	lsrs	r3, r3, #28
 80092f4:	2b09      	cmp	r3, #9
 80092f6:	d80b      	bhi.n	8009310 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	0f1b      	lsrs	r3, r3, #28
 80092fc:	b2da      	uxtb	r2, r3
 80092fe:	7dfb      	ldrb	r3, [r7, #23]
 8009300:	005b      	lsls	r3, r3, #1
 8009302:	4619      	mov	r1, r3
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	440b      	add	r3, r1
 8009308:	3230      	adds	r2, #48	; 0x30
 800930a:	b2d2      	uxtb	r2, r2
 800930c:	701a      	strb	r2, [r3, #0]
 800930e:	e00a      	b.n	8009326 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	0f1b      	lsrs	r3, r3, #28
 8009314:	b2da      	uxtb	r2, r3
 8009316:	7dfb      	ldrb	r3, [r7, #23]
 8009318:	005b      	lsls	r3, r3, #1
 800931a:	4619      	mov	r1, r3
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	440b      	add	r3, r1
 8009320:	3237      	adds	r2, #55	; 0x37
 8009322:	b2d2      	uxtb	r2, r2
 8009324:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	011b      	lsls	r3, r3, #4
 800932a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800932c:	7dfb      	ldrb	r3, [r7, #23]
 800932e:	005b      	lsls	r3, r3, #1
 8009330:	3301      	adds	r3, #1
 8009332:	68ba      	ldr	r2, [r7, #8]
 8009334:	4413      	add	r3, r2
 8009336:	2200      	movs	r2, #0
 8009338:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800933a:	7dfb      	ldrb	r3, [r7, #23]
 800933c:	3301      	adds	r3, #1
 800933e:	75fb      	strb	r3, [r7, #23]
 8009340:	7dfa      	ldrb	r2, [r7, #23]
 8009342:	79fb      	ldrb	r3, [r7, #7]
 8009344:	429a      	cmp	r2, r3
 8009346:	d3d3      	bcc.n	80092f0 <IntToUnicode+0x18>
  }
}
 8009348:	bf00      	nop
 800934a:	371c      	adds	r7, #28
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b08a      	sub	sp, #40	; 0x28
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800935c:	f107 0314 	add.w	r3, r7, #20
 8009360:	2200      	movs	r2, #0
 8009362:	601a      	str	r2, [r3, #0]
 8009364:	605a      	str	r2, [r3, #4]
 8009366:	609a      	str	r2, [r3, #8]
 8009368:	60da      	str	r2, [r3, #12]
 800936a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009374:	d13a      	bne.n	80093ec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009376:	2300      	movs	r3, #0
 8009378:	613b      	str	r3, [r7, #16]
 800937a:	4b1e      	ldr	r3, [pc, #120]	; (80093f4 <HAL_PCD_MspInit+0xa0>)
 800937c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800937e:	4a1d      	ldr	r2, [pc, #116]	; (80093f4 <HAL_PCD_MspInit+0xa0>)
 8009380:	f043 0301 	orr.w	r3, r3, #1
 8009384:	6313      	str	r3, [r2, #48]	; 0x30
 8009386:	4b1b      	ldr	r3, [pc, #108]	; (80093f4 <HAL_PCD_MspInit+0xa0>)
 8009388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800938a:	f003 0301 	and.w	r3, r3, #1
 800938e:	613b      	str	r3, [r7, #16]
 8009390:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009392:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009398:	2302      	movs	r3, #2
 800939a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800939c:	2300      	movs	r3, #0
 800939e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80093a0:	2303      	movs	r3, #3
 80093a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80093a4:	230a      	movs	r3, #10
 80093a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093a8:	f107 0314 	add.w	r3, r7, #20
 80093ac:	4619      	mov	r1, r3
 80093ae:	4812      	ldr	r0, [pc, #72]	; (80093f8 <HAL_PCD_MspInit+0xa4>)
 80093b0:	f7f8 fb7c 	bl	8001aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80093b4:	4b0f      	ldr	r3, [pc, #60]	; (80093f4 <HAL_PCD_MspInit+0xa0>)
 80093b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093b8:	4a0e      	ldr	r2, [pc, #56]	; (80093f4 <HAL_PCD_MspInit+0xa0>)
 80093ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093be:	6353      	str	r3, [r2, #52]	; 0x34
 80093c0:	2300      	movs	r3, #0
 80093c2:	60fb      	str	r3, [r7, #12]
 80093c4:	4b0b      	ldr	r3, [pc, #44]	; (80093f4 <HAL_PCD_MspInit+0xa0>)
 80093c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093c8:	4a0a      	ldr	r2, [pc, #40]	; (80093f4 <HAL_PCD_MspInit+0xa0>)
 80093ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80093ce:	6453      	str	r3, [r2, #68]	; 0x44
 80093d0:	4b08      	ldr	r3, [pc, #32]	; (80093f4 <HAL_PCD_MspInit+0xa0>)
 80093d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80093d8:	60fb      	str	r3, [r7, #12]
 80093da:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 15, 0);
 80093dc:	2200      	movs	r2, #0
 80093de:	210f      	movs	r1, #15
 80093e0:	2043      	movs	r0, #67	; 0x43
 80093e2:	f7f8 fb09 	bl	80019f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80093e6:	2043      	movs	r0, #67	; 0x43
 80093e8:	f7f8 fb22 	bl	8001a30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80093ec:	bf00      	nop
 80093ee:	3728      	adds	r7, #40	; 0x28
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}
 80093f4:	40023800 	.word	0x40023800
 80093f8:	40020000 	.word	0x40020000

080093fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009410:	4619      	mov	r1, r3
 8009412:	4610      	mov	r0, r2
 8009414:	f7fe fcde 	bl	8007dd4 <USBD_LL_SetupStage>
}
 8009418:	bf00      	nop
 800941a:	3708      	adds	r7, #8
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}

08009420 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	460b      	mov	r3, r1
 800942a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009432:	78fa      	ldrb	r2, [r7, #3]
 8009434:	6879      	ldr	r1, [r7, #4]
 8009436:	4613      	mov	r3, r2
 8009438:	00db      	lsls	r3, r3, #3
 800943a:	1a9b      	subs	r3, r3, r2
 800943c:	009b      	lsls	r3, r3, #2
 800943e:	440b      	add	r3, r1
 8009440:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	78fb      	ldrb	r3, [r7, #3]
 8009448:	4619      	mov	r1, r3
 800944a:	f7fe fd16 	bl	8007e7a <USBD_LL_DataOutStage>
}
 800944e:	bf00      	nop
 8009450:	3708      	adds	r7, #8
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}

08009456 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009456:	b580      	push	{r7, lr}
 8009458:	b082      	sub	sp, #8
 800945a:	af00      	add	r7, sp, #0
 800945c:	6078      	str	r0, [r7, #4]
 800945e:	460b      	mov	r3, r1
 8009460:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009468:	78fa      	ldrb	r2, [r7, #3]
 800946a:	6879      	ldr	r1, [r7, #4]
 800946c:	4613      	mov	r3, r2
 800946e:	00db      	lsls	r3, r3, #3
 8009470:	1a9b      	subs	r3, r3, r2
 8009472:	009b      	lsls	r3, r3, #2
 8009474:	440b      	add	r3, r1
 8009476:	3348      	adds	r3, #72	; 0x48
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	78fb      	ldrb	r3, [r7, #3]
 800947c:	4619      	mov	r1, r3
 800947e:	f7fe fd5f 	bl	8007f40 <USBD_LL_DataInStage>
}
 8009482:	bf00      	nop
 8009484:	3708      	adds	r7, #8
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}

0800948a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800948a:	b580      	push	{r7, lr}
 800948c:	b082      	sub	sp, #8
 800948e:	af00      	add	r7, sp, #0
 8009490:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009498:	4618      	mov	r0, r3
 800949a:	f7fe fe63 	bl	8008164 <USBD_LL_SOF>
}
 800949e:	bf00      	nop
 80094a0:	3708      	adds	r7, #8
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bd80      	pop	{r7, pc}

080094a6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094a6:	b580      	push	{r7, lr}
 80094a8:	b084      	sub	sp, #16
 80094aa:	af00      	add	r7, sp, #0
 80094ac:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80094ae:	2301      	movs	r3, #1
 80094b0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d001      	beq.n	80094be <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80094ba:	f7f7 fb21 	bl	8000b00 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80094c4:	7bfa      	ldrb	r2, [r7, #15]
 80094c6:	4611      	mov	r1, r2
 80094c8:	4618      	mov	r0, r3
 80094ca:	f7fe fe10 	bl	80080ee <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80094d4:	4618      	mov	r0, r3
 80094d6:	f7fe fdc9 	bl	800806c <USBD_LL_Reset>
}
 80094da:	bf00      	nop
 80094dc:	3710      	adds	r7, #16
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
	...

080094e4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7fe fe0b 	bl	800810e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	6812      	ldr	r2, [r2, #0]
 8009506:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800950a:	f043 0301 	orr.w	r3, r3, #1
 800950e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6a1b      	ldr	r3, [r3, #32]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d005      	beq.n	8009524 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009518:	4b04      	ldr	r3, [pc, #16]	; (800952c <HAL_PCD_SuspendCallback+0x48>)
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	4a03      	ldr	r2, [pc, #12]	; (800952c <HAL_PCD_SuspendCallback+0x48>)
 800951e:	f043 0306 	orr.w	r3, r3, #6
 8009522:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009524:	bf00      	nop
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}
 800952c:	e000ed00 	.word	0xe000ed00

08009530 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b082      	sub	sp, #8
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800953e:	4618      	mov	r0, r3
 8009540:	f7fe fdfa 	bl	8008138 <USBD_LL_Resume>
}
 8009544:	bf00      	nop
 8009546:	3708      	adds	r7, #8
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b082      	sub	sp, #8
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	460b      	mov	r3, r1
 8009556:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800955e:	78fa      	ldrb	r2, [r7, #3]
 8009560:	4611      	mov	r1, r2
 8009562:	4618      	mov	r0, r3
 8009564:	f7fe fe25 	bl	80081b2 <USBD_LL_IsoOUTIncomplete>
}
 8009568:	bf00      	nop
 800956a:	3708      	adds	r7, #8
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	460b      	mov	r3, r1
 800957a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009582:	78fa      	ldrb	r2, [r7, #3]
 8009584:	4611      	mov	r1, r2
 8009586:	4618      	mov	r0, r3
 8009588:	f7fe fe06 	bl	8008198 <USBD_LL_IsoINIncomplete>
}
 800958c:	bf00      	nop
 800958e:	3708      	adds	r7, #8
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b082      	sub	sp, #8
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7fe fe12 	bl	80081cc <USBD_LL_DevConnected>
}
 80095a8:	bf00      	nop
 80095aa:	3708      	adds	r7, #8
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b082      	sub	sp, #8
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe fe0f 	bl	80081e2 <USBD_LL_DevDisconnected>
}
 80095c4:	bf00      	nop
 80095c6:	3708      	adds	r7, #8
 80095c8:	46bd      	mov	sp, r7
 80095ca:	bd80      	pop	{r7, pc}

080095cc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b082      	sub	sp, #8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d13c      	bne.n	8009656 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80095dc:	4a20      	ldr	r2, [pc, #128]	; (8009660 <USBD_LL_Init+0x94>)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	4a1e      	ldr	r2, [pc, #120]	; (8009660 <USBD_LL_Init+0x94>)
 80095e8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80095ec:	4b1c      	ldr	r3, [pc, #112]	; (8009660 <USBD_LL_Init+0x94>)
 80095ee:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80095f2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80095f4:	4b1a      	ldr	r3, [pc, #104]	; (8009660 <USBD_LL_Init+0x94>)
 80095f6:	2204      	movs	r2, #4
 80095f8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80095fa:	4b19      	ldr	r3, [pc, #100]	; (8009660 <USBD_LL_Init+0x94>)
 80095fc:	2202      	movs	r2, #2
 80095fe:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009600:	4b17      	ldr	r3, [pc, #92]	; (8009660 <USBD_LL_Init+0x94>)
 8009602:	2200      	movs	r2, #0
 8009604:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009606:	4b16      	ldr	r3, [pc, #88]	; (8009660 <USBD_LL_Init+0x94>)
 8009608:	2202      	movs	r2, #2
 800960a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800960c:	4b14      	ldr	r3, [pc, #80]	; (8009660 <USBD_LL_Init+0x94>)
 800960e:	2200      	movs	r2, #0
 8009610:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009612:	4b13      	ldr	r3, [pc, #76]	; (8009660 <USBD_LL_Init+0x94>)
 8009614:	2200      	movs	r2, #0
 8009616:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009618:	4b11      	ldr	r3, [pc, #68]	; (8009660 <USBD_LL_Init+0x94>)
 800961a:	2200      	movs	r2, #0
 800961c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800961e:	4b10      	ldr	r3, [pc, #64]	; (8009660 <USBD_LL_Init+0x94>)
 8009620:	2200      	movs	r2, #0
 8009622:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009624:	4b0e      	ldr	r3, [pc, #56]	; (8009660 <USBD_LL_Init+0x94>)
 8009626:	2200      	movs	r2, #0
 8009628:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800962a:	480d      	ldr	r0, [pc, #52]	; (8009660 <USBD_LL_Init+0x94>)
 800962c:	f7fa fcce 	bl	8003fcc <HAL_PCD_Init>
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d001      	beq.n	800963a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009636:	f7f7 fa63 	bl	8000b00 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800963a:	2180      	movs	r1, #128	; 0x80
 800963c:	4808      	ldr	r0, [pc, #32]	; (8009660 <USBD_LL_Init+0x94>)
 800963e:	f7fb fe2c 	bl	800529a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009642:	2240      	movs	r2, #64	; 0x40
 8009644:	2100      	movs	r1, #0
 8009646:	4806      	ldr	r0, [pc, #24]	; (8009660 <USBD_LL_Init+0x94>)
 8009648:	f7fb fde0 	bl	800520c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800964c:	2280      	movs	r2, #128	; 0x80
 800964e:	2101      	movs	r1, #1
 8009650:	4803      	ldr	r0, [pc, #12]	; (8009660 <USBD_LL_Init+0x94>)
 8009652:	f7fb fddb 	bl	800520c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009656:	2300      	movs	r3, #0
}
 8009658:	4618      	mov	r0, r3
 800965a:	3708      	adds	r7, #8
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}
 8009660:	200011e4 	.word	0x200011e4

08009664 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b084      	sub	sp, #16
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800966c:	2300      	movs	r3, #0
 800966e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009670:	2300      	movs	r3, #0
 8009672:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800967a:	4618      	mov	r0, r3
 800967c:	f7fa fdc3 	bl	8004206 <HAL_PCD_Start>
 8009680:	4603      	mov	r3, r0
 8009682:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009684:	7bfb      	ldrb	r3, [r7, #15]
 8009686:	4618      	mov	r0, r3
 8009688:	f000 f92a 	bl	80098e0 <USBD_Get_USB_Status>
 800968c:	4603      	mov	r3, r0
 800968e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009690:	7bbb      	ldrb	r3, [r7, #14]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}

0800969a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800969a:	b580      	push	{r7, lr}
 800969c:	b084      	sub	sp, #16
 800969e:	af00      	add	r7, sp, #0
 80096a0:	6078      	str	r0, [r7, #4]
 80096a2:	4608      	mov	r0, r1
 80096a4:	4611      	mov	r1, r2
 80096a6:	461a      	mov	r2, r3
 80096a8:	4603      	mov	r3, r0
 80096aa:	70fb      	strb	r3, [r7, #3]
 80096ac:	460b      	mov	r3, r1
 80096ae:	70bb      	strb	r3, [r7, #2]
 80096b0:	4613      	mov	r3, r2
 80096b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096b4:	2300      	movs	r3, #0
 80096b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096b8:	2300      	movs	r3, #0
 80096ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80096c2:	78bb      	ldrb	r3, [r7, #2]
 80096c4:	883a      	ldrh	r2, [r7, #0]
 80096c6:	78f9      	ldrb	r1, [r7, #3]
 80096c8:	f7fb f9a7 	bl	8004a1a <HAL_PCD_EP_Open>
 80096cc:	4603      	mov	r3, r0
 80096ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096d0:	7bfb      	ldrb	r3, [r7, #15]
 80096d2:	4618      	mov	r0, r3
 80096d4:	f000 f904 	bl	80098e0 <USBD_Get_USB_Status>
 80096d8:	4603      	mov	r3, r0
 80096da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80096de:	4618      	mov	r0, r3
 80096e0:	3710      	adds	r7, #16
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}

080096e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096e6:	b580      	push	{r7, lr}
 80096e8:	b084      	sub	sp, #16
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	6078      	str	r0, [r7, #4]
 80096ee:	460b      	mov	r3, r1
 80096f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096f2:	2300      	movs	r3, #0
 80096f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096f6:	2300      	movs	r3, #0
 80096f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009700:	78fa      	ldrb	r2, [r7, #3]
 8009702:	4611      	mov	r1, r2
 8009704:	4618      	mov	r0, r3
 8009706:	f7fb f9f0 	bl	8004aea <HAL_PCD_EP_Close>
 800970a:	4603      	mov	r3, r0
 800970c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800970e:	7bfb      	ldrb	r3, [r7, #15]
 8009710:	4618      	mov	r0, r3
 8009712:	f000 f8e5 	bl	80098e0 <USBD_Get_USB_Status>
 8009716:	4603      	mov	r3, r0
 8009718:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800971a:	7bbb      	ldrb	r3, [r7, #14]
}
 800971c:	4618      	mov	r0, r3
 800971e:	3710      	adds	r7, #16
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	460b      	mov	r3, r1
 800972e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009734:	2300      	movs	r3, #0
 8009736:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800973e:	78fa      	ldrb	r2, [r7, #3]
 8009740:	4611      	mov	r1, r2
 8009742:	4618      	mov	r0, r3
 8009744:	f7fb fac8 	bl	8004cd8 <HAL_PCD_EP_SetStall>
 8009748:	4603      	mov	r3, r0
 800974a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800974c:	7bfb      	ldrb	r3, [r7, #15]
 800974e:	4618      	mov	r0, r3
 8009750:	f000 f8c6 	bl	80098e0 <USBD_Get_USB_Status>
 8009754:	4603      	mov	r3, r0
 8009756:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009758:	7bbb      	ldrb	r3, [r7, #14]
}
 800975a:	4618      	mov	r0, r3
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b084      	sub	sp, #16
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
 800976a:	460b      	mov	r3, r1
 800976c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800976e:	2300      	movs	r3, #0
 8009770:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009772:	2300      	movs	r3, #0
 8009774:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800977c:	78fa      	ldrb	r2, [r7, #3]
 800977e:	4611      	mov	r1, r2
 8009780:	4618      	mov	r0, r3
 8009782:	f7fb fb0d 	bl	8004da0 <HAL_PCD_EP_ClrStall>
 8009786:	4603      	mov	r3, r0
 8009788:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800978a:	7bfb      	ldrb	r3, [r7, #15]
 800978c:	4618      	mov	r0, r3
 800978e:	f000 f8a7 	bl	80098e0 <USBD_Get_USB_Status>
 8009792:	4603      	mov	r3, r0
 8009794:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009796:	7bbb      	ldrb	r3, [r7, #14]
}
 8009798:	4618      	mov	r0, r3
 800979a:	3710      	adds	r7, #16
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}

080097a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	460b      	mov	r3, r1
 80097aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80097b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80097b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	da0b      	bge.n	80097d4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80097bc:	78fb      	ldrb	r3, [r7, #3]
 80097be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80097c2:	68f9      	ldr	r1, [r7, #12]
 80097c4:	4613      	mov	r3, r2
 80097c6:	00db      	lsls	r3, r3, #3
 80097c8:	1a9b      	subs	r3, r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	440b      	add	r3, r1
 80097ce:	333e      	adds	r3, #62	; 0x3e
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	e00b      	b.n	80097ec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80097d4:	78fb      	ldrb	r3, [r7, #3]
 80097d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80097da:	68f9      	ldr	r1, [r7, #12]
 80097dc:	4613      	mov	r3, r2
 80097de:	00db      	lsls	r3, r3, #3
 80097e0:	1a9b      	subs	r3, r3, r2
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	440b      	add	r3, r1
 80097e6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80097ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3714      	adds	r7, #20
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b084      	sub	sp, #16
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	460b      	mov	r3, r1
 8009802:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009804:	2300      	movs	r3, #0
 8009806:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009808:	2300      	movs	r3, #0
 800980a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009812:	78fa      	ldrb	r2, [r7, #3]
 8009814:	4611      	mov	r1, r2
 8009816:	4618      	mov	r0, r3
 8009818:	f7fb f8da 	bl	80049d0 <HAL_PCD_SetAddress>
 800981c:	4603      	mov	r3, r0
 800981e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009820:	7bfb      	ldrb	r3, [r7, #15]
 8009822:	4618      	mov	r0, r3
 8009824:	f000 f85c 	bl	80098e0 <USBD_Get_USB_Status>
 8009828:	4603      	mov	r3, r0
 800982a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800982c:	7bbb      	ldrb	r3, [r7, #14]
}
 800982e:	4618      	mov	r0, r3
 8009830:	3710      	adds	r7, #16
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b086      	sub	sp, #24
 800983a:	af00      	add	r7, sp, #0
 800983c:	60f8      	str	r0, [r7, #12]
 800983e:	607a      	str	r2, [r7, #4]
 8009840:	603b      	str	r3, [r7, #0]
 8009842:	460b      	mov	r3, r1
 8009844:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009846:	2300      	movs	r3, #0
 8009848:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800984a:	2300      	movs	r3, #0
 800984c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009854:	7af9      	ldrb	r1, [r7, #11]
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	f7fb f9f3 	bl	8004c44 <HAL_PCD_EP_Transmit>
 800985e:	4603      	mov	r3, r0
 8009860:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009862:	7dfb      	ldrb	r3, [r7, #23]
 8009864:	4618      	mov	r0, r3
 8009866:	f000 f83b 	bl	80098e0 <USBD_Get_USB_Status>
 800986a:	4603      	mov	r3, r0
 800986c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800986e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009870:	4618      	mov	r0, r3
 8009872:	3718      	adds	r7, #24
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b086      	sub	sp, #24
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	607a      	str	r2, [r7, #4]
 8009882:	603b      	str	r3, [r7, #0]
 8009884:	460b      	mov	r3, r1
 8009886:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009888:	2300      	movs	r3, #0
 800988a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800988c:	2300      	movs	r3, #0
 800988e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009896:	7af9      	ldrb	r1, [r7, #11]
 8009898:	683b      	ldr	r3, [r7, #0]
 800989a:	687a      	ldr	r2, [r7, #4]
 800989c:	f7fb f96f 	bl	8004b7e <HAL_PCD_EP_Receive>
 80098a0:	4603      	mov	r3, r0
 80098a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098a4:	7dfb      	ldrb	r3, [r7, #23]
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 f81a 	bl	80098e0 <USBD_Get_USB_Status>
 80098ac:	4603      	mov	r3, r0
 80098ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80098b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3718      	adds	r7, #24
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b082      	sub	sp, #8
 80098be:	af00      	add	r7, sp, #0
 80098c0:	6078      	str	r0, [r7, #4]
 80098c2:	460b      	mov	r3, r1
 80098c4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80098cc:	78fa      	ldrb	r2, [r7, #3]
 80098ce:	4611      	mov	r1, r2
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7fb f99f 	bl	8004c14 <HAL_PCD_EP_GetRxCount>
 80098d6:	4603      	mov	r3, r0
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3708      	adds	r7, #8
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}

080098e0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b085      	sub	sp, #20
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	4603      	mov	r3, r0
 80098e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098ea:	2300      	movs	r3, #0
 80098ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80098ee:	79fb      	ldrb	r3, [r7, #7]
 80098f0:	2b03      	cmp	r3, #3
 80098f2:	d817      	bhi.n	8009924 <USBD_Get_USB_Status+0x44>
 80098f4:	a201      	add	r2, pc, #4	; (adr r2, 80098fc <USBD_Get_USB_Status+0x1c>)
 80098f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098fa:	bf00      	nop
 80098fc:	0800990d 	.word	0x0800990d
 8009900:	08009913 	.word	0x08009913
 8009904:	08009919 	.word	0x08009919
 8009908:	0800991f 	.word	0x0800991f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	73fb      	strb	r3, [r7, #15]
    break;
 8009910:	e00b      	b.n	800992a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009912:	2303      	movs	r3, #3
 8009914:	73fb      	strb	r3, [r7, #15]
    break;
 8009916:	e008      	b.n	800992a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009918:	2301      	movs	r3, #1
 800991a:	73fb      	strb	r3, [r7, #15]
    break;
 800991c:	e005      	b.n	800992a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800991e:	2303      	movs	r3, #3
 8009920:	73fb      	strb	r3, [r7, #15]
    break;
 8009922:	e002      	b.n	800992a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009924:	2303      	movs	r3, #3
 8009926:	73fb      	strb	r3, [r7, #15]
    break;
 8009928:	bf00      	nop
  }
  return usb_status;
 800992a:	7bfb      	ldrb	r3, [r7, #15]
}
 800992c:	4618      	mov	r0, r3
 800992e:	3714      	adds	r7, #20
 8009930:	46bd      	mov	sp, r7
 8009932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009936:	4770      	bx	lr

08009938 <__errno>:
 8009938:	4b01      	ldr	r3, [pc, #4]	; (8009940 <__errno+0x8>)
 800993a:	6818      	ldr	r0, [r3, #0]
 800993c:	4770      	bx	lr
 800993e:	bf00      	nop
 8009940:	20000180 	.word	0x20000180

08009944 <__libc_init_array>:
 8009944:	b570      	push	{r4, r5, r6, lr}
 8009946:	4e0d      	ldr	r6, [pc, #52]	; (800997c <__libc_init_array+0x38>)
 8009948:	4c0d      	ldr	r4, [pc, #52]	; (8009980 <__libc_init_array+0x3c>)
 800994a:	1ba4      	subs	r4, r4, r6
 800994c:	10a4      	asrs	r4, r4, #2
 800994e:	2500      	movs	r5, #0
 8009950:	42a5      	cmp	r5, r4
 8009952:	d109      	bne.n	8009968 <__libc_init_array+0x24>
 8009954:	4e0b      	ldr	r6, [pc, #44]	; (8009984 <__libc_init_array+0x40>)
 8009956:	4c0c      	ldr	r4, [pc, #48]	; (8009988 <__libc_init_array+0x44>)
 8009958:	f000 fc70 	bl	800a23c <_init>
 800995c:	1ba4      	subs	r4, r4, r6
 800995e:	10a4      	asrs	r4, r4, #2
 8009960:	2500      	movs	r5, #0
 8009962:	42a5      	cmp	r5, r4
 8009964:	d105      	bne.n	8009972 <__libc_init_array+0x2e>
 8009966:	bd70      	pop	{r4, r5, r6, pc}
 8009968:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800996c:	4798      	blx	r3
 800996e:	3501      	adds	r5, #1
 8009970:	e7ee      	b.n	8009950 <__libc_init_array+0xc>
 8009972:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009976:	4798      	blx	r3
 8009978:	3501      	adds	r5, #1
 800997a:	e7f2      	b.n	8009962 <__libc_init_array+0x1e>
 800997c:	0800a378 	.word	0x0800a378
 8009980:	0800a378 	.word	0x0800a378
 8009984:	0800a378 	.word	0x0800a378
 8009988:	0800a37c 	.word	0x0800a37c

0800998c <malloc>:
 800998c:	4b02      	ldr	r3, [pc, #8]	; (8009998 <malloc+0xc>)
 800998e:	4601      	mov	r1, r0
 8009990:	6818      	ldr	r0, [r3, #0]
 8009992:	f000 b861 	b.w	8009a58 <_malloc_r>
 8009996:	bf00      	nop
 8009998:	20000180 	.word	0x20000180

0800999c <free>:
 800999c:	4b02      	ldr	r3, [pc, #8]	; (80099a8 <free+0xc>)
 800999e:	4601      	mov	r1, r0
 80099a0:	6818      	ldr	r0, [r3, #0]
 80099a2:	f000 b80b 	b.w	80099bc <_free_r>
 80099a6:	bf00      	nop
 80099a8:	20000180 	.word	0x20000180

080099ac <memset>:
 80099ac:	4402      	add	r2, r0
 80099ae:	4603      	mov	r3, r0
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d100      	bne.n	80099b6 <memset+0xa>
 80099b4:	4770      	bx	lr
 80099b6:	f803 1b01 	strb.w	r1, [r3], #1
 80099ba:	e7f9      	b.n	80099b0 <memset+0x4>

080099bc <_free_r>:
 80099bc:	b538      	push	{r3, r4, r5, lr}
 80099be:	4605      	mov	r5, r0
 80099c0:	2900      	cmp	r1, #0
 80099c2:	d045      	beq.n	8009a50 <_free_r+0x94>
 80099c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099c8:	1f0c      	subs	r4, r1, #4
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	bfb8      	it	lt
 80099ce:	18e4      	addlt	r4, r4, r3
 80099d0:	f000 f906 	bl	8009be0 <__malloc_lock>
 80099d4:	4a1f      	ldr	r2, [pc, #124]	; (8009a54 <_free_r+0x98>)
 80099d6:	6813      	ldr	r3, [r2, #0]
 80099d8:	4610      	mov	r0, r2
 80099da:	b933      	cbnz	r3, 80099ea <_free_r+0x2e>
 80099dc:	6063      	str	r3, [r4, #4]
 80099de:	6014      	str	r4, [r2, #0]
 80099e0:	4628      	mov	r0, r5
 80099e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099e6:	f000 b8fc 	b.w	8009be2 <__malloc_unlock>
 80099ea:	42a3      	cmp	r3, r4
 80099ec:	d90c      	bls.n	8009a08 <_free_r+0x4c>
 80099ee:	6821      	ldr	r1, [r4, #0]
 80099f0:	1862      	adds	r2, r4, r1
 80099f2:	4293      	cmp	r3, r2
 80099f4:	bf04      	itt	eq
 80099f6:	681a      	ldreq	r2, [r3, #0]
 80099f8:	685b      	ldreq	r3, [r3, #4]
 80099fa:	6063      	str	r3, [r4, #4]
 80099fc:	bf04      	itt	eq
 80099fe:	1852      	addeq	r2, r2, r1
 8009a00:	6022      	streq	r2, [r4, #0]
 8009a02:	6004      	str	r4, [r0, #0]
 8009a04:	e7ec      	b.n	80099e0 <_free_r+0x24>
 8009a06:	4613      	mov	r3, r2
 8009a08:	685a      	ldr	r2, [r3, #4]
 8009a0a:	b10a      	cbz	r2, 8009a10 <_free_r+0x54>
 8009a0c:	42a2      	cmp	r2, r4
 8009a0e:	d9fa      	bls.n	8009a06 <_free_r+0x4a>
 8009a10:	6819      	ldr	r1, [r3, #0]
 8009a12:	1858      	adds	r0, r3, r1
 8009a14:	42a0      	cmp	r0, r4
 8009a16:	d10b      	bne.n	8009a30 <_free_r+0x74>
 8009a18:	6820      	ldr	r0, [r4, #0]
 8009a1a:	4401      	add	r1, r0
 8009a1c:	1858      	adds	r0, r3, r1
 8009a1e:	4282      	cmp	r2, r0
 8009a20:	6019      	str	r1, [r3, #0]
 8009a22:	d1dd      	bne.n	80099e0 <_free_r+0x24>
 8009a24:	6810      	ldr	r0, [r2, #0]
 8009a26:	6852      	ldr	r2, [r2, #4]
 8009a28:	605a      	str	r2, [r3, #4]
 8009a2a:	4401      	add	r1, r0
 8009a2c:	6019      	str	r1, [r3, #0]
 8009a2e:	e7d7      	b.n	80099e0 <_free_r+0x24>
 8009a30:	d902      	bls.n	8009a38 <_free_r+0x7c>
 8009a32:	230c      	movs	r3, #12
 8009a34:	602b      	str	r3, [r5, #0]
 8009a36:	e7d3      	b.n	80099e0 <_free_r+0x24>
 8009a38:	6820      	ldr	r0, [r4, #0]
 8009a3a:	1821      	adds	r1, r4, r0
 8009a3c:	428a      	cmp	r2, r1
 8009a3e:	bf04      	itt	eq
 8009a40:	6811      	ldreq	r1, [r2, #0]
 8009a42:	6852      	ldreq	r2, [r2, #4]
 8009a44:	6062      	str	r2, [r4, #4]
 8009a46:	bf04      	itt	eq
 8009a48:	1809      	addeq	r1, r1, r0
 8009a4a:	6021      	streq	r1, [r4, #0]
 8009a4c:	605c      	str	r4, [r3, #4]
 8009a4e:	e7c7      	b.n	80099e0 <_free_r+0x24>
 8009a50:	bd38      	pop	{r3, r4, r5, pc}
 8009a52:	bf00      	nop
 8009a54:	20000208 	.word	0x20000208

08009a58 <_malloc_r>:
 8009a58:	b570      	push	{r4, r5, r6, lr}
 8009a5a:	1ccd      	adds	r5, r1, #3
 8009a5c:	f025 0503 	bic.w	r5, r5, #3
 8009a60:	3508      	adds	r5, #8
 8009a62:	2d0c      	cmp	r5, #12
 8009a64:	bf38      	it	cc
 8009a66:	250c      	movcc	r5, #12
 8009a68:	2d00      	cmp	r5, #0
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	db01      	blt.n	8009a72 <_malloc_r+0x1a>
 8009a6e:	42a9      	cmp	r1, r5
 8009a70:	d903      	bls.n	8009a7a <_malloc_r+0x22>
 8009a72:	230c      	movs	r3, #12
 8009a74:	6033      	str	r3, [r6, #0]
 8009a76:	2000      	movs	r0, #0
 8009a78:	bd70      	pop	{r4, r5, r6, pc}
 8009a7a:	f000 f8b1 	bl	8009be0 <__malloc_lock>
 8009a7e:	4a21      	ldr	r2, [pc, #132]	; (8009b04 <_malloc_r+0xac>)
 8009a80:	6814      	ldr	r4, [r2, #0]
 8009a82:	4621      	mov	r1, r4
 8009a84:	b991      	cbnz	r1, 8009aac <_malloc_r+0x54>
 8009a86:	4c20      	ldr	r4, [pc, #128]	; (8009b08 <_malloc_r+0xb0>)
 8009a88:	6823      	ldr	r3, [r4, #0]
 8009a8a:	b91b      	cbnz	r3, 8009a94 <_malloc_r+0x3c>
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	f000 f83d 	bl	8009b0c <_sbrk_r>
 8009a92:	6020      	str	r0, [r4, #0]
 8009a94:	4629      	mov	r1, r5
 8009a96:	4630      	mov	r0, r6
 8009a98:	f000 f838 	bl	8009b0c <_sbrk_r>
 8009a9c:	1c43      	adds	r3, r0, #1
 8009a9e:	d124      	bne.n	8009aea <_malloc_r+0x92>
 8009aa0:	230c      	movs	r3, #12
 8009aa2:	6033      	str	r3, [r6, #0]
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f000 f89c 	bl	8009be2 <__malloc_unlock>
 8009aaa:	e7e4      	b.n	8009a76 <_malloc_r+0x1e>
 8009aac:	680b      	ldr	r3, [r1, #0]
 8009aae:	1b5b      	subs	r3, r3, r5
 8009ab0:	d418      	bmi.n	8009ae4 <_malloc_r+0x8c>
 8009ab2:	2b0b      	cmp	r3, #11
 8009ab4:	d90f      	bls.n	8009ad6 <_malloc_r+0x7e>
 8009ab6:	600b      	str	r3, [r1, #0]
 8009ab8:	50cd      	str	r5, [r1, r3]
 8009aba:	18cc      	adds	r4, r1, r3
 8009abc:	4630      	mov	r0, r6
 8009abe:	f000 f890 	bl	8009be2 <__malloc_unlock>
 8009ac2:	f104 000b 	add.w	r0, r4, #11
 8009ac6:	1d23      	adds	r3, r4, #4
 8009ac8:	f020 0007 	bic.w	r0, r0, #7
 8009acc:	1ac3      	subs	r3, r0, r3
 8009ace:	d0d3      	beq.n	8009a78 <_malloc_r+0x20>
 8009ad0:	425a      	negs	r2, r3
 8009ad2:	50e2      	str	r2, [r4, r3]
 8009ad4:	e7d0      	b.n	8009a78 <_malloc_r+0x20>
 8009ad6:	428c      	cmp	r4, r1
 8009ad8:	684b      	ldr	r3, [r1, #4]
 8009ada:	bf16      	itet	ne
 8009adc:	6063      	strne	r3, [r4, #4]
 8009ade:	6013      	streq	r3, [r2, #0]
 8009ae0:	460c      	movne	r4, r1
 8009ae2:	e7eb      	b.n	8009abc <_malloc_r+0x64>
 8009ae4:	460c      	mov	r4, r1
 8009ae6:	6849      	ldr	r1, [r1, #4]
 8009ae8:	e7cc      	b.n	8009a84 <_malloc_r+0x2c>
 8009aea:	1cc4      	adds	r4, r0, #3
 8009aec:	f024 0403 	bic.w	r4, r4, #3
 8009af0:	42a0      	cmp	r0, r4
 8009af2:	d005      	beq.n	8009b00 <_malloc_r+0xa8>
 8009af4:	1a21      	subs	r1, r4, r0
 8009af6:	4630      	mov	r0, r6
 8009af8:	f000 f808 	bl	8009b0c <_sbrk_r>
 8009afc:	3001      	adds	r0, #1
 8009afe:	d0cf      	beq.n	8009aa0 <_malloc_r+0x48>
 8009b00:	6025      	str	r5, [r4, #0]
 8009b02:	e7db      	b.n	8009abc <_malloc_r+0x64>
 8009b04:	20000208 	.word	0x20000208
 8009b08:	2000020c 	.word	0x2000020c

08009b0c <_sbrk_r>:
 8009b0c:	b538      	push	{r3, r4, r5, lr}
 8009b0e:	4c06      	ldr	r4, [pc, #24]	; (8009b28 <_sbrk_r+0x1c>)
 8009b10:	2300      	movs	r3, #0
 8009b12:	4605      	mov	r5, r0
 8009b14:	4608      	mov	r0, r1
 8009b16:	6023      	str	r3, [r4, #0]
 8009b18:	f7f7 f9e6 	bl	8000ee8 <_sbrk>
 8009b1c:	1c43      	adds	r3, r0, #1
 8009b1e:	d102      	bne.n	8009b26 <_sbrk_r+0x1a>
 8009b20:	6823      	ldr	r3, [r4, #0]
 8009b22:	b103      	cbz	r3, 8009b26 <_sbrk_r+0x1a>
 8009b24:	602b      	str	r3, [r5, #0]
 8009b26:	bd38      	pop	{r3, r4, r5, pc}
 8009b28:	200015ec 	.word	0x200015ec

08009b2c <siprintf>:
 8009b2c:	b40e      	push	{r1, r2, r3}
 8009b2e:	b500      	push	{lr}
 8009b30:	b09c      	sub	sp, #112	; 0x70
 8009b32:	ab1d      	add	r3, sp, #116	; 0x74
 8009b34:	9002      	str	r0, [sp, #8]
 8009b36:	9006      	str	r0, [sp, #24]
 8009b38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b3c:	4809      	ldr	r0, [pc, #36]	; (8009b64 <siprintf+0x38>)
 8009b3e:	9107      	str	r1, [sp, #28]
 8009b40:	9104      	str	r1, [sp, #16]
 8009b42:	4909      	ldr	r1, [pc, #36]	; (8009b68 <siprintf+0x3c>)
 8009b44:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b48:	9105      	str	r1, [sp, #20]
 8009b4a:	6800      	ldr	r0, [r0, #0]
 8009b4c:	9301      	str	r3, [sp, #4]
 8009b4e:	a902      	add	r1, sp, #8
 8009b50:	f000 f8a2 	bl	8009c98 <_svfiprintf_r>
 8009b54:	9b02      	ldr	r3, [sp, #8]
 8009b56:	2200      	movs	r2, #0
 8009b58:	701a      	strb	r2, [r3, #0]
 8009b5a:	b01c      	add	sp, #112	; 0x70
 8009b5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b60:	b003      	add	sp, #12
 8009b62:	4770      	bx	lr
 8009b64:	20000180 	.word	0x20000180
 8009b68:	ffff0208 	.word	0xffff0208

08009b6c <_vsniprintf_r>:
 8009b6c:	b530      	push	{r4, r5, lr}
 8009b6e:	1e14      	subs	r4, r2, #0
 8009b70:	4605      	mov	r5, r0
 8009b72:	b09b      	sub	sp, #108	; 0x6c
 8009b74:	4618      	mov	r0, r3
 8009b76:	da05      	bge.n	8009b84 <_vsniprintf_r+0x18>
 8009b78:	238b      	movs	r3, #139	; 0x8b
 8009b7a:	602b      	str	r3, [r5, #0]
 8009b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b80:	b01b      	add	sp, #108	; 0x6c
 8009b82:	bd30      	pop	{r4, r5, pc}
 8009b84:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009b88:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009b8c:	bf14      	ite	ne
 8009b8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009b92:	4623      	moveq	r3, r4
 8009b94:	9302      	str	r3, [sp, #8]
 8009b96:	9305      	str	r3, [sp, #20]
 8009b98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009b9c:	9100      	str	r1, [sp, #0]
 8009b9e:	9104      	str	r1, [sp, #16]
 8009ba0:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009ba8:	4669      	mov	r1, sp
 8009baa:	4628      	mov	r0, r5
 8009bac:	f000 f874 	bl	8009c98 <_svfiprintf_r>
 8009bb0:	1c43      	adds	r3, r0, #1
 8009bb2:	bfbc      	itt	lt
 8009bb4:	238b      	movlt	r3, #139	; 0x8b
 8009bb6:	602b      	strlt	r3, [r5, #0]
 8009bb8:	2c00      	cmp	r4, #0
 8009bba:	d0e1      	beq.n	8009b80 <_vsniprintf_r+0x14>
 8009bbc:	9b00      	ldr	r3, [sp, #0]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	701a      	strb	r2, [r3, #0]
 8009bc2:	e7dd      	b.n	8009b80 <_vsniprintf_r+0x14>

08009bc4 <vsniprintf>:
 8009bc4:	b507      	push	{r0, r1, r2, lr}
 8009bc6:	9300      	str	r3, [sp, #0]
 8009bc8:	4613      	mov	r3, r2
 8009bca:	460a      	mov	r2, r1
 8009bcc:	4601      	mov	r1, r0
 8009bce:	4803      	ldr	r0, [pc, #12]	; (8009bdc <vsniprintf+0x18>)
 8009bd0:	6800      	ldr	r0, [r0, #0]
 8009bd2:	f7ff ffcb 	bl	8009b6c <_vsniprintf_r>
 8009bd6:	b003      	add	sp, #12
 8009bd8:	f85d fb04 	ldr.w	pc, [sp], #4
 8009bdc:	20000180 	.word	0x20000180

08009be0 <__malloc_lock>:
 8009be0:	4770      	bx	lr

08009be2 <__malloc_unlock>:
 8009be2:	4770      	bx	lr

08009be4 <__ssputs_r>:
 8009be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009be8:	688e      	ldr	r6, [r1, #8]
 8009bea:	429e      	cmp	r6, r3
 8009bec:	4682      	mov	sl, r0
 8009bee:	460c      	mov	r4, r1
 8009bf0:	4690      	mov	r8, r2
 8009bf2:	4699      	mov	r9, r3
 8009bf4:	d837      	bhi.n	8009c66 <__ssputs_r+0x82>
 8009bf6:	898a      	ldrh	r2, [r1, #12]
 8009bf8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009bfc:	d031      	beq.n	8009c62 <__ssputs_r+0x7e>
 8009bfe:	6825      	ldr	r5, [r4, #0]
 8009c00:	6909      	ldr	r1, [r1, #16]
 8009c02:	1a6f      	subs	r7, r5, r1
 8009c04:	6965      	ldr	r5, [r4, #20]
 8009c06:	2302      	movs	r3, #2
 8009c08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c0c:	fb95 f5f3 	sdiv	r5, r5, r3
 8009c10:	f109 0301 	add.w	r3, r9, #1
 8009c14:	443b      	add	r3, r7
 8009c16:	429d      	cmp	r5, r3
 8009c18:	bf38      	it	cc
 8009c1a:	461d      	movcc	r5, r3
 8009c1c:	0553      	lsls	r3, r2, #21
 8009c1e:	d530      	bpl.n	8009c82 <__ssputs_r+0x9e>
 8009c20:	4629      	mov	r1, r5
 8009c22:	f7ff ff19 	bl	8009a58 <_malloc_r>
 8009c26:	4606      	mov	r6, r0
 8009c28:	b950      	cbnz	r0, 8009c40 <__ssputs_r+0x5c>
 8009c2a:	230c      	movs	r3, #12
 8009c2c:	f8ca 3000 	str.w	r3, [sl]
 8009c30:	89a3      	ldrh	r3, [r4, #12]
 8009c32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c36:	81a3      	strh	r3, [r4, #12]
 8009c38:	f04f 30ff 	mov.w	r0, #4294967295
 8009c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c40:	463a      	mov	r2, r7
 8009c42:	6921      	ldr	r1, [r4, #16]
 8009c44:	f000 faa8 	bl	800a198 <memcpy>
 8009c48:	89a3      	ldrh	r3, [r4, #12]
 8009c4a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c52:	81a3      	strh	r3, [r4, #12]
 8009c54:	6126      	str	r6, [r4, #16]
 8009c56:	6165      	str	r5, [r4, #20]
 8009c58:	443e      	add	r6, r7
 8009c5a:	1bed      	subs	r5, r5, r7
 8009c5c:	6026      	str	r6, [r4, #0]
 8009c5e:	60a5      	str	r5, [r4, #8]
 8009c60:	464e      	mov	r6, r9
 8009c62:	454e      	cmp	r6, r9
 8009c64:	d900      	bls.n	8009c68 <__ssputs_r+0x84>
 8009c66:	464e      	mov	r6, r9
 8009c68:	4632      	mov	r2, r6
 8009c6a:	4641      	mov	r1, r8
 8009c6c:	6820      	ldr	r0, [r4, #0]
 8009c6e:	f000 fa9e 	bl	800a1ae <memmove>
 8009c72:	68a3      	ldr	r3, [r4, #8]
 8009c74:	1b9b      	subs	r3, r3, r6
 8009c76:	60a3      	str	r3, [r4, #8]
 8009c78:	6823      	ldr	r3, [r4, #0]
 8009c7a:	441e      	add	r6, r3
 8009c7c:	6026      	str	r6, [r4, #0]
 8009c7e:	2000      	movs	r0, #0
 8009c80:	e7dc      	b.n	8009c3c <__ssputs_r+0x58>
 8009c82:	462a      	mov	r2, r5
 8009c84:	f000 faac 	bl	800a1e0 <_realloc_r>
 8009c88:	4606      	mov	r6, r0
 8009c8a:	2800      	cmp	r0, #0
 8009c8c:	d1e2      	bne.n	8009c54 <__ssputs_r+0x70>
 8009c8e:	6921      	ldr	r1, [r4, #16]
 8009c90:	4650      	mov	r0, sl
 8009c92:	f7ff fe93 	bl	80099bc <_free_r>
 8009c96:	e7c8      	b.n	8009c2a <__ssputs_r+0x46>

08009c98 <_svfiprintf_r>:
 8009c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c9c:	461d      	mov	r5, r3
 8009c9e:	898b      	ldrh	r3, [r1, #12]
 8009ca0:	061f      	lsls	r7, r3, #24
 8009ca2:	b09d      	sub	sp, #116	; 0x74
 8009ca4:	4680      	mov	r8, r0
 8009ca6:	460c      	mov	r4, r1
 8009ca8:	4616      	mov	r6, r2
 8009caa:	d50f      	bpl.n	8009ccc <_svfiprintf_r+0x34>
 8009cac:	690b      	ldr	r3, [r1, #16]
 8009cae:	b96b      	cbnz	r3, 8009ccc <_svfiprintf_r+0x34>
 8009cb0:	2140      	movs	r1, #64	; 0x40
 8009cb2:	f7ff fed1 	bl	8009a58 <_malloc_r>
 8009cb6:	6020      	str	r0, [r4, #0]
 8009cb8:	6120      	str	r0, [r4, #16]
 8009cba:	b928      	cbnz	r0, 8009cc8 <_svfiprintf_r+0x30>
 8009cbc:	230c      	movs	r3, #12
 8009cbe:	f8c8 3000 	str.w	r3, [r8]
 8009cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc6:	e0c8      	b.n	8009e5a <_svfiprintf_r+0x1c2>
 8009cc8:	2340      	movs	r3, #64	; 0x40
 8009cca:	6163      	str	r3, [r4, #20]
 8009ccc:	2300      	movs	r3, #0
 8009cce:	9309      	str	r3, [sp, #36]	; 0x24
 8009cd0:	2320      	movs	r3, #32
 8009cd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009cd6:	2330      	movs	r3, #48	; 0x30
 8009cd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009cdc:	9503      	str	r5, [sp, #12]
 8009cde:	f04f 0b01 	mov.w	fp, #1
 8009ce2:	4637      	mov	r7, r6
 8009ce4:	463d      	mov	r5, r7
 8009ce6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009cea:	b10b      	cbz	r3, 8009cf0 <_svfiprintf_r+0x58>
 8009cec:	2b25      	cmp	r3, #37	; 0x25
 8009cee:	d13e      	bne.n	8009d6e <_svfiprintf_r+0xd6>
 8009cf0:	ebb7 0a06 	subs.w	sl, r7, r6
 8009cf4:	d00b      	beq.n	8009d0e <_svfiprintf_r+0x76>
 8009cf6:	4653      	mov	r3, sl
 8009cf8:	4632      	mov	r2, r6
 8009cfa:	4621      	mov	r1, r4
 8009cfc:	4640      	mov	r0, r8
 8009cfe:	f7ff ff71 	bl	8009be4 <__ssputs_r>
 8009d02:	3001      	adds	r0, #1
 8009d04:	f000 80a4 	beq.w	8009e50 <_svfiprintf_r+0x1b8>
 8009d08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d0a:	4453      	add	r3, sl
 8009d0c:	9309      	str	r3, [sp, #36]	; 0x24
 8009d0e:	783b      	ldrb	r3, [r7, #0]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	f000 809d 	beq.w	8009e50 <_svfiprintf_r+0x1b8>
 8009d16:	2300      	movs	r3, #0
 8009d18:	f04f 32ff 	mov.w	r2, #4294967295
 8009d1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d20:	9304      	str	r3, [sp, #16]
 8009d22:	9307      	str	r3, [sp, #28]
 8009d24:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d28:	931a      	str	r3, [sp, #104]	; 0x68
 8009d2a:	462f      	mov	r7, r5
 8009d2c:	2205      	movs	r2, #5
 8009d2e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009d32:	4850      	ldr	r0, [pc, #320]	; (8009e74 <_svfiprintf_r+0x1dc>)
 8009d34:	f7f6 fa54 	bl	80001e0 <memchr>
 8009d38:	9b04      	ldr	r3, [sp, #16]
 8009d3a:	b9d0      	cbnz	r0, 8009d72 <_svfiprintf_r+0xda>
 8009d3c:	06d9      	lsls	r1, r3, #27
 8009d3e:	bf44      	itt	mi
 8009d40:	2220      	movmi	r2, #32
 8009d42:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009d46:	071a      	lsls	r2, r3, #28
 8009d48:	bf44      	itt	mi
 8009d4a:	222b      	movmi	r2, #43	; 0x2b
 8009d4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009d50:	782a      	ldrb	r2, [r5, #0]
 8009d52:	2a2a      	cmp	r2, #42	; 0x2a
 8009d54:	d015      	beq.n	8009d82 <_svfiprintf_r+0xea>
 8009d56:	9a07      	ldr	r2, [sp, #28]
 8009d58:	462f      	mov	r7, r5
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	250a      	movs	r5, #10
 8009d5e:	4639      	mov	r1, r7
 8009d60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d64:	3b30      	subs	r3, #48	; 0x30
 8009d66:	2b09      	cmp	r3, #9
 8009d68:	d94d      	bls.n	8009e06 <_svfiprintf_r+0x16e>
 8009d6a:	b1b8      	cbz	r0, 8009d9c <_svfiprintf_r+0x104>
 8009d6c:	e00f      	b.n	8009d8e <_svfiprintf_r+0xf6>
 8009d6e:	462f      	mov	r7, r5
 8009d70:	e7b8      	b.n	8009ce4 <_svfiprintf_r+0x4c>
 8009d72:	4a40      	ldr	r2, [pc, #256]	; (8009e74 <_svfiprintf_r+0x1dc>)
 8009d74:	1a80      	subs	r0, r0, r2
 8009d76:	fa0b f000 	lsl.w	r0, fp, r0
 8009d7a:	4318      	orrs	r0, r3
 8009d7c:	9004      	str	r0, [sp, #16]
 8009d7e:	463d      	mov	r5, r7
 8009d80:	e7d3      	b.n	8009d2a <_svfiprintf_r+0x92>
 8009d82:	9a03      	ldr	r2, [sp, #12]
 8009d84:	1d11      	adds	r1, r2, #4
 8009d86:	6812      	ldr	r2, [r2, #0]
 8009d88:	9103      	str	r1, [sp, #12]
 8009d8a:	2a00      	cmp	r2, #0
 8009d8c:	db01      	blt.n	8009d92 <_svfiprintf_r+0xfa>
 8009d8e:	9207      	str	r2, [sp, #28]
 8009d90:	e004      	b.n	8009d9c <_svfiprintf_r+0x104>
 8009d92:	4252      	negs	r2, r2
 8009d94:	f043 0302 	orr.w	r3, r3, #2
 8009d98:	9207      	str	r2, [sp, #28]
 8009d9a:	9304      	str	r3, [sp, #16]
 8009d9c:	783b      	ldrb	r3, [r7, #0]
 8009d9e:	2b2e      	cmp	r3, #46	; 0x2e
 8009da0:	d10c      	bne.n	8009dbc <_svfiprintf_r+0x124>
 8009da2:	787b      	ldrb	r3, [r7, #1]
 8009da4:	2b2a      	cmp	r3, #42	; 0x2a
 8009da6:	d133      	bne.n	8009e10 <_svfiprintf_r+0x178>
 8009da8:	9b03      	ldr	r3, [sp, #12]
 8009daa:	1d1a      	adds	r2, r3, #4
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	9203      	str	r2, [sp, #12]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	bfb8      	it	lt
 8009db4:	f04f 33ff 	movlt.w	r3, #4294967295
 8009db8:	3702      	adds	r7, #2
 8009dba:	9305      	str	r3, [sp, #20]
 8009dbc:	4d2e      	ldr	r5, [pc, #184]	; (8009e78 <_svfiprintf_r+0x1e0>)
 8009dbe:	7839      	ldrb	r1, [r7, #0]
 8009dc0:	2203      	movs	r2, #3
 8009dc2:	4628      	mov	r0, r5
 8009dc4:	f7f6 fa0c 	bl	80001e0 <memchr>
 8009dc8:	b138      	cbz	r0, 8009dda <_svfiprintf_r+0x142>
 8009dca:	2340      	movs	r3, #64	; 0x40
 8009dcc:	1b40      	subs	r0, r0, r5
 8009dce:	fa03 f000 	lsl.w	r0, r3, r0
 8009dd2:	9b04      	ldr	r3, [sp, #16]
 8009dd4:	4303      	orrs	r3, r0
 8009dd6:	3701      	adds	r7, #1
 8009dd8:	9304      	str	r3, [sp, #16]
 8009dda:	7839      	ldrb	r1, [r7, #0]
 8009ddc:	4827      	ldr	r0, [pc, #156]	; (8009e7c <_svfiprintf_r+0x1e4>)
 8009dde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009de2:	2206      	movs	r2, #6
 8009de4:	1c7e      	adds	r6, r7, #1
 8009de6:	f7f6 f9fb 	bl	80001e0 <memchr>
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d038      	beq.n	8009e60 <_svfiprintf_r+0x1c8>
 8009dee:	4b24      	ldr	r3, [pc, #144]	; (8009e80 <_svfiprintf_r+0x1e8>)
 8009df0:	bb13      	cbnz	r3, 8009e38 <_svfiprintf_r+0x1a0>
 8009df2:	9b03      	ldr	r3, [sp, #12]
 8009df4:	3307      	adds	r3, #7
 8009df6:	f023 0307 	bic.w	r3, r3, #7
 8009dfa:	3308      	adds	r3, #8
 8009dfc:	9303      	str	r3, [sp, #12]
 8009dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e00:	444b      	add	r3, r9
 8009e02:	9309      	str	r3, [sp, #36]	; 0x24
 8009e04:	e76d      	b.n	8009ce2 <_svfiprintf_r+0x4a>
 8009e06:	fb05 3202 	mla	r2, r5, r2, r3
 8009e0a:	2001      	movs	r0, #1
 8009e0c:	460f      	mov	r7, r1
 8009e0e:	e7a6      	b.n	8009d5e <_svfiprintf_r+0xc6>
 8009e10:	2300      	movs	r3, #0
 8009e12:	3701      	adds	r7, #1
 8009e14:	9305      	str	r3, [sp, #20]
 8009e16:	4619      	mov	r1, r3
 8009e18:	250a      	movs	r5, #10
 8009e1a:	4638      	mov	r0, r7
 8009e1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e20:	3a30      	subs	r2, #48	; 0x30
 8009e22:	2a09      	cmp	r2, #9
 8009e24:	d903      	bls.n	8009e2e <_svfiprintf_r+0x196>
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d0c8      	beq.n	8009dbc <_svfiprintf_r+0x124>
 8009e2a:	9105      	str	r1, [sp, #20]
 8009e2c:	e7c6      	b.n	8009dbc <_svfiprintf_r+0x124>
 8009e2e:	fb05 2101 	mla	r1, r5, r1, r2
 8009e32:	2301      	movs	r3, #1
 8009e34:	4607      	mov	r7, r0
 8009e36:	e7f0      	b.n	8009e1a <_svfiprintf_r+0x182>
 8009e38:	ab03      	add	r3, sp, #12
 8009e3a:	9300      	str	r3, [sp, #0]
 8009e3c:	4622      	mov	r2, r4
 8009e3e:	4b11      	ldr	r3, [pc, #68]	; (8009e84 <_svfiprintf_r+0x1ec>)
 8009e40:	a904      	add	r1, sp, #16
 8009e42:	4640      	mov	r0, r8
 8009e44:	f3af 8000 	nop.w
 8009e48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009e4c:	4681      	mov	r9, r0
 8009e4e:	d1d6      	bne.n	8009dfe <_svfiprintf_r+0x166>
 8009e50:	89a3      	ldrh	r3, [r4, #12]
 8009e52:	065b      	lsls	r3, r3, #25
 8009e54:	f53f af35 	bmi.w	8009cc2 <_svfiprintf_r+0x2a>
 8009e58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e5a:	b01d      	add	sp, #116	; 0x74
 8009e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e60:	ab03      	add	r3, sp, #12
 8009e62:	9300      	str	r3, [sp, #0]
 8009e64:	4622      	mov	r2, r4
 8009e66:	4b07      	ldr	r3, [pc, #28]	; (8009e84 <_svfiprintf_r+0x1ec>)
 8009e68:	a904      	add	r1, sp, #16
 8009e6a:	4640      	mov	r0, r8
 8009e6c:	f000 f882 	bl	8009f74 <_printf_i>
 8009e70:	e7ea      	b.n	8009e48 <_svfiprintf_r+0x1b0>
 8009e72:	bf00      	nop
 8009e74:	0800a33c 	.word	0x0800a33c
 8009e78:	0800a342 	.word	0x0800a342
 8009e7c:	0800a346 	.word	0x0800a346
 8009e80:	00000000 	.word	0x00000000
 8009e84:	08009be5 	.word	0x08009be5

08009e88 <_printf_common>:
 8009e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e8c:	4691      	mov	r9, r2
 8009e8e:	461f      	mov	r7, r3
 8009e90:	688a      	ldr	r2, [r1, #8]
 8009e92:	690b      	ldr	r3, [r1, #16]
 8009e94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	bfb8      	it	lt
 8009e9c:	4613      	movlt	r3, r2
 8009e9e:	f8c9 3000 	str.w	r3, [r9]
 8009ea2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ea6:	4606      	mov	r6, r0
 8009ea8:	460c      	mov	r4, r1
 8009eaa:	b112      	cbz	r2, 8009eb2 <_printf_common+0x2a>
 8009eac:	3301      	adds	r3, #1
 8009eae:	f8c9 3000 	str.w	r3, [r9]
 8009eb2:	6823      	ldr	r3, [r4, #0]
 8009eb4:	0699      	lsls	r1, r3, #26
 8009eb6:	bf42      	ittt	mi
 8009eb8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009ebc:	3302      	addmi	r3, #2
 8009ebe:	f8c9 3000 	strmi.w	r3, [r9]
 8009ec2:	6825      	ldr	r5, [r4, #0]
 8009ec4:	f015 0506 	ands.w	r5, r5, #6
 8009ec8:	d107      	bne.n	8009eda <_printf_common+0x52>
 8009eca:	f104 0a19 	add.w	sl, r4, #25
 8009ece:	68e3      	ldr	r3, [r4, #12]
 8009ed0:	f8d9 2000 	ldr.w	r2, [r9]
 8009ed4:	1a9b      	subs	r3, r3, r2
 8009ed6:	42ab      	cmp	r3, r5
 8009ed8:	dc28      	bgt.n	8009f2c <_printf_common+0xa4>
 8009eda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009ede:	6822      	ldr	r2, [r4, #0]
 8009ee0:	3300      	adds	r3, #0
 8009ee2:	bf18      	it	ne
 8009ee4:	2301      	movne	r3, #1
 8009ee6:	0692      	lsls	r2, r2, #26
 8009ee8:	d42d      	bmi.n	8009f46 <_printf_common+0xbe>
 8009eea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009eee:	4639      	mov	r1, r7
 8009ef0:	4630      	mov	r0, r6
 8009ef2:	47c0      	blx	r8
 8009ef4:	3001      	adds	r0, #1
 8009ef6:	d020      	beq.n	8009f3a <_printf_common+0xb2>
 8009ef8:	6823      	ldr	r3, [r4, #0]
 8009efa:	68e5      	ldr	r5, [r4, #12]
 8009efc:	f8d9 2000 	ldr.w	r2, [r9]
 8009f00:	f003 0306 	and.w	r3, r3, #6
 8009f04:	2b04      	cmp	r3, #4
 8009f06:	bf08      	it	eq
 8009f08:	1aad      	subeq	r5, r5, r2
 8009f0a:	68a3      	ldr	r3, [r4, #8]
 8009f0c:	6922      	ldr	r2, [r4, #16]
 8009f0e:	bf0c      	ite	eq
 8009f10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f14:	2500      	movne	r5, #0
 8009f16:	4293      	cmp	r3, r2
 8009f18:	bfc4      	itt	gt
 8009f1a:	1a9b      	subgt	r3, r3, r2
 8009f1c:	18ed      	addgt	r5, r5, r3
 8009f1e:	f04f 0900 	mov.w	r9, #0
 8009f22:	341a      	adds	r4, #26
 8009f24:	454d      	cmp	r5, r9
 8009f26:	d11a      	bne.n	8009f5e <_printf_common+0xd6>
 8009f28:	2000      	movs	r0, #0
 8009f2a:	e008      	b.n	8009f3e <_printf_common+0xb6>
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	4652      	mov	r2, sl
 8009f30:	4639      	mov	r1, r7
 8009f32:	4630      	mov	r0, r6
 8009f34:	47c0      	blx	r8
 8009f36:	3001      	adds	r0, #1
 8009f38:	d103      	bne.n	8009f42 <_printf_common+0xba>
 8009f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f42:	3501      	adds	r5, #1
 8009f44:	e7c3      	b.n	8009ece <_printf_common+0x46>
 8009f46:	18e1      	adds	r1, r4, r3
 8009f48:	1c5a      	adds	r2, r3, #1
 8009f4a:	2030      	movs	r0, #48	; 0x30
 8009f4c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f50:	4422      	add	r2, r4
 8009f52:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f5a:	3302      	adds	r3, #2
 8009f5c:	e7c5      	b.n	8009eea <_printf_common+0x62>
 8009f5e:	2301      	movs	r3, #1
 8009f60:	4622      	mov	r2, r4
 8009f62:	4639      	mov	r1, r7
 8009f64:	4630      	mov	r0, r6
 8009f66:	47c0      	blx	r8
 8009f68:	3001      	adds	r0, #1
 8009f6a:	d0e6      	beq.n	8009f3a <_printf_common+0xb2>
 8009f6c:	f109 0901 	add.w	r9, r9, #1
 8009f70:	e7d8      	b.n	8009f24 <_printf_common+0x9c>
	...

08009f74 <_printf_i>:
 8009f74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f78:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009f7c:	460c      	mov	r4, r1
 8009f7e:	7e09      	ldrb	r1, [r1, #24]
 8009f80:	b085      	sub	sp, #20
 8009f82:	296e      	cmp	r1, #110	; 0x6e
 8009f84:	4617      	mov	r7, r2
 8009f86:	4606      	mov	r6, r0
 8009f88:	4698      	mov	r8, r3
 8009f8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f8c:	f000 80b3 	beq.w	800a0f6 <_printf_i+0x182>
 8009f90:	d822      	bhi.n	8009fd8 <_printf_i+0x64>
 8009f92:	2963      	cmp	r1, #99	; 0x63
 8009f94:	d036      	beq.n	800a004 <_printf_i+0x90>
 8009f96:	d80a      	bhi.n	8009fae <_printf_i+0x3a>
 8009f98:	2900      	cmp	r1, #0
 8009f9a:	f000 80b9 	beq.w	800a110 <_printf_i+0x19c>
 8009f9e:	2958      	cmp	r1, #88	; 0x58
 8009fa0:	f000 8083 	beq.w	800a0aa <_printf_i+0x136>
 8009fa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009fa8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009fac:	e032      	b.n	800a014 <_printf_i+0xa0>
 8009fae:	2964      	cmp	r1, #100	; 0x64
 8009fb0:	d001      	beq.n	8009fb6 <_printf_i+0x42>
 8009fb2:	2969      	cmp	r1, #105	; 0x69
 8009fb4:	d1f6      	bne.n	8009fa4 <_printf_i+0x30>
 8009fb6:	6820      	ldr	r0, [r4, #0]
 8009fb8:	6813      	ldr	r3, [r2, #0]
 8009fba:	0605      	lsls	r5, r0, #24
 8009fbc:	f103 0104 	add.w	r1, r3, #4
 8009fc0:	d52a      	bpl.n	800a018 <_printf_i+0xa4>
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	6011      	str	r1, [r2, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	da03      	bge.n	8009fd2 <_printf_i+0x5e>
 8009fca:	222d      	movs	r2, #45	; 0x2d
 8009fcc:	425b      	negs	r3, r3
 8009fce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009fd2:	486f      	ldr	r0, [pc, #444]	; (800a190 <_printf_i+0x21c>)
 8009fd4:	220a      	movs	r2, #10
 8009fd6:	e039      	b.n	800a04c <_printf_i+0xd8>
 8009fd8:	2973      	cmp	r1, #115	; 0x73
 8009fda:	f000 809d 	beq.w	800a118 <_printf_i+0x1a4>
 8009fde:	d808      	bhi.n	8009ff2 <_printf_i+0x7e>
 8009fe0:	296f      	cmp	r1, #111	; 0x6f
 8009fe2:	d020      	beq.n	800a026 <_printf_i+0xb2>
 8009fe4:	2970      	cmp	r1, #112	; 0x70
 8009fe6:	d1dd      	bne.n	8009fa4 <_printf_i+0x30>
 8009fe8:	6823      	ldr	r3, [r4, #0]
 8009fea:	f043 0320 	orr.w	r3, r3, #32
 8009fee:	6023      	str	r3, [r4, #0]
 8009ff0:	e003      	b.n	8009ffa <_printf_i+0x86>
 8009ff2:	2975      	cmp	r1, #117	; 0x75
 8009ff4:	d017      	beq.n	800a026 <_printf_i+0xb2>
 8009ff6:	2978      	cmp	r1, #120	; 0x78
 8009ff8:	d1d4      	bne.n	8009fa4 <_printf_i+0x30>
 8009ffa:	2378      	movs	r3, #120	; 0x78
 8009ffc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a000:	4864      	ldr	r0, [pc, #400]	; (800a194 <_printf_i+0x220>)
 800a002:	e055      	b.n	800a0b0 <_printf_i+0x13c>
 800a004:	6813      	ldr	r3, [r2, #0]
 800a006:	1d19      	adds	r1, r3, #4
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	6011      	str	r1, [r2, #0]
 800a00c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a010:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a014:	2301      	movs	r3, #1
 800a016:	e08c      	b.n	800a132 <_printf_i+0x1be>
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	6011      	str	r1, [r2, #0]
 800a01c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a020:	bf18      	it	ne
 800a022:	b21b      	sxthne	r3, r3
 800a024:	e7cf      	b.n	8009fc6 <_printf_i+0x52>
 800a026:	6813      	ldr	r3, [r2, #0]
 800a028:	6825      	ldr	r5, [r4, #0]
 800a02a:	1d18      	adds	r0, r3, #4
 800a02c:	6010      	str	r0, [r2, #0]
 800a02e:	0628      	lsls	r0, r5, #24
 800a030:	d501      	bpl.n	800a036 <_printf_i+0xc2>
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	e002      	b.n	800a03c <_printf_i+0xc8>
 800a036:	0668      	lsls	r0, r5, #25
 800a038:	d5fb      	bpl.n	800a032 <_printf_i+0xbe>
 800a03a:	881b      	ldrh	r3, [r3, #0]
 800a03c:	4854      	ldr	r0, [pc, #336]	; (800a190 <_printf_i+0x21c>)
 800a03e:	296f      	cmp	r1, #111	; 0x6f
 800a040:	bf14      	ite	ne
 800a042:	220a      	movne	r2, #10
 800a044:	2208      	moveq	r2, #8
 800a046:	2100      	movs	r1, #0
 800a048:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a04c:	6865      	ldr	r5, [r4, #4]
 800a04e:	60a5      	str	r5, [r4, #8]
 800a050:	2d00      	cmp	r5, #0
 800a052:	f2c0 8095 	blt.w	800a180 <_printf_i+0x20c>
 800a056:	6821      	ldr	r1, [r4, #0]
 800a058:	f021 0104 	bic.w	r1, r1, #4
 800a05c:	6021      	str	r1, [r4, #0]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d13d      	bne.n	800a0de <_printf_i+0x16a>
 800a062:	2d00      	cmp	r5, #0
 800a064:	f040 808e 	bne.w	800a184 <_printf_i+0x210>
 800a068:	4665      	mov	r5, ip
 800a06a:	2a08      	cmp	r2, #8
 800a06c:	d10b      	bne.n	800a086 <_printf_i+0x112>
 800a06e:	6823      	ldr	r3, [r4, #0]
 800a070:	07db      	lsls	r3, r3, #31
 800a072:	d508      	bpl.n	800a086 <_printf_i+0x112>
 800a074:	6923      	ldr	r3, [r4, #16]
 800a076:	6862      	ldr	r2, [r4, #4]
 800a078:	429a      	cmp	r2, r3
 800a07a:	bfde      	ittt	le
 800a07c:	2330      	movle	r3, #48	; 0x30
 800a07e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a082:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a086:	ebac 0305 	sub.w	r3, ip, r5
 800a08a:	6123      	str	r3, [r4, #16]
 800a08c:	f8cd 8000 	str.w	r8, [sp]
 800a090:	463b      	mov	r3, r7
 800a092:	aa03      	add	r2, sp, #12
 800a094:	4621      	mov	r1, r4
 800a096:	4630      	mov	r0, r6
 800a098:	f7ff fef6 	bl	8009e88 <_printf_common>
 800a09c:	3001      	adds	r0, #1
 800a09e:	d14d      	bne.n	800a13c <_printf_i+0x1c8>
 800a0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a4:	b005      	add	sp, #20
 800a0a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0aa:	4839      	ldr	r0, [pc, #228]	; (800a190 <_printf_i+0x21c>)
 800a0ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a0b0:	6813      	ldr	r3, [r2, #0]
 800a0b2:	6821      	ldr	r1, [r4, #0]
 800a0b4:	1d1d      	adds	r5, r3, #4
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	6015      	str	r5, [r2, #0]
 800a0ba:	060a      	lsls	r2, r1, #24
 800a0bc:	d50b      	bpl.n	800a0d6 <_printf_i+0x162>
 800a0be:	07ca      	lsls	r2, r1, #31
 800a0c0:	bf44      	itt	mi
 800a0c2:	f041 0120 	orrmi.w	r1, r1, #32
 800a0c6:	6021      	strmi	r1, [r4, #0]
 800a0c8:	b91b      	cbnz	r3, 800a0d2 <_printf_i+0x15e>
 800a0ca:	6822      	ldr	r2, [r4, #0]
 800a0cc:	f022 0220 	bic.w	r2, r2, #32
 800a0d0:	6022      	str	r2, [r4, #0]
 800a0d2:	2210      	movs	r2, #16
 800a0d4:	e7b7      	b.n	800a046 <_printf_i+0xd2>
 800a0d6:	064d      	lsls	r5, r1, #25
 800a0d8:	bf48      	it	mi
 800a0da:	b29b      	uxthmi	r3, r3
 800a0dc:	e7ef      	b.n	800a0be <_printf_i+0x14a>
 800a0de:	4665      	mov	r5, ip
 800a0e0:	fbb3 f1f2 	udiv	r1, r3, r2
 800a0e4:	fb02 3311 	mls	r3, r2, r1, r3
 800a0e8:	5cc3      	ldrb	r3, [r0, r3]
 800a0ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	2900      	cmp	r1, #0
 800a0f2:	d1f5      	bne.n	800a0e0 <_printf_i+0x16c>
 800a0f4:	e7b9      	b.n	800a06a <_printf_i+0xf6>
 800a0f6:	6813      	ldr	r3, [r2, #0]
 800a0f8:	6825      	ldr	r5, [r4, #0]
 800a0fa:	6961      	ldr	r1, [r4, #20]
 800a0fc:	1d18      	adds	r0, r3, #4
 800a0fe:	6010      	str	r0, [r2, #0]
 800a100:	0628      	lsls	r0, r5, #24
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	d501      	bpl.n	800a10a <_printf_i+0x196>
 800a106:	6019      	str	r1, [r3, #0]
 800a108:	e002      	b.n	800a110 <_printf_i+0x19c>
 800a10a:	066a      	lsls	r2, r5, #25
 800a10c:	d5fb      	bpl.n	800a106 <_printf_i+0x192>
 800a10e:	8019      	strh	r1, [r3, #0]
 800a110:	2300      	movs	r3, #0
 800a112:	6123      	str	r3, [r4, #16]
 800a114:	4665      	mov	r5, ip
 800a116:	e7b9      	b.n	800a08c <_printf_i+0x118>
 800a118:	6813      	ldr	r3, [r2, #0]
 800a11a:	1d19      	adds	r1, r3, #4
 800a11c:	6011      	str	r1, [r2, #0]
 800a11e:	681d      	ldr	r5, [r3, #0]
 800a120:	6862      	ldr	r2, [r4, #4]
 800a122:	2100      	movs	r1, #0
 800a124:	4628      	mov	r0, r5
 800a126:	f7f6 f85b 	bl	80001e0 <memchr>
 800a12a:	b108      	cbz	r0, 800a130 <_printf_i+0x1bc>
 800a12c:	1b40      	subs	r0, r0, r5
 800a12e:	6060      	str	r0, [r4, #4]
 800a130:	6863      	ldr	r3, [r4, #4]
 800a132:	6123      	str	r3, [r4, #16]
 800a134:	2300      	movs	r3, #0
 800a136:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a13a:	e7a7      	b.n	800a08c <_printf_i+0x118>
 800a13c:	6923      	ldr	r3, [r4, #16]
 800a13e:	462a      	mov	r2, r5
 800a140:	4639      	mov	r1, r7
 800a142:	4630      	mov	r0, r6
 800a144:	47c0      	blx	r8
 800a146:	3001      	adds	r0, #1
 800a148:	d0aa      	beq.n	800a0a0 <_printf_i+0x12c>
 800a14a:	6823      	ldr	r3, [r4, #0]
 800a14c:	079b      	lsls	r3, r3, #30
 800a14e:	d413      	bmi.n	800a178 <_printf_i+0x204>
 800a150:	68e0      	ldr	r0, [r4, #12]
 800a152:	9b03      	ldr	r3, [sp, #12]
 800a154:	4298      	cmp	r0, r3
 800a156:	bfb8      	it	lt
 800a158:	4618      	movlt	r0, r3
 800a15a:	e7a3      	b.n	800a0a4 <_printf_i+0x130>
 800a15c:	2301      	movs	r3, #1
 800a15e:	464a      	mov	r2, r9
 800a160:	4639      	mov	r1, r7
 800a162:	4630      	mov	r0, r6
 800a164:	47c0      	blx	r8
 800a166:	3001      	adds	r0, #1
 800a168:	d09a      	beq.n	800a0a0 <_printf_i+0x12c>
 800a16a:	3501      	adds	r5, #1
 800a16c:	68e3      	ldr	r3, [r4, #12]
 800a16e:	9a03      	ldr	r2, [sp, #12]
 800a170:	1a9b      	subs	r3, r3, r2
 800a172:	42ab      	cmp	r3, r5
 800a174:	dcf2      	bgt.n	800a15c <_printf_i+0x1e8>
 800a176:	e7eb      	b.n	800a150 <_printf_i+0x1dc>
 800a178:	2500      	movs	r5, #0
 800a17a:	f104 0919 	add.w	r9, r4, #25
 800a17e:	e7f5      	b.n	800a16c <_printf_i+0x1f8>
 800a180:	2b00      	cmp	r3, #0
 800a182:	d1ac      	bne.n	800a0de <_printf_i+0x16a>
 800a184:	7803      	ldrb	r3, [r0, #0]
 800a186:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a18a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a18e:	e76c      	b.n	800a06a <_printf_i+0xf6>
 800a190:	0800a34d 	.word	0x0800a34d
 800a194:	0800a35e 	.word	0x0800a35e

0800a198 <memcpy>:
 800a198:	b510      	push	{r4, lr}
 800a19a:	1e43      	subs	r3, r0, #1
 800a19c:	440a      	add	r2, r1
 800a19e:	4291      	cmp	r1, r2
 800a1a0:	d100      	bne.n	800a1a4 <memcpy+0xc>
 800a1a2:	bd10      	pop	{r4, pc}
 800a1a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1ac:	e7f7      	b.n	800a19e <memcpy+0x6>

0800a1ae <memmove>:
 800a1ae:	4288      	cmp	r0, r1
 800a1b0:	b510      	push	{r4, lr}
 800a1b2:	eb01 0302 	add.w	r3, r1, r2
 800a1b6:	d807      	bhi.n	800a1c8 <memmove+0x1a>
 800a1b8:	1e42      	subs	r2, r0, #1
 800a1ba:	4299      	cmp	r1, r3
 800a1bc:	d00a      	beq.n	800a1d4 <memmove+0x26>
 800a1be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1c2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a1c6:	e7f8      	b.n	800a1ba <memmove+0xc>
 800a1c8:	4283      	cmp	r3, r0
 800a1ca:	d9f5      	bls.n	800a1b8 <memmove+0xa>
 800a1cc:	1881      	adds	r1, r0, r2
 800a1ce:	1ad2      	subs	r2, r2, r3
 800a1d0:	42d3      	cmn	r3, r2
 800a1d2:	d100      	bne.n	800a1d6 <memmove+0x28>
 800a1d4:	bd10      	pop	{r4, pc}
 800a1d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a1da:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a1de:	e7f7      	b.n	800a1d0 <memmove+0x22>

0800a1e0 <_realloc_r>:
 800a1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1e2:	4607      	mov	r7, r0
 800a1e4:	4614      	mov	r4, r2
 800a1e6:	460e      	mov	r6, r1
 800a1e8:	b921      	cbnz	r1, 800a1f4 <_realloc_r+0x14>
 800a1ea:	4611      	mov	r1, r2
 800a1ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a1f0:	f7ff bc32 	b.w	8009a58 <_malloc_r>
 800a1f4:	b922      	cbnz	r2, 800a200 <_realloc_r+0x20>
 800a1f6:	f7ff fbe1 	bl	80099bc <_free_r>
 800a1fa:	4625      	mov	r5, r4
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a200:	f000 f814 	bl	800a22c <_malloc_usable_size_r>
 800a204:	42a0      	cmp	r0, r4
 800a206:	d20f      	bcs.n	800a228 <_realloc_r+0x48>
 800a208:	4621      	mov	r1, r4
 800a20a:	4638      	mov	r0, r7
 800a20c:	f7ff fc24 	bl	8009a58 <_malloc_r>
 800a210:	4605      	mov	r5, r0
 800a212:	2800      	cmp	r0, #0
 800a214:	d0f2      	beq.n	800a1fc <_realloc_r+0x1c>
 800a216:	4631      	mov	r1, r6
 800a218:	4622      	mov	r2, r4
 800a21a:	f7ff ffbd 	bl	800a198 <memcpy>
 800a21e:	4631      	mov	r1, r6
 800a220:	4638      	mov	r0, r7
 800a222:	f7ff fbcb 	bl	80099bc <_free_r>
 800a226:	e7e9      	b.n	800a1fc <_realloc_r+0x1c>
 800a228:	4635      	mov	r5, r6
 800a22a:	e7e7      	b.n	800a1fc <_realloc_r+0x1c>

0800a22c <_malloc_usable_size_r>:
 800a22c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a230:	1f18      	subs	r0, r3, #4
 800a232:	2b00      	cmp	r3, #0
 800a234:	bfbc      	itt	lt
 800a236:	580b      	ldrlt	r3, [r1, r0]
 800a238:	18c0      	addlt	r0, r0, r3
 800a23a:	4770      	bx	lr

0800a23c <_init>:
 800a23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23e:	bf00      	nop
 800a240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a242:	bc08      	pop	{r3}
 800a244:	469e      	mov	lr, r3
 800a246:	4770      	bx	lr

0800a248 <_fini>:
 800a248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a24a:	bf00      	nop
 800a24c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a24e:	bc08      	pop	{r3}
 800a250:	469e      	mov	lr, r3
 800a252:	4770      	bx	lr
