create_clock -period 4.000 -name ADS_CKOUTA_p -waveform {0.000 2.000} [get_ports ADS_CKOUTA_p]
create_clock -period 4.000 -name ADS_CKOUTB_p -waveform {0.000 2.000} [get_ports ADS_CKOUTB_p]
create_clock -period 40.000 -name FPGA_clk_25mhz -waveform {0.000 20.000} [get_ports FPGA_clk_25mhz]

set_property PACKAGE_PIN AB12 [get_ports HGX3232EIMT_UART0_RXD_U23]
set_property PACKAGE_PIN AB11 [get_ports HGX3232EIMT_UART1_RXD_U23]
set_property IOSTANDARD LVCMOS33 [get_ports HGX3232EIMT_UART1_RXD_U23]
set_property PACKAGE_PIN AA10 [get_ports HGX3232EIMT_UART0_TXD_U23]
set_property PACKAGE_PIN AA11 [get_ports HGX3232EIMT_UART1_TXD_U23]
set_property PACKAGE_PIN V10 [get_ports XND4351CQL_XND4351CQL_LE1_U28]
set_property PACKAGE_PIN AA13 [get_ports HT3490EARZ_UART2_TXD_U22]
set_property PACKAGE_PIN AB13 [get_ports HT3490EARZ_UART2_RXD_U22]
set_property PACKAGE_PIN Y11 [get_ports FPGA_clk_25mhz]
set_property PACKAGE_PIN W12 [get_ports XND4351CQL_XND4351CQL_CE1_U28]
set_property PACKAGE_PIN V13 [get_ports XND4351CQL_XND4351CQL_CLK2_U32]
set_property PACKAGE_PIN T14 [get_ports XND4351CQL_XND4351CQL_CLK1_U28]
set_property PACKAGE_PIN W16 [get_ports XND4351CQL_XND4351CQL_DATA1_U28]
set_property PACKAGE_PIN AB22 [get_ports ARW3433_RFOUT_ARW3433_V1_1_U90]
set_property PACKAGE_PIN U20 [get_ports ARW637_RFOUT_DSA_SCK1_U91]
set_property PACKAGE_PIN V20 [get_ports X144_RFOUT_X114_BYPASS_U93]
set_property PACKAGE_PIN W19 [get_ports X145_RFOUT_X145_EN_U99]
set_property PACKAGE_PIN Y19 [get_ports ARW3433_RFOUT_ARW3433_V1_3_U98]
set_property PACKAGE_PIN Y18 [get_ports ARW3433_RFOUT_ARW3433_V3_2_U98]
set_property PACKAGE_PIN V17 [get_ports ARW3433_RFOUT_ARW3433_V2_2_U98]
set_property PACKAGE_PIN V18 [get_ports ARW637_RFOUT_DSA_LE3_U94]
set_property PACKAGE_PIN V19 [get_ports ARW637_RFOUT_DSA_SCK3_U94]
set_property PACKAGE_PIN AA19 [get_ports ARW3271_RFOUT_SPDT_CTRL1_U85]
set_property PACKAGE_PIN AB20 [get_ports ARW3433_RFOUT_ARW3433_V2_1_U90]
set_property PACKAGE_PIN W17 [get_ports ARW3433_RFOUT_ARW3433_V3_1_U90]
set_property PACKAGE_PIN AA18 [get_ports XND4351CQL_XND4351CQL_CE2_U32]
set_property PACKAGE_PIN AB18 [get_ports XND4351CQL_XND4351CQL_LE2_U32]
set_property PACKAGE_PIN U17 [get_ports X144_RFOUT_X114_EN_U93]
set_property PACKAGE_PIN U18 [get_ports ARW637_RFOUT_DSA_LE1_U91]

set_property PACKAGE_PIN R14 [get_ports ARW637_RFOUT_DSA_SDI3_U94]
set_property PACKAGE_PIN R18 [get_ports ARW637_RFOUT_DSA_SDI2_U92]
set_property PACKAGE_PIN T18 [get_ports ARW3433_RFOUT_ARW3433_V3_2_U97]
set_property PACKAGE_PIN N17 [get_ports ARW3271_ARW3271_CTRL8_U70]
set_property PACKAGE_PIN P17 [get_ports ARW3433_RFOUT_ARW3433_V2_2_U97]
set_property PACKAGE_PIN P15 [get_ports ARW3271_ARW3271_CTRL9_U71]
set_property PACKAGE_PIN R16 [get_ports ARW3271_RFOUT_SPDT_CTRL3_U104]
set_property PACKAGE_PIN J5 [get_ports ARW3271_RFOUT_SPDT_CTRL2_U86]
set_property PACKAGE_PIN P14 [get_ports GMB2314_IFIN_GMB2314_V2_3_U67]
set_property PACKAGE_PIN R17 [get_ports ARW637_RFOUT_DSA_SDI1_U91]
set_property PACKAGE_PIN N15 [get_ports ARW3271_ARW3271_CTRL11_U74]



set_property PACKAGE_PIN W6 [get_ports {ADS_DA_p[11]}]
set_property PACKAGE_PIN J14 [get_ports {ADS_DA_p[10]}]
set_property PACKAGE_PIN C14 [get_ports {ADS_DA_p[9]}]
set_property PACKAGE_PIN F13 [get_ports {ADS_DA_p[8]}]
set_property PACKAGE_PIN E13 [get_ports {ADS_DA_p[7]}]
set_property PACKAGE_PIN C13 [get_ports {ADS_DA_p[6]}]
set_property PACKAGE_PIN A13 [get_ports {ADS_DA_p[5]}]
set_property PACKAGE_PIN D14 [get_ports {ADS_DA_p[4]}]
set_property PACKAGE_PIN M13 [get_ports {ADS_DA_p[3]}]
set_property PACKAGE_PIN H13 [get_ports {ADS_DA_p[2]}]
set_property PACKAGE_PIN K13 [get_ports {ADS_DA_p[1]}]
set_property PACKAGE_PIN AB7 [get_ports {ADS_DA_p[0]}]

set_property PACKAGE_PIN AA1 [get_ports {ADS_DB_p[11]}]
set_property PACKAGE_PIN W1 [get_ports {ADS_DB_p[10]}]
set_property PACKAGE_PIN AB3 [get_ports {ADS_DB_p[9]}]
set_property PACKAGE_PIN U3 [get_ports {ADS_DB_p[8]}]
set_property PACKAGE_PIN R3 [get_ports {ADS_DB_p[7]}]
set_property PACKAGE_PIN U2 [get_ports {ADS_DB_p[6]}]
set_property PACKAGE_PIN T1 [get_ports {ADS_DB_p[5]}]
set_property PACKAGE_PIN R4 [get_ports {ADS_DB_p[4]}]
set_property PACKAGE_PIN Y3 [get_ports {ADS_DB_p[3]}]
set_property PACKAGE_PIN Y6 [get_ports {ADS_DB_p[2]}]
set_property PACKAGE_PIN A15 [get_ports {ADS_DB_p[1]}]
set_property PACKAGE_PIN R6 [get_ports {ADS_DB_p[0]}]


set_property PACKAGE_PIN B15 [get_ports {DAS_a_out_p[10]}]
set_property PACKAGE_PIN C18 [get_ports {DAS_a_out_p[9]}]
set_property PACKAGE_PIN G17 [get_ports {DAS_a_out_p[8]}]
set_property PACKAGE_PIN B17 [get_ports {DAS_a_out_p[7]}]
set_property PACKAGE_PIN A18 [get_ports {DAS_a_out_p[6]}]
set_property PACKAGE_PIN E19 [get_ports {DAS_a_out_p[5]}]
set_property PACKAGE_PIN C22 [get_ports {DAS_a_out_p[4]}]
set_property PACKAGE_PIN B20 [get_ports {DAS_a_out_p[3]}]
set_property PACKAGE_PIN B21 [get_ports {DAS_a_out_p[2]}]
set_property PACKAGE_PIN D17 [get_ports {DAS_a_out_p[1]}]
set_property PACKAGE_PIN F19 [get_ports {DAS_a_out_p[0]}]


set_property PACKAGE_PIN L14 [get_ports {DAS_b_out_p[10]}]
set_property PACKAGE_PIN M15 [get_ports {DAS_b_out_p[9]}]
set_property PACKAGE_PIN L16 [get_ports {DAS_b_out_p[8]}]
set_property PACKAGE_PIN N18 [get_ports {DAS_b_out_p[7]}]
set_property PACKAGE_PIN K17 [get_ports {DAS_b_out_p[6]}]
set_property PACKAGE_PIN N20 [get_ports {DAS_b_out_p[5]}]
set_property PACKAGE_PIN M21 [get_ports {DAS_b_out_p[4]}]
set_property PACKAGE_PIN L19 [get_ports {DAS_b_out_p[3]}]
set_property PACKAGE_PIN N22 [get_ports {DAS_b_out_p[2]}]
set_property PACKAGE_PIN K21 [get_ports {DAS_b_out_p[1]}]
set_property PACKAGE_PIN G15 [get_ports {DAS_b_out_p[0]}]


set_property PACKAGE_PIN V4 [get_ports ADS_CKOUTB_p]
#set_property PACKAGE_PIN W6 [get_ports  {ADS_DA_p[11]}] #B15 W6
#set_property PACKAGE_PIN J14 [get_ports {ADS_DA_p[10]}] #C18 J14
#set_property PACKAGE_PIN C14 [get_ports {ADS_DA_p[9]}]  #G17 C14
#set_property PACKAGE_PIN F13 [get_ports {ADS_DA_p[8]}]  #B17 F13
#set_property PACKAGE_PIN E13 [get_ports {ADS_DA_p[7]}]  #A18 E13
#set_property PACKAGE_PIN C13 [get_ports {ADS_DA_p[6]}]  #E19 C13
#set_property PACKAGE_PIN A13 [get_ports {ADS_DA_p[5]}]  #C22 A13
#set_property PACKAGE_PIN D14 [get_ports {ADS_DA_p[4]}]  #B20 D14
#set_property PACKAGE_PIN M13 [get_ports {ADS_DA_p[3]}]  #B21 M13
#set_property PACKAGE_PIN H13S [get_ports {ADS_DA_p[2]}] #D17 H13S
#set_property PACKAGE_PIN K13 [get_ports {ADS_DA_p[1]}]  #F19 K13
#set_property PACKAGE_PIN AB7 [get_ports {ADS_DA_p[0]}]  #D20 AB7

set_property PACKAGE_PIN T5 [get_ports ADS_CKOUTA_p]
#set_property PACKAGE_PIN AA1 [get_ports  {ADS_DB_p[11]}]#L14 AA1
#set_property PACKAGE_PIN W1 [get_ports  {ADS_DB_p[10]}] #M15 W1
#set_property PACKAGE_PIN AB3 [get_ports  {ADS_DB_p[9]}] #L16 AB3
#set_property PACKAGE_PIN U3 [get_ports  {ADS_DB_p[8]}]  #N18 U3
#set_property PACKAGE_PIN R3 [get_ports  {ADS_DB_p[7]}]  #K17 R3
#set_property PACKAGE_PIN U2 [get_ports  {ADS_DB_p[6]}]  #N20 U2
#set_property PACKAGE_PIN T1 [get_ports  {ADS_DB_p[5]}]  #M21 T1
#set_property PACKAGE_PIN R4 [get_ports  {ADS_DB_p[4]}]  #L19 R4
#set_property PACKAGE_PIN Y3 [get_ports  {ADS_DB_p[3]}]  #N22 Y3
#set_property PACKAGE_PIN Y6 [get_ports  {ADS_DB_p[2]}]  #K21 Y6
#set_property PACKAGE_PIN A15 [get_ports  {ADS_DB_p[1]}] #G15 A15
#set_property PACKAGE_PIN R6 [get_ports  {ADS_DB_p[0]}]  #M18 R6

set_property PACKAGE_PIN F4 [get_ports ARW637_IFIN_DSA_SDI_BUF_U43]
set_property PACKAGE_PIN B1 [get_ports ARW3271_IFIN_SPDT_CTRL1_U48]
set_property PACKAGE_PIN A1 [get_ports GMB2314_IFIN_GMB2314_V2_2_U55]
set_property PACKAGE_PIN C2 [get_ports ARW3271_IFIN_SPDT_CTRL3_U54]
set_property PACKAGE_PIN B2 [get_ports ARW3271_IFIN_SPDT_CTRL4_U59]
set_property PACKAGE_PIN E1 [get_ports GMB2314_IFIN_GMB2314_V1_2_U55]
set_property PACKAGE_PIN D1 [get_ports ARW3271_IFIN_SPDT_CTRL2_U53]
set_property PACKAGE_PIN E2 [get_ports ARW3271_IFIN_SPDT_CTRL5_U60]
set_property PACKAGE_PIN D2 [get_ports ARW3271_ARW3271_CTRL12_U76]
set_property PACKAGE_PIN G1 [get_ports ARW3433_RFIN_ARW3433_V2_U39]
set_property PACKAGE_PIN F1 [get_ports ARW3433_RFIN_ARW3433_V3_U39]
set_property PACKAGE_PIN F3 [get_ports ARW3433_IFIN_ARW3433_V3_U47]
set_property PACKAGE_PIN E3 [get_ports ARW3433_IFIN_ARW3433_V1_U47]
set_property PACKAGE_PIN K1 [get_ports X114_RFIN_X114_BYP_U38]
set_property PACKAGE_PIN J1 [get_ports ARW637_RFIN_DSA_LE_BUF_U37]
set_property PACKAGE_PIN H2 [get_ports GMB2314_IFIN_250MHz_GMB2314_V1_U89]
set_property PACKAGE_PIN G2 [get_ports GMB2314_IFIN_250MHz_GMB2314_V2_U89]
set_property PACKAGE_PIN K2 [get_ports X114_RFIN_X114_EN_U38]
set_property PACKAGE_PIN J2 [get_ports ARW3433_RFIN_ARW3433_V1_U39]
set_property PACKAGE_PIN J6 [get_ports GMB2314_IFOUT_GMB2314_V2_4_U82]
set_property PACKAGE_PIN H5 [get_ports GMB2314_IFIN_GMB2314_V2_1_U44]
set_property PACKAGE_PIN H3 [get_ports ARW637_IFIN_DSA_SCK_BUF_U43]
set_property PACKAGE_PIN G3 [get_ports ARW3433_IFIN_ARW3433_V2_U47]
set_property PACKAGE_PIN H4 [get_ports ARW637_IFIN_DSA_LE_BUF_U43]
set_property PACKAGE_PIN G4 [get_ports ARW3271_RFIN_SPDT_CTRL1_U40]
set_property PACKAGE_PIN L6 [get_ports ARW3433_IFOUT_ARW3433_V2_U77]
set_property PACKAGE_PIN J4 [get_ports GMB2314_IFIN_GMB2314_V1_1_U44]
set_property PACKAGE_PIN K6 [get_ports ARW637_IFOUT_DSA_SDI_BUF_U81]
set_property PACKAGE_PIN M1 [get_ports ARW637_RFIN_DSA_SDI_BUF_U37]
set_property PACKAGE_PIN L1 [get_ports ARW637_RFIN_DSA_SCK_BUF_U37]
set_property PACKAGE_PIN K4 [get_ports ARW3433_IFOUT_ARW3433_V3_U77]
set_property PACKAGE_PIN P6 [get_ports ARW3433_IFOUT_ARW3433_V1_U77]
set_property PACKAGE_PIN N4 [get_ports ARW3271_RFIN_SPDT_CTRL2_U46]
set_property PACKAGE_PIN N3 [get_ports ARW3433_RFOUT_ARW3433_V1_2_U97]
set_property PACKAGE_PIN R1 [get_ports X122A_RFIN_SPDT_1_U34]
set_property PACKAGE_PIN P1 [get_ports X122A_RFIN_SPDT_2_U35]
set_property PACKAGE_PIN P4 [get_ports ARW3271_ARW3271_CTRL10_U73]
set_property PACKAGE_PIN P2 [get_ports ARW637_RFOUT_DSA_LE2_U92]
set_property PACKAGE_PIN N2 [get_ports ARW637_RFOUT_DSA_SCK2_U92]
set_property PACKAGE_PIN P5 [get_ports ARW3271_ARW3271_CTRL6_U65]
set_property PACKAGE_PIN Y17 [get_ports XND4351CQL_XND4351CQL_DATA2_U32]
set_property PACKAGE_PIN V14 [get_ports GX122_WD_SOI_U138]
set_property PACKAGE_PIN U15 [get_ports GX122_WD_CS_U138]
set_property PACKAGE_PIN V15 [get_ports GX122_WD_SCLK_U138]

set_property PACKAGE_PIN M5 [get_ports ADS_SCLK]
set_property PACKAGE_PIN AA14 [get_ports CLP3045_DD_DA_P3V3_EN_U6]
set_property PACKAGE_PIN Y14 [get_ports CLP3045_DD_RFIN_P5V_EN_U9]

set_property PACKAGE_PIN L3 [get_ports ADS_ENPWD]
set_property PACKAGE_PIN M6 [get_ports ADS_SDIO]
set_property PACKAGE_PIN M3 [get_ports ADS_SO]
set_property PACKAGE_PIN M2 [get_ports ADS_SDENB]

set_property PACKAGE_PIN U6 [get_ports ADS_OVRB_P]
set_property PACKAGE_PIN V7 [get_ports ADS_OVRA_P]
set_property PACKAGE_PIN W2 [get_ports ADS_RESET_P]
set_property PACKAGE_PIN T20 [get_ports FPGA_IO1]
set_property PACKAGE_PIN W21 [get_ports FPGA_IO2]
set_property PACKAGE_PIN W22 [get_ports FPGA_IO3]
set_property PACKAGE_PIN AA20 [get_ports FPGA_IO4]
set_property PACKAGE_PIN AA21 [get_ports FPGA_IO5]
set_property PACKAGE_PIN Y21 [get_ports FPGA_IO6]
set_property PACKAGE_PIN Y22 [get_ports FPGA_IO7]
set_property PACKAGE_PIN AB21 [get_ports FPGA_IO8]
set_property PACKAGE_PIN T16 [get_ports LED1]
set_property PACKAGE_PIN U16 [get_ports LED2]


set_property PACKAGE_PIN N14 [get_ports ARW3271_ARW3271_CTRL7_U66]
set_property PACKAGE_PIN P16 [get_ports GMB2314_IFIN_GMB2314_V1_3_U67]
set_property PACKAGE_PIN L5 [get_ports ARW637_IFOUT_DSA_LE_BUF_U81]
set_property PACKAGE_PIN L4 [get_ports ARW637_IFOUT_DSA_SCK_BUF_U81]
set_property PACKAGE_PIN K3 [get_ports GMB2314_IFOUT_GMB2314_V1_4_U82]
set_property PACKAGE_PIN W15 [get_ports CLP3045_DD_RFOUT_P5V_EN_U11]
set_property PACKAGE_PIN W20 [get_ports DAS_PD]
set_property PACKAGE_PIN AA16 [get_ports DAS_SPI_CSB]
set_property PACKAGE_PIN AB16 [get_ports DAS_SPI_SCLK]
set_property PACKAGE_PIN W14 [get_ports DAS_SPI_SDIO]
set_property PACKAGE_PIN AB15 [get_ports DAS_SPI_SDO]

set_property PACKAGE_PIN J20 [get_ports DAS_DCKOP_I]
set_property PACKAGE_PIN K18 [get_ports DAS_DCKIP_O]
set_property PACKAGE_PIN N5 [get_ports GM12051ACPZ_R7_AD_P3V3_EN_U7]
set_property PACKAGE_PIN Y13 [get_ports GM12051ACPZ_R7_CLK_3V3_1_EN_U8]
set_property PACKAGE_PIN N13 [get_ports GM12051ACPZ_R7_CLK_3V3_2_EN_U10]
set_property PACKAGE_PIN AA15 [get_ports GM12051ACPZ_R7_DA_P1V8_EN_U4]
set_property PACKAGE_PIN AA9 [get_ports LMX4644SZ_VCC_P3V8_EN_U3]
set_property PACKAGE_PIN W10 [get_ports XND4351CQL_OUTMUX1_U28]
set_property PACKAGE_PIN T15 [get_ports XND4351CQL_LD1_U28]
set_property PACKAGE_PIN AB17 [get_ports XND4351CQL_OUTMUX2_U32]
set_property PACKAGE_PIN Y16 [get_ports XND4351CQL_LD2_U32]



set_property PACKAGE_PIN AB10 [get_ports CLP3045_DD_VCC_P5V3_EN_U3]




set_property IOSTANDARD LVDS_25 [get_ports ADS_CKOUTB_n]
set_property IOSTANDARD LVDS_25 [get_ports ADS_CKOUTA_p]
set_property IOSTANDARD LVDS_25 [get_ports ADS_CKOUTA_n]
set_property IOSTANDARD LVDS_25 [get_ports ADS_CKOUTB_p]
set_property IOSTANDARD LVDS_25 [get_ports ADS_OVRA_P]
set_property IOSTANDARD LVDS_25 [get_ports ADS_OVRA_N]
set_property IOSTANDARD LVDS_25 [get_ports ADS_OVRB_P]
set_property IOSTANDARD LVDS_25 [get_ports ADS_OVRB_N]


set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DA_n[0]}]


set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[11]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[10]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[9]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[8]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[7]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[6]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[5]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[4]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[3]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_p[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {ADS_DB_n[0]}]

set_property IOSTANDARD LVDS_25 [get_ports DAS_DCKOP_I]
set_property IOSTANDARD LVDS_25 [get_ports DAS_DCKIP_O]
set_property IOSTANDARD LVDS_25 [get_ports ADS_RESET_P]

set_property IOSTANDARD LVCMOS33 [get_ports FPGA_IO1]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_IO2]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_IO3]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_IO4]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_IO5]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_IO6]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_IO7]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_IO8]
set_property IOSTANDARD LVCMOS33 [get_ports LED1]
set_property IOSTANDARD LVCMOS33 [get_ports LED2]

set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFIN_GMB2314_V2_2_U55]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_IFIN_SPDT_CTRL1_U48]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_IFIN_SPDT_CTRL4_U59]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_IFIN_SPDT_CTRL3_U54]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_IFIN_SPDT_CTRL2_U53]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_ARW3271_CTRL12_U76]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFIN_GMB2314_V1_2_U55]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_IFIN_SPDT_CTRL5_U60]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_IFIN_ARW3433_V1_U47]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFIN_ARW3433_V3_U39]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_IFIN_ARW3433_V3_U47]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_IFIN_DSA_SDI_BUF_U43]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFIN_ARW3433_V2_U39]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFIN_250MHz_GMB2314_V2_U89]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_IFIN_ARW3433_V2_U47]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_RFIN_SPDT_CTRL1_U40]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFIN_250MHz_GMB2314_V1_U89]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_IFIN_DSA_SCK_BUF_U43]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_IFIN_DSA_LE_BUF_U43]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFIN_GMB2314_V2_1_U44]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFIN_DSA_LE_BUF_U37]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFIN_ARW3433_V1_U39]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFIN_GMB2314_V1_1_U44]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFOUT_GMB2314_V2_4_U82]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFOUT_GMB2314_V1_4_U82]

set_property IOSTANDARD LVCMOS33 [get_ports X114_RFIN_X114_BYP_U38]
set_property IOSTANDARD LVCMOS33 [get_ports X114_RFIN_X114_EN_U38]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_IFOUT_DSA_SDI_BUF_U81]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_IFOUT_ARW3433_V2_U77]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFIN_DSA_SCK_BUF_U37]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_IFOUT_ARW3433_V1_U77]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_IFOUT_ARW3433_V3_U77]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_IFOUT_DSA_LE_BUF_U81]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_IFOUT_DSA_SCK_BUF_U81]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFIN_DSA_SDI_BUF_U37]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_SCK2_U92]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V1_2_U97]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_RFIN_SPDT_CTRL2_U46]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_RFOUT_SPDT_CTRL2_U86]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_ARW3271_CTRL11_U74]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_ARW3271_CTRL8_U70]
set_property IOSTANDARD LVCMOS33 [get_ports X122A_RFIN_SPDT_2_U35]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_LE2_U92]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_ARW3271_CTRL10_U73]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_ARW3271_CTRL7_U66]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_ARW3271_CTRL6_U65]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFIN_GMB2314_V1_3_U67]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_ARW3271_CTRL9_U71]
set_property IOSTANDARD LVCMOS33 [get_ports GMB2314_IFIN_GMB2314_V2_3_U67]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V2_2_U97]
set_property IOSTANDARD LVCMOS33 [get_ports X122A_RFIN_SPDT_1_U34]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_SDI3_U94]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_RFOUT_SPDT_CTRL3_U104]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_SDI1_U91]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_SDI2_U92]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_XND4351CQL_CLK1_U28]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V3_2_U97]
set_property IOSTANDARD LVCMOS33 [get_ports GX122_WD_CS_U138]
set_property IOSTANDARD LVCMOS33 [get_ports X144_RFOUT_X114_EN_U93]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_LE1_U91]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_SCK1_U91]

set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_XND4351CQL_LE1_U28]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_XND4351CQL_CLK2_U32]
set_property IOSTANDARD LVCMOS33 [get_ports GX122_WD_SOI_U138]
set_property IOSTANDARD LVCMOS33 [get_ports GX122_WD_SCLK_U138]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V2_2_U98]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_LE3_U94]
set_property IOSTANDARD LVCMOS33 [get_ports ARW637_RFOUT_DSA_SCK3_U94]
set_property IOSTANDARD LVCMOS33 [get_ports X144_RFOUT_X114_BYPASS_U93]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_XND4351CQL_CE1_U28]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_XND4351CQL_DATA1_U28]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V3_1_U90]
set_property IOSTANDARD LVCMOS33 [get_ports X145_RFOUT_X145_EN_U99]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_clk_25mhz]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_XND4351CQL_DATA2_U32]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V3_2_U98]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V1_3_U98]
set_property IOSTANDARD LVCMOS33 [get_ports HGX3232EIMT_UART0_TXD_U23]
set_property IOSTANDARD LVCMOS33 [get_ports HT3490EARZ_UART2_TXD_U22]
set_property IOSTANDARD LVCMOS33 [get_ports HGX3232EIMT_UART1_TXD_U23]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_XND4351CQL_CE2_U32]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3271_RFOUT_SPDT_CTRL1_U85]
set_property IOSTANDARD LVCMOS33 [get_ports HGX3232EIMT_UART0_RXD_U23]
set_property IOSTANDARD LVCMOS33 [get_ports HT3490EARZ_UART2_RXD_U22]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_XND4351CQL_LE2_U32]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V2_1_U90]
set_property IOSTANDARD LVCMOS33 [get_ports ARW3433_RFOUT_ARW3433_V1_1_U90]

set_property IOSTANDARD LVCMOS33 [get_ports ADS_SDENB]
set_property IOSTANDARD LVCMOS33 [get_ports ADS_SDIO]
set_property IOSTANDARD LVCMOS33 [get_ports ADS_SO]
set_property IOSTANDARD LVCMOS33 [get_ports ADS_ENPWD]
set_property IOSTANDARD LVCMOS33 [get_ports CLP3045_DD_DA_P3V3_EN_U6]
set_property IOSTANDARD LVCMOS33 [get_ports CLP3045_DD_RFIN_P5V_EN_U9]
set_property IOSTANDARD LVCMOS33 [get_ports ADS_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_LD1_U28]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_LD2_U32]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_OUTMUX1_U28]
set_property IOSTANDARD LVCMOS33 [get_ports XND4351CQL_OUTMUX2_U32]
set_property IOSTANDARD LVCMOS33 [get_ports CLP3045_DD_RFOUT_P5V_EN_U11]
set_property IOSTANDARD LVCMOS33 [get_ports CLP3045_DD_VCC_P5V3_EN_U3]
set_property IOSTANDARD LVCMOS33 [get_ports DAS_PD]
set_property IOSTANDARD LVCMOS33 [get_ports DAS_SPI_CSB]
set_property IOSTANDARD LVCMOS33 [get_ports DAS_SPI_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports DAS_SPI_SDIO]
set_property IOSTANDARD LVCMOS33 [get_ports DAS_SPI_SDO]
set_property IOSTANDARD LVCMOS33 [get_ports GM12051ACPZ_R7_CLK_3V3_1_EN_U8]
set_property IOSTANDARD LVCMOS33 [get_ports GM12051ACPZ_R7_AD_P3V3_EN_U7]
set_property IOSTANDARD LVCMOS33 [get_ports GM12051ACPZ_R7_CLK_3V3_2_EN_U10]
set_property IOSTANDARD LVCMOS33 [get_ports GM12051ACPZ_R7_DA_P1V8_EN_U4]

set_property IOSTANDARD LVCMOS33 [get_ports LMX4644SZ_VCC_P3V8_EN_U3]


#create_generated_clock -name U_UART_TOP/UART_Receiver_Init/RS422_rx1/Clk_16xBps -source [get_pins U_CLK_GEN/inst/mmcm_adv_inst/CLKOUT0] -divide_by 54 [get_pins U_UART_TOP/UART_Receiver_Init/RS422_rx1/Clk_16xBps_reg/Q]
#create_clock -period 10.000 -name VIRTUAL_clk_out1_CLK_GEN -waveform {0.000 5.000} -add
#create_clock -period 540.000 -name VIRTUAL_U_UART_TOP/UART_Receiver_Init/RS422_rx1/Clk_16xBps -waveform {0.000 270.000} -add


#set_input_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -rise -min -add_delay 3.000 [get_ports ADS_SO]
#set_input_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ADS_SO]
#set_input_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 3.000 [get_ports DAS_SPI_SDO]
#set_input_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports DAS_SPI_SDO]
#set_input_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 3.000 [get_ports GX122_WD_SOI_U138]
#set_input_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GX122_WD_SOI_U138]
#set_input_delay -clock [get_clocks VIRTUAL_U_UART_TOP/UART_Receiver_Init/RS422_rx1/Clk_16xBps] -min -add_delay 70.000 [get_ports HGX3232EIMT_UART0_RXD_U23]
#set_input_delay -clock [get_clocks VIRTUAL_U_UART_TOP/UART_Receiver_Init/RS422_rx1/Clk_16xBps] -max -add_delay 500.000 [get_ports HGX3232EIMT_UART0_RXD_U23]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ADS_SCLK]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ADS_SCLK]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ADS_SDENB]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ADS_SDENB]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ADS_SDIO]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ADS_SDIO]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_ARW3271_CTRL10_U73]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_ARW3271_CTRL10_U73]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_ARW3271_CTRL11_U74]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_ARW3271_CTRL11_U74]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_ARW3271_CTRL12_U76]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_ARW3271_CTRL12_U76]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_ARW3271_CTRL6_U65]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_ARW3271_CTRL6_U65]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_ARW3271_CTRL7_U66]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_ARW3271_CTRL7_U66]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_ARW3271_CTRL8_U70]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_ARW3271_CTRL8_U70]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_ARW3271_CTRL9_U71]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_ARW3271_CTRL9_U71]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_IFIN_SPDT_CTRL1_U48]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_IFIN_SPDT_CTRL1_U48]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_IFIN_SPDT_CTRL2_U53]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_IFIN_SPDT_CTRL2_U53]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_IFIN_SPDT_CTRL3_U54]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_IFIN_SPDT_CTRL3_U54]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_IFIN_SPDT_CTRL4_U59]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_IFIN_SPDT_CTRL4_U59]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_IFIN_SPDT_CTRL5_U60]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_IFIN_SPDT_CTRL5_U60]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_RFIN_SPDT_CTRL2_U46]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_RFIN_SPDT_CTRL2_U46]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_RFOUT_SPDT_CTRL2_U86]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_RFOUT_SPDT_CTRL2_U86]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3271_RFOUT_SPDT_CTRL3_U104]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3271_RFOUT_SPDT_CTRL3_U104]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_IFIN_ARW3433_V1_U47]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_IFIN_ARW3433_V1_U47]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_IFIN_ARW3433_V2_U47]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_IFIN_ARW3433_V2_U47]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_IFIN_ARW3433_V3_U47]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_IFIN_ARW3433_V3_U47]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_IFOUT_ARW3433_V1_U77]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_IFOUT_ARW3433_V1_U77]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_IFOUT_ARW3433_V2_U77]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_IFOUT_ARW3433_V2_U77]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_IFOUT_ARW3433_V3_U77]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_IFOUT_ARW3433_V3_U77]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFIN_ARW3433_V1_U39]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFIN_ARW3433_V1_U39]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFIN_ARW3433_V2_U39]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFIN_ARW3433_V2_U39]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFIN_ARW3433_V3_U39]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFIN_ARW3433_V3_U39]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V1_1_U90]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V1_1_U90]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V1_2_U97]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V1_2_U97]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V1_3_U98]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V1_3_U98]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V2_1_U90]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V2_1_U90]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V2_2_U97]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V2_2_U97]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V2_2_U98]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V2_2_U98]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V3_1_U90]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V3_1_U90]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V3_2_U97]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V3_2_U97]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW3433_RFOUT_ARW3433_V3_2_U98]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW3433_RFOUT_ARW3433_V3_2_U98]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_IFIN_DSA_LE_BUF_U43]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_IFIN_DSA_LE_BUF_U43]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_IFIN_DSA_SCK_BUF_U43]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_IFIN_DSA_SCK_BUF_U43]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_IFIN_DSA_SDI_BUF_U43]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_IFIN_DSA_SDI_BUF_U43]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_IFOUT_DSA_LE_BUF_U81]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_IFOUT_DSA_LE_BUF_U81]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_IFOUT_DSA_SCK_BUF_U81]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_IFOUT_DSA_SCK_BUF_U81]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_IFOUT_DSA_SDI_BUF_U81]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_IFOUT_DSA_SDI_BUF_U81]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFIN_DSA_LE_BUF_U37]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFIN_DSA_LE_BUF_U37]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFIN_DSA_SCK_BUF_U37]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFIN_DSA_SCK_BUF_U37]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFIN_DSA_SDI_BUF_U37]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFIN_DSA_SDI_BUF_U37]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_LE1_U91]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_LE1_U91]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_LE2_U92]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_LE2_U92]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_LE3_U94]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_LE3_U94]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_SCK1_U91]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_SCK1_U91]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_SCK2_U92]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_SCK2_U92]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_SCK3_U94]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_SCK3_U94]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_SDI1_U91]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_SDI1_U91]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_SDI2_U92]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_SDI2_U92]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports ARW637_RFOUT_DSA_SDI3_U94]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports ARW637_RFOUT_DSA_SDI3_U94]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports CLP3045_DD_DA_P3V3_EN_U6]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports CLP3045_DD_DA_P3V3_EN_U6]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports CLP3045_DD_RFIN_P5V_EN_U9]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports CLP3045_DD_RFIN_P5V_EN_U9]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports CLP3045_DD_RFOUT_P5V_EN_U11]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports CLP3045_DD_RFOUT_P5V_EN_U11]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports CLP3045_DD_VCC_P5V3_EN_U3]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports CLP3045_DD_VCC_P5V3_EN_U3]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports DAS_PD]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports DAS_PD]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports DAS_SPI_CSB]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports DAS_SPI_CSB]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports DAS_SPI_SCLK]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports DAS_SPI_SCLK]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports DAS_SPI_SDIO]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports DAS_SPI_SDIO]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GM12051ACPZ_R7_AD_P3V3_EN_U7]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GM12051ACPZ_R7_AD_P3V3_EN_U7]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GM12051ACPZ_R7_CLK_3V3_1_EN_U8]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GM12051ACPZ_R7_CLK_3V3_1_EN_U8]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GM12051ACPZ_R7_CLK_3V3_2_EN_U10]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GM12051ACPZ_R7_CLK_3V3_2_EN_U10]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GM12051ACPZ_R7_DA_P1V8_EN_U4]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GM12051ACPZ_R7_DA_P1V8_EN_U4]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GMB2314_IFIN_250MHz_GMB2314_V2_U89]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GMB2314_IFIN_250MHz_GMB2314_V2_U89]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GMB2314_IFIN_GMB2314_V2_1_U44]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GMB2314_IFIN_GMB2314_V2_1_U44]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GMB2314_IFIN_GMB2314_V2_2_U55]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GMB2314_IFIN_GMB2314_V2_2_U55]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GMB2314_IFIN_GMB2314_V2_3_U67]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GMB2314_IFIN_GMB2314_V2_3_U67]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GMB2314_IFOUT_GMB2314_V2_4_U82]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GMB2314_IFOUT_GMB2314_V2_4_U82]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GX122_WD_CS_U138]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GX122_WD_CS_U138]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports GX122_WD_SCLK_U138]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports GX122_WD_SCLK_U138]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports HGX3232EIMT_UART0_TXD_U23]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports HGX3232EIMT_UART0_TXD_U23]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports LED2]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports LED2]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports LMX4644SZ_VCC_P3V8_EN_U3]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports LMX4644SZ_VCC_P3V8_EN_U3]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports X114_RFIN_X114_BYP_U38]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports X114_RFIN_X114_BYP_U38]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports X122A_RFIN_SPDT_1_U34]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports X122A_RFIN_SPDT_1_U34]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports X122A_RFIN_SPDT_2_U35]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports X122A_RFIN_SPDT_2_U35]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports X144_RFOUT_X114_BYPASS_U93]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports X144_RFOUT_X114_BYPASS_U93]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports X144_RFOUT_X114_EN_U93]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports X144_RFOUT_X114_EN_U93]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports X145_RFOUT_X145_EN_U99]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports X145_RFOUT_X145_EN_U99]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports XND4351CQL_XND4351CQL_CE1_U28]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports XND4351CQL_XND4351CQL_CE1_U28]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports XND4351CQL_XND4351CQL_CE2_U32]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports XND4351CQL_XND4351CQL_CE2_U32]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports XND4351CQL_XND4351CQL_CLK1_U28]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports XND4351CQL_XND4351CQL_CLK1_U28]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports XND4351CQL_XND4351CQL_CLK2_U32]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports XND4351CQL_XND4351CQL_CLK2_U32]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports XND4351CQL_XND4351CQL_DATA1_U28]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports XND4351CQL_XND4351CQL_DATA1_U28]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports XND4351CQL_XND4351CQL_DATA2_U32]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports XND4351CQL_XND4351CQL_DATA2_U32]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports XND4351CQL_XND4351CQL_LE1_U28]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports XND4351CQL_XND4351CQL_LE1_U28]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -min -add_delay 1.000 [get_ports XND4351CQL_XND4351CQL_LE2_U32]
#set_output_delay -clock [get_clocks VIRTUAL_clk_out1_CLK_GEN] -max -add_delay 9.000 [get_ports XND4351CQL_XND4351CQL_LE2_U32]
#create_clock -period 4.000 -name virtual_clock -add
#set_input_delay -clock [get_clocks virtual_clock] -min -add_delay 1.000 [get_ports ADS_OVRA_N]
#set_input_delay -clock [get_clocks virtual_clock] -max -add_delay 1.000 [get_ports ADS_OVRA_N]
#set_output_delay -clock [get_clocks virtual_clock] -min -add_delay 1.000 [get_ports LED1]
#set_output_delay -clock [get_clocks virtual_clock] -max -add_delay 1.000 [get_ports LED1]
#set_input_delay -clock [get_clocks virtual_clock] -min -add_delay 1.000 [get_ports ADS_OVRA_P]
#set_input_delay -clock [get_clocks virtual_clock] -max -add_delay 1.000 [get_ports ADS_OVRA_P]
#set_input_delay -clock [get_clocks virtual_clock] -min -add_delay 1.000 [get_ports ADS_OVRB_N]
#set_input_delay -clock [get_clocks virtual_clock] -max -add_delay 1.000 [get_ports ADS_OVRB_N]
#set_input_delay -clock [get_clocks virtual_clock] -min -add_delay 1.000 [get_ports ADS_OVRB_P]
#set_input_delay -clock [get_clocks virtual_clock] -max -add_delay 1.000 [get_ports ADS_OVRB_P]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets PLL2_CLK_100MHz]









#create_debug_core u_ila_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list U_CLK_GEN/inst/clk_out2]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
#set_property port_width 8 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list {U_UART_TOP/data_rs232_tx[0]} {U_UART_TOP/data_rs232_tx[1]} {U_UART_TOP/data_rs232_tx[2]} {U_UART_TOP/data_rs232_tx[3]} {U_UART_TOP/data_rs232_tx[4]} {U_UART_TOP/data_rs232_tx[5]} {U_UART_TOP/data_rs232_tx[6]} {U_UART_TOP/data_rs232_tx[7]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
#set_property port_width 7 [get_debug_ports u_ila_0/probe1]
#connect_debug_port u_ila_0/probe1 [get_nets [list {U_UART_TOP/UART_Tx_State[0]} {U_UART_TOP/UART_Tx_State[1]} {U_UART_TOP/UART_Tx_State[2]} {U_UART_TOP/UART_Tx_State[3]} {U_UART_TOP/UART_Tx_State[4]} {U_UART_TOP/UART_Tx_State[5]} {U_UART_TOP/UART_Tx_State[6]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
#set_property port_width 8 [get_debug_ports u_ila_0/probe2]
#connect_debug_port u_ila_0/probe2 [get_nets [list {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[0]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[1]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[2]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[3]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[4]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[5]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[6]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[7]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
#set_property port_width 32 [get_debug_ports u_ila_0/probe3]
#connect_debug_port u_ila_0/probe3 [get_nets [list {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[0]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[1]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[2]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[3]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[4]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[5]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[6]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[7]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[8]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[9]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[10]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[11]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[12]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[13]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[14]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[15]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[16]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[17]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[18]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[19]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[20]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[21]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[22]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[23]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[24]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[25]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[26]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[27]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[28]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[29]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[30]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[31]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
#set_property port_width 8 [get_debug_ports u_ila_0/probe4]
#connect_debug_port u_ila_0/probe4 [get_nets [list {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[0]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[1]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[2]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[3]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[4]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[5]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[6]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[7]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
#set_property port_width 32 [get_debug_ports u_ila_0/probe5]
#connect_debug_port u_ila_0/probe5 [get_nets [list {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[0]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[1]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[2]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[3]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[4]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[5]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[6]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[7]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[8]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[9]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[10]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[11]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[12]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[13]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[14]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[15]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[16]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[17]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[18]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[19]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[20]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[21]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[22]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[23]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[24]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[25]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[26]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[27]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[28]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[29]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[30]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[31]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
#set_property port_width 8 [get_debug_ports u_ila_0/probe6]
#connect_debug_port u_ila_0/probe6 [get_nets [list {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[0]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[1]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[2]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[3]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[4]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[5]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[6]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[7]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
#set_property port_width 16 [get_debug_ports u_ila_0/probe7]
#connect_debug_port u_ila_0/probe7 [get_nets [list {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[0]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[1]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[2]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[3]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[4]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[5]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[6]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[7]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[8]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[9]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[10]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[11]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[12]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[13]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[14]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[15]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
#set_property port_width 1 [get_debug_ports u_ila_0/probe8]
#connect_debug_port u_ila_0/probe8 [get_nets [list ADS_SCLK_OBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
#set_property port_width 1 [get_debug_ports u_ila_0/probe9]
#connect_debug_port u_ila_0/probe9 [get_nets [list ADS_SDENB_OBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
#set_property port_width 1 [get_debug_ports u_ila_0/probe10]
#connect_debug_port u_ila_0/probe10 [get_nets [list ADS_SDIO_OBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
#set_property port_width 1 [get_debug_ports u_ila_0/probe11]
#connect_debug_port u_ila_0/probe11 [get_nets [list ADS_SO_IBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
#set_property port_width 1 [get_debug_ports u_ila_0/probe12]
#connect_debug_port u_ila_0/probe12 [get_nets [list DAS_SPI_CSB_OBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
#set_property port_width 1 [get_debug_ports u_ila_0/probe13]
#connect_debug_port u_ila_0/probe13 [get_nets [list DAS_SPI_SCLK_OBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
#set_property port_width 1 [get_debug_ports u_ila_0/probe14]
#connect_debug_port u_ila_0/probe14 [get_nets [list DAS_SPI_SDIO_OBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
#set_property port_width 1 [get_debug_ports u_ila_0/probe15]
#connect_debug_port u_ila_0/probe15 [get_nets [list DAS_SPI_SDO_IBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
#set_property port_width 1 [get_debug_ports u_ila_0/probe16]
#connect_debug_port u_ila_0/probe16 [get_nets [list U_UART_TOP/rs232_flag]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
#set_property port_width 1 [get_debug_ports u_ila_0/probe17]
#connect_debug_port u_ila_0/probe17 [get_nets [list U_UART_TOP/UART_Tx]]
#create_debug_core u_ila_1 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
#set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
#set_property port_width 1 [get_debug_ports u_ila_1/clk]
#connect_debug_port u_ila_1/clk [get_nets [list AD_DA_FUNCTION/u_ADDA_DATA/clk_DA/inst/clk_out1]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
#set_property port_width 12 [get_debug_ports u_ila_1/probe0]
#connect_debug_port u_ila_1/probe0 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[11]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
#set_property port_width 12 [get_debug_ports u_ila_1/probe1]
#connect_debug_port u_ila_1/probe1 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[11]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
#set_property port_width 12 [get_debug_ports u_ila_1/probe2]
#connect_debug_port u_ila_1/probe2 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[11]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
#set_property port_width 12 [get_debug_ports u_ila_1/probe3]
#connect_debug_port u_ila_1/probe3 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[11]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
#set_property port_width 11 [get_debug_ports u_ila_1/probe4]
#connect_debug_port u_ila_1/probe4 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/data2[0]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[1]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[2]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[3]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[4]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[5]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[6]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[7]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[8]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[9]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[10]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
#set_property port_width 11 [get_debug_ports u_ila_1/probe5]
#connect_debug_port u_ila_1/probe5 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/data4[0]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[1]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[2]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[3]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[4]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[5]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[6]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[7]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[8]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[9]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[10]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
#set_property port_width 11 [get_debug_ports u_ila_1/probe6]
#connect_debug_port u_ila_1/probe6 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/data3[0]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[1]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[2]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[3]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[4]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[5]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[6]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[7]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[8]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[9]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[10]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
#set_property port_width 11 [get_debug_ports u_ila_1/probe7]
#connect_debug_port u_ila_1/probe7 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/data1[0]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[1]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[2]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[3]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[4]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[5]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[6]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[7]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[8]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[9]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[10]}]]
#create_debug_core u_ila_2 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
#set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_2]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
#set_property port_width 1 [get_debug_ports u_ila_2/clk]
#connect_debug_port u_ila_2/clk [get_nets [list U_CLK_GEN/inst/clk_out1]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
#set_property port_width 15 [get_debug_ports u_ila_2/probe0]
#connect_debug_port u_ila_2/probe0 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[11]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[12]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[13]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[14]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
#set_property port_width 15 [get_debug_ports u_ila_2/probe1]
#connect_debug_port u_ila_2/probe1 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[11]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[12]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[13]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[14]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
#set_property port_width 15 [get_debug_ports u_ila_2/probe2]
#connect_debug_port u_ila_2/probe2 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[11]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[12]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[13]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[14]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
#set_property port_width 15 [get_debug_ports u_ila_2/probe3]
#connect_debug_port u_ila_2/probe3 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[11]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[12]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[13]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[14]}]]
#create_debug_core u_ila_3 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
#set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_3]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
#set_property port_width 1 [get_debug_ports u_ila_3/clk]
#connect_debug_port u_ila_3/clk [get_nets [list AD_DA_FUNCTION/u_ADDA_DATA/clk_AD_b/inst/clk_out1]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
#set_property port_width 12 [get_debug_ports u_ila_3/probe0]
#connect_debug_port u_ila_3/probe0 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[0]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[1]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[2]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[3]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[4]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[5]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[6]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[7]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[8]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[9]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[10]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[11]}]]
#create_debug_port u_ila_3 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
#set_property port_width 12 [get_debug_ports u_ila_3/probe1]
#connect_debug_port u_ila_3/probe1 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[0]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[1]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[2]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[3]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[4]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[5]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[6]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[7]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[8]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[9]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[10]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[11]}]]
#create_debug_port u_ila_3 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
#set_property port_width 12 [get_debug_ports u_ila_3/probe2]
#connect_debug_port u_ila_3/probe2 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[0]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[1]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[2]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[3]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[4]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[5]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[6]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[7]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[8]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[9]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[10]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[11]}]]
#create_debug_port u_ila_3 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
#set_property port_width 12 [get_debug_ports u_ila_3/probe3]
#connect_debug_port u_ila_3/probe3 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[0]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[1]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[2]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[3]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[4]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[5]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[6]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[7]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[8]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[9]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[10]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[11]}]]
#create_debug_core u_ila_4 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
#set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_4]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
#set_property port_width 1 [get_debug_ports u_ila_4/clk]
#connect_debug_port u_ila_4/clk [get_nets [list U_UART_TOP/UART_Receiver_Init/Clk_16xBps]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
#set_property port_width 1 [get_debug_ports u_ila_4/probe0]
#connect_debug_port u_ila_4/probe0 [get_nets [list U_UART_TOP/UART_Rx]]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets PLL2_CLK_100MHz]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list U_CLK_GEN/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[0]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[1]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[2]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[3]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[4]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[5]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[6]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/cfg_sta[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[0]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[1]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[2]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[3]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[4]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[5]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[6]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[7]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[8]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[9]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[10]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[11]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[12]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[13]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[14]} {U_GX122_TEMPERATURE/GX122_SPI_FUNCTION/spi_rece_data_i[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {U_UART_TOP/UART_Tx_State[0]} {U_UART_TOP/UART_Tx_State[1]} {U_UART_TOP/UART_Tx_State[2]} {U_UART_TOP/UART_Tx_State[3]} {U_UART_TOP/UART_Tx_State[4]} {U_UART_TOP/UART_Tx_State[5]} {U_UART_TOP/UART_Tx_State[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[0]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[1]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[2]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[3]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[4]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[5]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[6]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/cfg_sta[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[0]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[1]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[2]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[3]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[4]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[5]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[6]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/cfg_sta[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[0]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[1]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[2]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[3]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[4]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[5]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[6]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[7]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[8]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[9]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[10]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[11]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[12]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[13]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[14]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[15]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[16]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[17]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[18]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[19]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[20]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[21]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[22]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[23]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[24]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[25]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[26]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[27]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[28]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[29]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[30]} {U_XND4351_ADDA/XND4351_SPI_FUNCTION_MASTER_ADDA/spi_send_data_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {U_UART_TOP/data_rs232_tx[0]} {U_UART_TOP/data_rs232_tx[1]} {U_UART_TOP/data_rs232_tx[2]} {U_UART_TOP/data_rs232_tx[3]} {U_UART_TOP/data_rs232_tx[4]} {U_UART_TOP/data_rs232_tx[5]} {U_UART_TOP/data_rs232_tx[6]} {U_UART_TOP/data_rs232_tx[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[0]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[1]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[2]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[3]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[4]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[5]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[6]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[7]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[8]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[9]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[10]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[11]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[12]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[13]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[14]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[15]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[16]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[17]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[18]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[19]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[20]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[21]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[22]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[23]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[24]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[25]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[26]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[27]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[28]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[29]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[30]} {U_XND4351_LOOP/XND4351_SPI_FUNCTION_MASTER_LOOP/spi_send_data_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ADS_SCLK_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list ADS_SDENB_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ADS_SDIO_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list ADS_SO_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list DAS_SPI_CSB_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list DAS_SPI_SCLK_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list DAS_SPI_SDIO_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list DAS_SPI_SDO_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list U_UART_TOP/rs232_flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list U_UART_TOP/UART_Rx]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list U_UART_TOP/UART_Tx]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list AD_DA_FUNCTION/u_ADDA_DATA/clk_DA/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 11 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/data2[0]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[1]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[2]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[3]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[4]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[5]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[6]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[7]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[8]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[9]} {AD_DA_FUNCTION/u_ADDA_DATA/data2[10]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 12 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_data_out[11]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 12 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_data_out[11]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 12 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_data_out[11]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 12 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_data_out[11]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 11 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/data1[0]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[1]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[2]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[3]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[4]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[5]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[6]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[7]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[8]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[9]} {AD_DA_FUNCTION/u_ADDA_DATA/data1[10]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 11 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/data4[0]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[1]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[2]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[3]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[4]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[5]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[6]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[7]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[8]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[9]} {AD_DA_FUNCTION/u_ADDA_DATA/data4[10]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 11 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/data3[0]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[1]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[2]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[3]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[4]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[5]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[6]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[7]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[8]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[9]} {AD_DA_FUNCTION/u_ADDA_DATA/data3[10]}]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list U_CLK_GEN/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property port_width 15 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[11]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[12]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[13]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram4_rd_base_addr[14]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
set_property port_width 15 [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[11]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[12]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[13]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram3_rd_base_addr[14]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
set_property port_width 15 [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[11]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[12]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[13]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram2_rd_base_addr[14]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
set_property port_width 15 [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[0]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[1]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[2]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[3]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[4]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[5]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[6]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[7]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[8]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[9]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[10]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[11]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[12]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[13]} {AD_DA_FUNCTION/u_ADDA_DATA/Dpram1_rd_base_addr[14]}]]
create_debug_core u_ila_3 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list AD_DA_FUNCTION/u_ADDA_DATA/clk_AD_b/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
set_property port_width 12 [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[0]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[1]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[2]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[3]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[4]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[5]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[6]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[7]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[8]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[9]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[10]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_l[11]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
set_property port_width 12 [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[0]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[1]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[2]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[3]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[4]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[5]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[6]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[7]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[8]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[9]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[10]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_h[11]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
set_property port_width 12 [get_debug_ports u_ila_3/probe2]
connect_debug_port u_ila_3/probe2 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[0]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[1]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[2]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[3]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[4]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[5]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[6]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[7]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[8]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[9]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[10]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_a_h[11]}]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
set_property port_width 12 [get_debug_ports u_ila_3/probe3]
connect_debug_port u_ila_3/probe3 [get_nets [list {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[0]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[1]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[2]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[3]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[4]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[5]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[6]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[7]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[8]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[9]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[10]} {AD_DA_FUNCTION/u_ADDA_DATA/rx_data_b_l[11]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
