

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Sun Mar  8 04:11:36 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        relu_cnn
* Solution:       solution2_opt1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  124|  124|  124|  124|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- OUT     |  122|  122|         4|          1|          1|   120|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     95|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        0|      -|     214|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     280|    446|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |relu_fcmp_32ns_32bkb_U1  |relu_fcmp_32ns_32bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |c_fu_101_p2              |     +    |      0|  0|  15|           7|           1|
    |and_ln10_fu_147_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_1_fu_135_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln10_fu_129_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_fu_95_p2        |   icmp   |      0|  0|  11|           7|           5|
    |or_ln10_fu_141_p2        |    or    |      0|  0|   2|           1|           1|
    |data_1_fu_153_p3         |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  95|          51|          46|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |c_0_reg_78               |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  48|         10|   10|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |c_0_reg_78               |   7|   0|    7|          0|
    |data_1_reg_186           |  32|   0|   32|          0|
    |data_reg_179             |  32|   0|   32|          0|
    |icmp_ln7_reg_160         |   1|   0|    1|          0|
    |zext_ln9_reg_169         |   7|   0|   64|         57|
    |icmp_ln7_reg_160         |  64|  32|    1|          0|
    |zext_ln9_reg_169         |  64|  32|   64|         57|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 214|  64|  208|        114|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     relu     | return value |
|in_r_address0   | out |    7|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

