{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544952260814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544952260815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 17:24:20 2018 " "Processing started: Sun Dec 16 17:24:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544952260815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544952260815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instruction_system -c Instruction_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instruction_system -c Instruction_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544952260815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1544952261291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_system.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_system " "Found entity 1: Instruction_system" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/Instruction_system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544952261342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544952261342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544952261346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544952261346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srom.v 1 1 " "Found 1 design units, including 1 entities, in source file srom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SROM " "Found entity 1: SROM" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544952261350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544952261350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srom2.v 1 1 " "Found 1 design units, including 1 entities, in source file srom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SROM2 " "Found entity 1: SROM2" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544952261354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544952261354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544952261358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544952261358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_24.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_24 " "Found entity 1: decoder_24" {  } { { "decoder_24.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/decoder_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544952261361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544952261361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_and_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_and_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_and_RAM " "Found entity 1: ROM_and_RAM" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544952261365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544952261365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instruction_system " "Elaborating entity \"Instruction_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544952261403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Instruction_system.v(25) " "Verilog HDL assignment warning at Instruction_system.v(25): truncated value with size 32 to match size of target (8)" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/Instruction_system.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544952261406 "|Instruction_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Instruction_system.v(26) " "Verilog HDL assignment warning at Instruction_system.v(26): truncated value with size 32 to match size of target (8)" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/Instruction_system.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544952261406 "|Instruction_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Instruction_system.v(37) " "Verilog HDL assignment warning at Instruction_system.v(37): truncated value with size 16 to match size of target (8)" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/Instruction_system.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544952261406 "|Instruction_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Instruction_system.v(47) " "Verilog HDL assignment warning at Instruction_system.v(47): truncated value with size 16 to match size of target (8)" {  } { { "Instruction_system.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/Instruction_system.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1544952261406 "|Instruction_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_and_RAM ROM_and_RAM:ROM_RAM_1 " "Elaborating entity \"ROM_and_RAM\" for hierarchy \"ROM_and_RAM:ROM_RAM_1\"" {  } { { "Instruction_system.v" "ROM_RAM_1" { Text "C:/Users/qiqi/Desktop/Instruction_system/Instruction_system.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952261409 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign ROM_and_RAM.v(13) " "Verilog HDL Always Construct warning at ROM_and_RAM.v(13): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ROM_and_RAM.v(13) " "Verilog HDL Case Statement warning at ROM_and_RAM.v(13): incomplete case statement has no default case item" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ROM_and_RAM.v(13) " "Verilog HDL Case Statement information at ROM_and_RAM.v(13): all case item expressions in this case statement are onehot" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 13 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out ROM_and_RAM.v(11) " "Verilog HDL Always Construct warning at ROM_and_RAM.v(11): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[0\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[1\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[2\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[3\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[4\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[5\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[6\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[7\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261412 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[8\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261413 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[9\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261413 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[10\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261413 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[11\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261413 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[12\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261413 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[13\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261413 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[14\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261413 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] ROM_and_RAM.v(11) " "Inferred latch for \"data_out\[15\]\" at ROM_and_RAM.v(11)" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261413 "|Instruction_system|ROM_and_RAM:ROM_RAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_24 ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder " "Elaborating entity \"decoder_24\" for hierarchy \"ROM_and_RAM:ROM_RAM_1\|decoder_24:decoder\"" {  } { { "ROM_and_RAM.v" "decoder" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952261415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SROM ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1 " "Elaborating entity \"SROM\" for hierarchy \"ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\"" {  } { { "ROM_and_RAM.v" "SROM_1" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952261421 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs SROM.v(43) " "Verilog HDL Always Construct warning at SROM.v(43): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out SROM.v(41) " "Verilog HDL Always Construct warning at SROM.v(41): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[63..33\] 0 SROM.v(6) " "Net \"data\[63..33\]\" at SROM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SROM.v(43) " "Inferred latch for \"data_out\[0\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SROM.v(43) " "Inferred latch for \"data_out\[1\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SROM.v(43) " "Inferred latch for \"data_out\[2\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SROM.v(43) " "Inferred latch for \"data_out\[3\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SROM.v(43) " "Inferred latch for \"data_out\[4\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SROM.v(43) " "Inferred latch for \"data_out\[5\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SROM.v(43) " "Inferred latch for \"data_out\[6\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261422 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SROM.v(43) " "Inferred latch for \"data_out\[7\]\" at SROM.v(43)" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261423 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM:SROM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SROM2 ROM_and_RAM:ROM_RAM_1\|SROM2:SROM_2 " "Elaborating entity \"SROM2\" for hierarchy \"ROM_and_RAM:ROM_RAM_1\|SROM2:SROM_2\"" {  } { { "ROM_and_RAM.v" "SROM_2" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952261425 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs SROM2.v(43) " "Verilog HDL Always Construct warning at SROM2.v(43): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out SROM2.v(41) " "Verilog HDL Always Construct warning at SROM2.v(41): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data\[63..33\] 0 SROM2.v(6) " "Net \"data\[63..33\]\" at SROM2.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SROM2.v(43) " "Inferred latch for \"data_out\[0\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SROM2.v(43) " "Inferred latch for \"data_out\[1\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SROM2.v(43) " "Inferred latch for \"data_out\[2\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SROM2.v(43) " "Inferred latch for \"data_out\[3\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SROM2.v(43) " "Inferred latch for \"data_out\[4\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SROM2.v(43) " "Inferred latch for \"data_out\[5\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SROM2.v(43) " "Inferred latch for \"data_out\[6\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261426 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SROM2.v(43) " "Inferred latch for \"data_out\[7\]\" at SROM2.v(43)" {  } { { "SROM2.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM2.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261427 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SROM2:SROM_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1 " "Elaborating entity \"SRAM\" for hierarchy \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\"" {  } { { "ROM_and_RAM.v" "SRAM_1" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952261429 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs SRAM.v(22) " "Verilog HDL Always Construct warning at SRAM.v(22): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261430 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr SRAM.v(22) " "Verilog HDL Always Construct warning at SRAM.v(22): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261430 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain SRAM.v(24) " "Verilog HDL Always Construct warning at SRAM.v(24): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261430 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs SRAM.v(25) " "Verilog HDL Always Construct warning at SRAM.v(25): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261430 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr SRAM.v(25) " "Verilog HDL Always Construct warning at SRAM.v(25): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261430 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout SRAM.v(20) " "Verilog HDL Always Construct warning at SRAM.v(20): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] SRAM.v(25) " "Inferred latch for \"dataout\[0\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] SRAM.v(25) " "Inferred latch for \"dataout\[1\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] SRAM.v(25) " "Inferred latch for \"dataout\[2\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] SRAM.v(25) " "Inferred latch for \"dataout\[3\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] SRAM.v(25) " "Inferred latch for \"dataout\[4\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] SRAM.v(25) " "Inferred latch for \"dataout\[5\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] SRAM.v(25) " "Inferred latch for \"dataout\[6\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] SRAM.v(25) " "Inferred latch for \"dataout\[7\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[8\] SRAM.v(25) " "Inferred latch for \"dataout\[8\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[9\] SRAM.v(25) " "Inferred latch for \"dataout\[9\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[10\] SRAM.v(25) " "Inferred latch for \"dataout\[10\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261431 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[11\] SRAM.v(25) " "Inferred latch for \"dataout\[11\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261432 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[12\] SRAM.v(25) " "Inferred latch for \"dataout\[12\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261432 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[13\] SRAM.v(25) " "Inferred latch for \"dataout\[13\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261432 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[14\] SRAM.v(25) " "Inferred latch for \"dataout\[14\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261432 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[15\] SRAM.v(25) " "Inferred latch for \"dataout\[15\]\" at SRAM.v(25)" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261432 "|Instruction_system|ROM_and_RAM:ROM_RAM_1|SRAM:SRAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_1 " "Elaborating entity \"register\" for hierarchy \"register:register_1\"" {  } { { "Instruction_system.v" "register_1" { Text "C:/Users/qiqi/Desktop/Instruction_system/Instruction_system.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952261442 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs register.v(24) " "Verilog HDL Always Construct warning at register.v(24): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr register.v(26) " "Verilog HDL Always Construct warning at register.v(26): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in register.v(26) " "Verilog HDL Always Construct warning at register.v(26): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr register.v(27) " "Verilog HDL Always Construct warning at register.v(27): variable \"wr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out register.v(22) " "Verilog HDL Always Construct warning at register.v(22): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] register.v(24) " "Inferred latch for \"data_out\[0\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] register.v(24) " "Inferred latch for \"data_out\[1\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] register.v(24) " "Inferred latch for \"data_out\[2\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] register.v(24) " "Inferred latch for \"data_out\[3\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] register.v(24) " "Inferred latch for \"data_out\[4\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] register.v(24) " "Inferred latch for \"data_out\[5\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] register.v(24) " "Inferred latch for \"data_out\[6\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261443 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] register.v(24) " "Inferred latch for \"data_out\[7\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] register.v(24) " "Inferred latch for \"data_out\[8\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] register.v(24) " "Inferred latch for \"data_out\[9\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] register.v(24) " "Inferred latch for \"data_out\[10\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] register.v(24) " "Inferred latch for \"data_out\[11\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] register.v(24) " "Inferred latch for \"data_out\[12\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] register.v(24) " "Inferred latch for \"data_out\[13\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] register.v(24) " "Inferred latch for \"data_out\[14\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] register.v(24) " "Inferred latch for \"data_out\[15\]\" at register.v(24)" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544952261444 "|Instruction_system|register:register_1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[15\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[15\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[15\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[14\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[14\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[14\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[13\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[13\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[13\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[12\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[12\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[12\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[11\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[11\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[11\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[10\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[10\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[10\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[9\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[9\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[9\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[8\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[8\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[8\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[7\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[7\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[7\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[6\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[6\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[6\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[5\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[5\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[5\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[4\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[4\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[4\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[3\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[3\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[3\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[2\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[2\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[2\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[1\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[1\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[1\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROM_and_RAM:ROM_RAM_1\|data_in_ram\[0\] " "Net \"ROM_and_RAM:ROM_RAM_1\|data_in_ram\[0\]\" is missing source, defaulting to GND" {  } { { "ROM_and_RAM.v" "data_in_ram\[0\]" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1544952261483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[1\] " "LATCH primitive \"register:register_1\|data_out\[1\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261530 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[2\] " "LATCH primitive \"register:register_1\|data_out\[2\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261530 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[3\] " "LATCH primitive \"register:register_1\|data_out\[3\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[4\] " "LATCH primitive \"register:register_1\|data_out\[4\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[5\] " "LATCH primitive \"register:register_1\|data_out\[5\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[6\] " "LATCH primitive \"register:register_1\|data_out\[6\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[7\] " "LATCH primitive \"register:register_1\|data_out\[7\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[8\] " "LATCH primitive \"register:register_1\|data_out\[8\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[9\] " "LATCH primitive \"register:register_1\|data_out\[9\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[10\] " "LATCH primitive \"register:register_1\|data_out\[10\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[11\] " "LATCH primitive \"register:register_1\|data_out\[11\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[12\] " "LATCH primitive \"register:register_1\|data_out\[12\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[13\] " "LATCH primitive \"register:register_1\|data_out\[13\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[14\] " "LATCH primitive \"register:register_1\|data_out\[14\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[15\] " "LATCH primitive \"register:register_1\|data_out\[15\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261531 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register:register_1\|data_out\[0\] " "LATCH primitive \"register:register_1\|data_out\[0\]\" is permanently enabled" {  } { { "register.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261532 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "register:register_1\|mem " "RAM logic \"register:register_1\|mem\" is uninferred due to inappropriate RAM size" {  } { { "register.v" "mem" { Text "C:/Users/qiqi/Desktop/Instruction_system/register.v" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1544952261661 ""} { "Info" "IINFER_READ_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|mem " "RAM logic \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|mem\" is uninferred due to illegal secondary signals in read logic" {  } { { "SRAM.v" "mem" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 7 -1 0 } }  } 0 276008 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in read logic" 0 0 "Quartus II" 0 -1 1544952261661 ""} { "Info" "IINFER_READ_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|mem " "RAM logic \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|mem\" is uninferred due to illegal secondary signals in read logic" {  } { { "SRAM.v" "mem" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 7 -1 0 } }  } 0 276008 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in read logic" 0 0 "Quartus II" 0 -1 1544952261661 ""} { "Info" "IINFER_READ_LOGIC_HAS_ILLEGAL_SECONDARY_SIGNALS" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|mem " "RAM logic \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|mem\" is uninferred due to illegal secondary signals in read logic" {  } { { "SRAM.v" "mem" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 7 -1 0 } }  } 0 276008 "RAM logic \"%1!s!\" is uninferred due to illegal secondary signals in read logic" 0 0 "Quartus II" 0 -1 1544952261661 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1544952261661 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_register_ea496d89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_register_ea496d89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1544952261663 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1544952261665 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1544952261666 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qiqi/Desktop/Instruction_system/db/Instruction_system.ram0_SRAM_2d6562.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1544952261667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[0\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[0\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[3\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[3\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[2\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[2\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[1\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[1\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[4\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[4\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[5\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[5\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[6\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[6\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[7\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[7\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[8\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[8\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[9\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[9\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[10\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[10\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[11\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[11\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[12\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[12\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[13\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[13\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[14\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[14\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[15\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[15\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[0\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[0\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[3\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[3\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[2\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[2\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[1\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[1\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[4\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[4\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[5\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[5\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[6\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[6\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[7\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[7\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[8\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[8\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[9\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[9\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[10\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[10\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[11\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[11\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[12\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[12\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[13\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[13\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[14\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[14\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ROM_and_RAM:ROM_RAM_1\|data_out\[15\] " "LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|data_out\[15\]\" is permanently enabled" {  } { { "ROM_and_RAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/ROM_and_RAM.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1544952261914 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1544952262139 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[7\] ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[6\] " "Duplicate LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[7\]\" merged with LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[6\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952262155 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[7\] ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[6\] " "Duplicate LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[7\]\" merged with LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[6\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952262155 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[7\] ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[6\] " "Duplicate LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[7\]\" merged with LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[6\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952262155 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\|data_out\[4\] ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\|data_out\[2\] " "Duplicate LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\|data_out\[4\]\" merged with LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SROM:SROM_1\|data_out\[2\]\"" {  } { { "SROM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SROM.v" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952262155 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[13\] ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[11\] " "Duplicate LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[13\]\" merged with LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_1\|dataout\[11\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952262155 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[13\] ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[11\] " "Duplicate LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[13\]\" merged with LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_2\|dataout\[11\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952262155 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[13\] ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[11\] " "Duplicate LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[13\]\" merged with LATCH primitive \"ROM_and_RAM:ROM_RAM_1\|SRAM:SRAM_3\|dataout\[11\]\"" {  } { { "SRAM.v" "" { Text "C:/Users/qiqi/Desktop/Instruction_system/SRAM.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544952262155 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1544952262155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544952262947 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544952262947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "610 " "Implemented 610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544952263005 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544952263005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "568 " "Implemented 568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544952263005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544952263005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544952263030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 17:24:23 2018 " "Processing ended: Sun Dec 16 17:24:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544952263030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544952263030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544952263030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544952263030 ""}
