Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6613245e742543e18711de77f8a56e00 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider(N=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider(N=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.devider(N=20)
Compiling module xil_defaultlib.divider_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot divider_tb_behav
