// Seed: 1621629647
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output supply1 id_0,
    output supply0 id_1,
    output supply0 id_2
);
  if (id_4[(1)] !== 1'b0)
    id_5(.id_0(id_4), .id_1(1), .id_2(id_2), .id_3(), .id_4(1), .id_5(id_0), .id_6(id_2));
  else begin : LABEL_0
    wire id_6;
    wire id_7;
  end
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7
  );
endmodule
