<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LAB1_v2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_reg_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_reg_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="paralel_in_ser_out.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="paralel_in_ser_out.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="paralel_in_ser_out.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="parralel_in_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sequential_adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sequential_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sequential_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sequential_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sequential_adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequential_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sequential_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sequential_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sequential_adder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sequential_adder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sequential_adder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sequential_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequential_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sequential_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sequential_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequential_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sipo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sipo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sipo.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sipo_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sipo_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1647090646" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1647090646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647534892" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1647534892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_adder.vhd"/>
      <outfile xil_pn:name="four_bit_reg_test.vhd"/>
      <outfile xil_pn:name="four_bit_register.vhd"/>
      <outfile xil_pn:name="four_bit_test.vhd"/>
      <outfile xil_pn:name="fsm.vhd"/>
      <outfile xil_pn:name="fsmtest.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="paralel_in_ser_out.vhd"/>
      <outfile xil_pn:name="parralel_in.vhd"/>
      <outfile xil_pn:name="sequential_adder.vhd"/>
      <outfile xil_pn:name="sequential_test.vhd"/>
      <outfile xil_pn:name="sipo.vhd"/>
      <outfile xil_pn:name="sipo_test.vhd"/>
      <outfile xil_pn:name="test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1647090646" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1647090646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647090646" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1647090646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647090646" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1647090646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647534892" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1647534892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_adder.vhd"/>
      <outfile xil_pn:name="four_bit_reg_test.vhd"/>
      <outfile xil_pn:name="four_bit_register.vhd"/>
      <outfile xil_pn:name="four_bit_test.vhd"/>
      <outfile xil_pn:name="fsm.vhd"/>
      <outfile xil_pn:name="fsmtest.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="paralel_in_ser_out.vhd"/>
      <outfile xil_pn:name="parralel_in.vhd"/>
      <outfile xil_pn:name="sequential_adder.vhd"/>
      <outfile xil_pn:name="sequential_test.vhd"/>
      <outfile xil_pn:name="sipo.vhd"/>
      <outfile xil_pn:name="sipo_test.vhd"/>
      <outfile xil_pn:name="test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1647534901" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1647534892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sequential_test_beh.prj"/>
      <outfile xil_pn:name="sequential_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1647534902" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1647534901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sequential_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1647047972" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1647047972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647047972" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1647047972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647047972" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1647047972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647047972" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1647047972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647047972" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1647047972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647047972" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1647047972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647047972" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1647047972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647174441" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:start_ts="1647174432">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sequential_adder.lso"/>
      <outfile xil_pn:name="sequential_adder.ngc"/>
      <outfile xil_pn:name="sequential_adder.ngr"/>
      <outfile xil_pn:name="sequential_adder.prj"/>
      <outfile xil_pn:name="sequential_adder.syr"/>
      <outfile xil_pn:name="sequential_adder.xst"/>
      <outfile xil_pn:name="sequential_adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1647047986" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1647047986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1647047993" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:start_ts="1647047986">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sequential_adder.bld"/>
    </transform>
  </transforms>

</generated_project>
