<stg><name>dense_resource_rf_gt_nin_rem0.0.0.0.0.0.0.0.0.0</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_14_begin:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str106)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14_begin:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:1  %in_index_0_i42 = phi i32 [ 0, %hls_label_14_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="in_index_0_i42"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0">
<![CDATA[
rewind_header:2  %w_index41 = phi i9 [ 0, %hls_label_14_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="w_index41"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
ReuseLoop_begin:3  %zext_ln139 = zext i9 %w_index41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:4  %outidx6_addr = getelementptr [288 x i3]* @outidx6, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="outidx6_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="9">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i3* %outidx6_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReuseLoop_begin:7  %w_index = add i9 1, %w_index41

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:1  %w5_V_addr = getelementptr [288 x i11]* @w5_V, i64 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="w5_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="9">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:2  %w5_V_load = load i11* %w5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:16  %in_index = add nsw i32 %in_index_0_i42, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:17  %icmp_ln154 = icmp sgt i32 %in_index, 35

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
ReuseLoop_end:20  %icmp_ln135 = icmp eq i9 %w_index41, -225

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:9  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_154_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="tmp_154_i"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="9">
<![CDATA[
ReuseLoop_begin:5  %out_index = load i3* %outidx6_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32">
<![CDATA[
ReuseLoop_begin:6  %trunc_ln145 = trunc i32 %in_index_0_i42 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0">
<![CDATA[
ReuseLoop_begin:8  switch i6 %trunc_ln145, label %case35.i.i [
    i6 0, label %case0.i.i
    i6 1, label %case1.i.i
    i6 2, label %case2.i.i
    i6 3, label %case3.i.i
    i6 4, label %case4.i.i
    i6 5, label %case5.i.i
    i6 6, label %case6.i.i
    i6 7, label %case7.i.i
    i6 8, label %case8.i.i
    i6 9, label %case9.i.i
    i6 10, label %case10.i.i
    i6 11, label %case11.i.i
    i6 12, label %case12.i.i
    i6 13, label %case13.i.i
    i6 14, label %case14.i.i
    i6 15, label %case15.i.i
    i6 16, label %case16.i.i
    i6 17, label %case17.i.i
    i6 18, label %case18.i.i
    i6 19, label %case19.i.i
    i6 20, label %case20.i.i
    i6 21, label %case21.i.i
    i6 22, label %case22.i.i
    i6 23, label %case23.i.i
    i6 24, label %case24.i.i
    i6 25, label %case25.i.i
    i6 26, label %case26.i.i
    i6 27, label %case27.i.i
    i6 28, label %case28.i.i
    i6 29, label %case29.i.i
    i6 30, label %case30.i.i
    i6 31, label %case31.i.i
    i6 -32, label %case32.i.i
    i6 -31, label %case33.i.i
    i6 -30, label %case34.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16">
<![CDATA[
case34.i.i:0  %kernel_data_V_3_34_load = load i16* @kernel_data_V_3_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_34_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
case34.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16">
<![CDATA[
case33.i.i:0  %kernel_data_V_3_33_load = load i16* @kernel_data_V_3_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_33_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
case33.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
case32.i.i:0  %kernel_data_V_3_32_load = load i16* @kernel_data_V_3_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_32_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
case32.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16">
<![CDATA[
case31.i.i:0  %kernel_data_V_3_31_load = load i16* @kernel_data_V_3_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_31_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
case31.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16">
<![CDATA[
case30.i.i:0  %kernel_data_V_3_30_load = load i16* @kernel_data_V_3_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_30_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
case30.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
case29.i.i:0  %kernel_data_V_3_29_load = load i16* @kernel_data_V_3_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_29_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
case29.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
case28.i.i:0  %kernel_data_V_3_28_load = load i16* @kernel_data_V_3_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_28_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
case28.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16">
<![CDATA[
case27.i.i:0  %kernel_data_V_3_27_load = load i16* @kernel_data_V_3_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_27_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
case27.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
case26.i.i:0  %kernel_data_V_3_26_load = load i16* @kernel_data_V_3_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_26_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
case26.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
case25.i.i:0  %kernel_data_V_3_25_load = load i16* @kernel_data_V_3_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_25_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
case25.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
case24.i.i:0  %kernel_data_V_3_24_load = load i16* @kernel_data_V_3_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_24_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
case24.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
case23.i.i:0  %kernel_data_V_3_23_load = load i16* @kernel_data_V_3_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_23_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
case23.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
case22.i.i:0  %kernel_data_V_3_22_load = load i16* @kernel_data_V_3_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_22_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
case22.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
case21.i.i:0  %kernel_data_V_3_21_load = load i16* @kernel_data_V_3_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_21_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
case21.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16">
<![CDATA[
case20.i.i:0  %kernel_data_V_3_20_load = load i16* @kernel_data_V_3_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_20_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
case20.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16">
<![CDATA[
case19.i.i:0  %kernel_data_V_3_19_load = load i16* @kernel_data_V_3_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_19_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
case19.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16">
<![CDATA[
case18.i.i:0  %kernel_data_V_3_18_load = load i16* @kernel_data_V_3_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_18_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
case18.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16">
<![CDATA[
case17.i.i:0  %kernel_data_V_3_17_load = load i16* @kernel_data_V_3_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_17_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
case17.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
case16.i.i:0  %kernel_data_V_3_16_load = load i16* @kernel_data_V_3_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_16_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
case16.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16">
<![CDATA[
case15.i.i:0  %kernel_data_V_3_15_load = load i16* @kernel_data_V_3_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
case15.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
case14.i.i:0  %kernel_data_V_3_14_load = load i16* @kernel_data_V_3_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
case14.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16">
<![CDATA[
case13.i.i:0  %kernel_data_V_3_13_load = load i16* @kernel_data_V_3_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
case13.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16">
<![CDATA[
case12.i.i:0  %kernel_data_V_3_12_load = load i16* @kernel_data_V_3_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
case12.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
case11.i.i:0  %kernel_data_V_3_11_load = load i16* @kernel_data_V_3_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_11_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
case11.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
case10.i.i:0  %kernel_data_V_3_10_load = load i16* @kernel_data_V_3_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_10_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
case10.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
case9.i.i:0  %kernel_data_V_3_9_load = load i16* @kernel_data_V_3_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_9_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
case9.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
case8.i.i:0  %kernel_data_V_3_8_load = load i16* @kernel_data_V_3_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_8_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
case8.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
case7.i.i:0  %kernel_data_V_3_7_load = load i16* @kernel_data_V_3_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
case7.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
case6.i.i:0  %kernel_data_V_3_6_load = load i16* @kernel_data_V_3_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
case6.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
case5.i.i:0  %kernel_data_V_3_5_load = load i16* @kernel_data_V_3_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
case5.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
case4.i.i:0  %kernel_data_V_3_4_load = load i16* @kernel_data_V_3_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
case4.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
case3.i.i:0  %kernel_data_V_3_3_load = load i16* @kernel_data_V_3_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_3_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
case3.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16">
<![CDATA[
case2.i.i:0  %kernel_data_V_3_2_load = load i16* @kernel_data_V_3_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_2_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
case2.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
case1.i.i:0  %kernel_data_V_3_1_load = load i16* @kernel_data_V_3_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_1_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
case1.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16">
<![CDATA[
case0.i.i:0  %kernel_data_V_3_0_load = load i16* @kernel_data_V_3_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_0_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
case0.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-2"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-3"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-4"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-5"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-6"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-8"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-9"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-10"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-11"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-12"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-13"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-14"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-15"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-16"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-17"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-18"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-19"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-20"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-21"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-22"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-23"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-24"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-25"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-26"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-27"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-28"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
case35.i.i:0  %kernel_data_V_3_35_load = load i16* @kernel_data_V_3_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_35_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-2"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-3"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-4"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-5"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-6"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-7"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-8"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-9"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-10"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-11"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-12"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-13"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-14"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-15"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-16"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-17"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-18"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-19"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-20"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-21"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-22"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-23"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-24"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-25"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-26"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-27"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-28"/>
</and_exp><and_exp><literal name="trunc_ln145" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
case35.i.i:1  br label %aesl_mux_load.36i16P.i6.exit

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="9">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:2  %w5_V_load = load i11* %w5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop_end:18  %select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln154"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0" op_36_bw="16" op_37_bw="0" op_38_bw="16" op_39_bw="0" op_40_bw="16" op_41_bw="0" op_42_bw="16" op_43_bw="0" op_44_bw="16" op_45_bw="0" op_46_bw="16" op_47_bw="0" op_48_bw="16" op_49_bw="0" op_50_bw="16" op_51_bw="0" op_52_bw="16" op_53_bw="0" op_54_bw="16" op_55_bw="0" op_56_bw="16" op_57_bw="0" op_58_bw="16" op_59_bw="0" op_60_bw="16" op_61_bw="0" op_62_bw="16" op_63_bw="0" op_64_bw="16" op_65_bw="0" op_66_bw="16" op_67_bw="0" op_68_bw="16" op_69_bw="0" op_70_bw="16" op_71_bw="0">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:0  %UnifiedRetVal_i_i = phi i16 [ %kernel_data_V_3_0_load, %case0.i.i ], [ %kernel_data_V_3_1_load, %case1.i.i ], [ %kernel_data_V_3_2_load, %case2.i.i ], [ %kernel_data_V_3_3_load, %case3.i.i ], [ %kernel_data_V_3_4_load, %case4.i.i ], [ %kernel_data_V_3_5_load, %case5.i.i ], [ %kernel_data_V_3_6_load, %case6.i.i ], [ %kernel_data_V_3_7_load, %case7.i.i ], [ %kernel_data_V_3_8_load, %case8.i.i ], [ %kernel_data_V_3_9_load, %case9.i.i ], [ %kernel_data_V_3_10_load, %case10.i.i ], [ %kernel_data_V_3_11_load, %case11.i.i ], [ %kernel_data_V_3_12_load, %case12.i.i ], [ %kernel_data_V_3_13_load, %case13.i.i ], [ %kernel_data_V_3_14_load, %case14.i.i ], [ %kernel_data_V_3_15_load, %case15.i.i ], [ %kernel_data_V_3_16_load, %case16.i.i ], [ %kernel_data_V_3_17_load, %case17.i.i ], [ %kernel_data_V_3_18_load, %case18.i.i ], [ %kernel_data_V_3_19_load, %case19.i.i ], [ %kernel_data_V_3_20_load, %case20.i.i ], [ %kernel_data_V_3_21_load, %case21.i.i ], [ %kernel_data_V_3_22_load, %case22.i.i ], [ %kernel_data_V_3_23_load, %case23.i.i ], [ %kernel_data_V_3_24_load, %case24.i.i ], [ %kernel_data_V_3_25_load, %case25.i.i ], [ %kernel_data_V_3_26_load, %case26.i.i ], [ %kernel_data_V_3_27_load, %case27.i.i ], [ %kernel_data_V_3_28_load, %case28.i.i ], [ %kernel_data_V_3_29_load, %case29.i.i ], [ %kernel_data_V_3_30_load, %case30.i.i ], [ %kernel_data_V_3_31_load, %case31.i.i ], [ %kernel_data_V_3_32_load, %case32.i.i ], [ %kernel_data_V_3_33_load, %case33.i.i ], [ %kernel_data_V_3_34_load, %case34.i.i ], [ %kernel_data_V_3_35_load, %case35.i.i ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i_i"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="26" op_0_bw="16">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:3  %sext_ln1116 = sext i16 %UnifiedRetVal_i_i to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="26" op_0_bw="11">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:4  %sext_ln1118 = sext i11 %w5_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:5  %r_V = mul i26 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:5  %r_V = mul i26 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:5  %r_V = mul i26 %sext_ln1116, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %hls_label_14_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:3  %res_0_V_write_assign40 = phi i16 [ 163, %hls_label_14_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 163, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign40"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:4  %res_1_V_write_assign38 = phi i16 [ 5, %hls_label_14_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 5, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign38"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:5  %res_2_V_write_assign36 = phi i16 [ -176, %hls_label_14_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ -176, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign36"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:6  %res_3_V_write_assign34 = phi i16 [ 103, %hls_label_14_begin ], [ %p_0_37_i, %ReuseLoop_end ], [ 103, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign34"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:7  %res_4_V_write_assign32 = phi i16 [ 156, %hls_label_14_begin ], [ %p_0_49_i, %ReuseLoop_end ], [ 156, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign32"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:8  %res_5_V_write_assign30 = phi i16 [ 135, %hls_label_14_begin ], [ %p_0_511_i, %ReuseLoop_end ], [ 135, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign30"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9  %res_6_V_write_assign28 = phi i16 [ -183, %hls_label_14_begin ], [ %p_0_613_i, %ReuseLoop_end ], [ -183, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign28"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10  %res_7_V_write_assign26 = phi i16 [ 1, %hls_label_14_begin ], [ %p_0_715_i, %ReuseLoop_end ], [ 1, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign26"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:11  %acc_0_V_024 = phi i16 [ 163, %hls_label_14_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 163, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_0_V_024"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:12  %acc_1_V_023 = phi i16 [ 5, %hls_label_14_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 5, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_1_V_023"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:13  %acc_2_V_022 = phi i16 [ -176, %hls_label_14_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ -176, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_2_V_022"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:14  %acc_3_V_021 = phi i16 [ 103, %hls_label_14_begin ], [ %acc_3_V_1, %ReuseLoop_end ], [ 103, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_3_V_021"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:15  %acc_4_V_020 = phi i16 [ 156, %hls_label_14_begin ], [ %acc_4_V_1, %ReuseLoop_end ], [ 156, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_4_V_020"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:16  %acc_5_V_019 = phi i16 [ 135, %hls_label_14_begin ], [ %acc_5_V_1, %ReuseLoop_end ], [ 135, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_5_V_019"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:17  %acc_6_V_018 = phi i16 [ -183, %hls_label_14_begin ], [ %acc_6_V_1, %ReuseLoop_end ], [ -183, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_6_V_018"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:18  %acc_7_V_017 = phi i16 [ 1, %hls_label_14_begin ], [ %acc_7_V_1, %ReuseLoop_end ], [ 1, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit" ]

]]></Node>
<StgValue><ssdm name="acc_7_V_017"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:19  br i1 %do_init, label %hls_label_14_end, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:6  %trunc_ln5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:7  %tmp = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %acc_0_V_024, i16 %acc_1_V_023, i16 %acc_2_V_022, i16 %acc_3_V_021, i16 %acc_4_V_020, i16 %acc_5_V_019, i16 %acc_6_V_018, i16 %acc_7_V_017, i3 %out_index)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:8  %acc_0_V = add i16 %trunc_ln5, %tmp

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch6.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch5.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch4.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch3.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch7.i:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:22  br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit", label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_14_end:0  call void (...)* @_ssdm_op_SpecMemCore([288 x i11]* @w5_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="specmemcore_ln107"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_14_end:1  %empty_328 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str106, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14_end:2  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
aesl_mux_load.36i16P.i6.exit:9  switch i3 %out_index, label %branch7.i [
    i3 0, label %ReuseLoop_end
    i3 1, label %branch1.i
    i3 2, label %branch2.i
    i3 3, label %branch3.i
    i3 -4, label %branch4.i
    i3 -3, label %branch5.i
    i3 -2, label %branch6.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln145"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:0  %acc_7_V_1 = phi i16 [ %acc_0_V, %branch7.i ], [ %acc_7_V_017, %branch6.i ], [ %acc_7_V_017, %branch5.i ], [ %acc_7_V_017, %branch4.i ], [ %acc_7_V_017, %branch3.i ], [ %acc_7_V_017, %branch2.i ], [ %acc_7_V_017, %branch1.i ], [ %acc_7_V_017, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_7_V_1"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:1  %acc_6_V_1 = phi i16 [ %acc_6_V_018, %branch7.i ], [ %acc_0_V, %branch6.i ], [ %acc_6_V_018, %branch5.i ], [ %acc_6_V_018, %branch4.i ], [ %acc_6_V_018, %branch3.i ], [ %acc_6_V_018, %branch2.i ], [ %acc_6_V_018, %branch1.i ], [ %acc_6_V_018, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_6_V_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:2  %acc_5_V_1 = phi i16 [ %acc_5_V_019, %branch7.i ], [ %acc_5_V_019, %branch6.i ], [ %acc_0_V, %branch5.i ], [ %acc_5_V_019, %branch4.i ], [ %acc_5_V_019, %branch3.i ], [ %acc_5_V_019, %branch2.i ], [ %acc_5_V_019, %branch1.i ], [ %acc_5_V_019, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_5_V_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:3  %acc_4_V_1 = phi i16 [ %acc_4_V_020, %branch7.i ], [ %acc_4_V_020, %branch6.i ], [ %acc_4_V_020, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %acc_4_V_020, %branch3.i ], [ %acc_4_V_020, %branch2.i ], [ %acc_4_V_020, %branch1.i ], [ %acc_4_V_020, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_4_V_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:4  %acc_3_V_1 = phi i16 [ %acc_3_V_021, %branch7.i ], [ %acc_3_V_021, %branch6.i ], [ %acc_3_V_021, %branch5.i ], [ %acc_3_V_021, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %acc_3_V_021, %branch2.i ], [ %acc_3_V_021, %branch1.i ], [ %acc_3_V_021, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_3_V_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:5  %acc_2_V_1 = phi i16 [ %acc_2_V_022, %branch7.i ], [ %acc_2_V_022, %branch6.i ], [ %acc_2_V_022, %branch5.i ], [ %acc_2_V_022, %branch4.i ], [ %acc_2_V_022, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %acc_2_V_022, %branch1.i ], [ %acc_2_V_022, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_2_V_1"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:6  %acc_1_V_1 = phi i16 [ %acc_1_V_023, %branch7.i ], [ %acc_1_V_023, %branch6.i ], [ %acc_1_V_023, %branch5.i ], [ %acc_1_V_023, %branch4.i ], [ %acc_1_V_023, %branch3.i ], [ %acc_1_V_023, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_023, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:7  %acc_0_V_1 = phi i16 [ %acc_0_V_024, %branch7.i ], [ %acc_0_V_024, %branch6.i ], [ %acc_0_V_024, %branch5.i ], [ %acc_0_V_024, %branch4.i ], [ %acc_0_V_024, %branch3.i ], [ %acc_0_V_024, %branch2.i ], [ %acc_0_V_024, %branch1.i ], [ %acc_0_V, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:8  %p_0_715_i = phi i16 [ %acc_0_V, %branch7.i ], [ %res_7_V_write_assign26, %branch6.i ], [ %res_7_V_write_assign26, %branch5.i ], [ %res_7_V_write_assign26, %branch4.i ], [ %res_7_V_write_assign26, %branch3.i ], [ %res_7_V_write_assign26, %branch2.i ], [ %res_7_V_write_assign26, %branch1.i ], [ %res_7_V_write_assign26, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_0_715_i"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:9  %p_0_613_i = phi i16 [ %res_6_V_write_assign28, %branch7.i ], [ %acc_0_V, %branch6.i ], [ %res_6_V_write_assign28, %branch5.i ], [ %res_6_V_write_assign28, %branch4.i ], [ %res_6_V_write_assign28, %branch3.i ], [ %res_6_V_write_assign28, %branch2.i ], [ %res_6_V_write_assign28, %branch1.i ], [ %res_6_V_write_assign28, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_0_613_i"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:10  %p_0_511_i = phi i16 [ %res_5_V_write_assign30, %branch7.i ], [ %res_5_V_write_assign30, %branch6.i ], [ %acc_0_V, %branch5.i ], [ %res_5_V_write_assign30, %branch4.i ], [ %res_5_V_write_assign30, %branch3.i ], [ %res_5_V_write_assign30, %branch2.i ], [ %res_5_V_write_assign30, %branch1.i ], [ %res_5_V_write_assign30, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_0_511_i"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:11  %p_0_49_i = phi i16 [ %res_4_V_write_assign32, %branch7.i ], [ %res_4_V_write_assign32, %branch6.i ], [ %res_4_V_write_assign32, %branch5.i ], [ %acc_0_V, %branch4.i ], [ %res_4_V_write_assign32, %branch3.i ], [ %res_4_V_write_assign32, %branch2.i ], [ %res_4_V_write_assign32, %branch1.i ], [ %res_4_V_write_assign32, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_0_49_i"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:12  %p_0_37_i = phi i16 [ %res_3_V_write_assign34, %branch7.i ], [ %res_3_V_write_assign34, %branch6.i ], [ %res_3_V_write_assign34, %branch5.i ], [ %res_3_V_write_assign34, %branch4.i ], [ %acc_0_V, %branch3.i ], [ %res_3_V_write_assign34, %branch2.i ], [ %res_3_V_write_assign34, %branch1.i ], [ %res_3_V_write_assign34, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_0_37_i"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:13  %p_0_25_i = phi i16 [ %res_2_V_write_assign36, %branch7.i ], [ %res_2_V_write_assign36, %branch6.i ], [ %res_2_V_write_assign36, %branch5.i ], [ %res_2_V_write_assign36, %branch4.i ], [ %res_2_V_write_assign36, %branch3.i ], [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign36, %branch1.i ], [ %res_2_V_write_assign36, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_0_25_i"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:14  %p_0_13_i = phi i16 [ %res_1_V_write_assign38, %branch7.i ], [ %res_1_V_write_assign38, %branch6.i ], [ %res_1_V_write_assign38, %branch5.i ], [ %res_1_V_write_assign38, %branch4.i ], [ %res_1_V_write_assign38, %branch3.i ], [ %res_1_V_write_assign38, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign38, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_0_13_i"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
ReuseLoop_end:15  %p_0_01_i = phi i16 [ %res_0_V_write_assign40, %branch7.i ], [ %res_0_V_write_assign40, %branch6.i ], [ %res_0_V_write_assign40, %branch5.i ], [ %res_0_V_write_assign40, %branch4.i ], [ %res_0_V_write_assign40, %branch3.i ], [ %res_0_V_write_assign40, %branch2.i ], [ %res_0_V_write_assign40, %branch1.i ], [ %acc_0_V, %aesl_mux_load.36i16P.i6.exit ]

]]></Node>
<StgValue><ssdm name="p_0_01_i"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:19  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_154_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:21  %empty_327 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 288, i64 288, i64 288)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:0  %mrv_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %p_0_01_i, 0

]]></Node>
<StgValue><ssdm name="mrv_i"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:1  %mrv_1_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1

]]></Node>
<StgValue><ssdm name="mrv_1_i"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:2  %mrv_2_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2

]]></Node>
<StgValue><ssdm name="mrv_2_i"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:3  %mrv_3_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2_i, i16 %p_0_37_i, 3

]]></Node>
<StgValue><ssdm name="mrv_3_i"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:4  %mrv_4_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3_i, i16 %p_0_49_i, 4

]]></Node>
<StgValue><ssdm name="mrv_4_i"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:5  %mrv_5_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4_i, i16 %p_0_511_i, 5

]]></Node>
<StgValue><ssdm name="mrv_5_i"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:6  %mrv_6_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5_i, i16 %p_0_613_i, 6

]]></Node>
<StgValue><ssdm name="mrv_6_i"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:7  %mrv_7_i = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6_i, i16 %p_0_715_i, 7

]]></Node>
<StgValue><ssdm name="mrv_7_i"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0.exit:8  call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7_i)

]]></Node>
<StgValue><ssdm name="return_ln166"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
