# Copyright (c) 2025 Fiona Behrens
# SPDX-License-Identifier: Apache-2.0

description: WCH CH32V208/F208 PLL

compatible: "wch,ch32fv208-pll-clock"

include: [clock-controller.yaml, base.yaml]

properties:
  "#clock-cells":
    const: 0

  clocks:
    type: phandle-array
    required: true

  mul:
    type: int
    required: true
    description: |
        Main PLL multiplication factor
    enum:
      - 2   # x2
      - 3   # x3
      - 4   # x4
      - 5   # x5
      - 6   # x6
      - 7   # x7
      - 8   # x8
      - 9   # x2
      - 10  # x10
      - 11  # x11
      - 12  # x12
      - 13  # x13
      - 14  # x14
      - 15  # x15
      - 16  # x16
      - 18  # x18

  div:
    type: int
    required: true
    description: |
      PLL divider factor applied before the multiplication
      1 and 2 can only be used for the HSI and 2, 4 and 8 for the HSE.
      HSE 2 sets the USBPRE bit, forcing the USB prescaler to \5
      (only supported if the penultimate digit of the lot number is greated then 0).
    enum:
      - 1 # /1
      - 2 # /2
      - 4 # /4
      - 8 # /8
