# Table of contents

* [Writing a RISC-V Emulator from Scratch in 10 Steps](README.md)
* [Setup and Implement Two Instructions](setup-and-implement-two-instructions.md)
* [RV64I Base Integer Instruction Set](rv64i-base-integer-instruction-set.md)
* [Control and Status Registers](control-and-status-registers.md)
* [Privileged Instruction Set \(+ Atomic instructions\)](privileged-instruction-set.md)
* [Exceptions](exceptions.md)
* [UART \(a universal asynchronous receiver-transmitter\)](uart-a-universal-asynchronous-receiver-transmitter.md)
* [PLIC \(a platform-level interrupt controller\) and CLINT \(a core-local interrupter\)](plic-a-platform-level-interrupt-controller-and-clint-a-core-local-interrupter.md)

