// Seed: 3592732980
module module_0 (
    input supply1 id_0,
    output wor id_1
);
endmodule
module module_1 (
    input  tri1 id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wand id_3,
    input  tri0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    output wire id_3,
    output tri1 id_4,
    input wor id_5,
    output uwire id_6,
    input wand id_7,
    output supply0 id_8
);
  logic id_10;
  module_0 modCall_1 (
      id_1,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
