###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Tue Nov 18 13:51:44 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: clk_hfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.047	          	r    timer1/timer_value_reg[12]/CK
       0.016	     0.031	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.047	          	r    timer1/timer_value_reg[11]/CK
       0.016	     0.031	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.047	          	r    timer1/timer_value_reg[10]/CK
       0.016	     0.031	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.047	          	r    timer1/timer_value_reg[9]/CK
       0.016	     0.031	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.047	          	r    timer1/timer_value_reg[8]/CK
       0.016	     0.031	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.047	          	r    timer1/timer_value_reg[12]/CK
       0.016	     0.032	    -0.000	r    timer1/timer_value_reg[17]/CK
            	     0.047	          	r    timer1/timer_value_reg[11]/CK
       0.016	     0.032	    -0.000	r    timer1/timer_value_reg[17]/CK
            	     0.047	          	r    timer1/timer_value_reg[10]/CK
       0.016	     0.032	    -0.000	r    timer1/timer_value_reg[17]/CK
            	     0.047	          	r    timer1/timer_value_reg[9]/CK
       0.016	     0.032	    -0.000	r    timer1/timer_value_reg[17]/CK
            	     0.047	          	r    timer1/timer_value_reg[8]/CK
       0.016	     0.032	    -0.000	r    timer1/timer_value_reg[17]/CK

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.096	          	ri   spi1/baud_counter_reg[7]/CK
       0.159	    -0.063	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.096	          	ri   spi1/baud_counter_reg[6]/CK
       0.159	    -0.063	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.096	          	ri   spi1/baud_counter_reg[5]/CK
       0.159	    -0.063	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.096	          	ri   spi1/baud_counter_reg[4]/CK
       0.159	    -0.063	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.096	          	ri   spi1/baud_counter_reg[3]/CK
       0.159	    -0.063	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.096	          	ri   spi1/baud_counter_reg[2]/CK
       0.159	    -0.063	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.096	          	ri   spi1/baud_counter_reg[1]/CK
       0.159	    -0.063	    -0.000	ri   spi1/baud_counter_reg[0]/CK
            	     0.104	          	ri   spi0/baud_counter_reg[7]/CK
       0.159	    -0.055	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.104	          	ri   spi0/baud_counter_reg[6]/CK
       0.159	    -0.055	    -0.000	ri   spi0/baud_counter_reg[0]/CK
            	     0.104	          	ri   spi0/baud_counter_reg[5]/CK
       0.159	    -0.055	    -0.000	ri   spi0/baud_counter_reg[0]/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.044	          	r    system0/read_data_reg[4]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    system0/read_data_reg[4]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[1]/CK
            	     0.044	          	r    system0/read_data_reg[4]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[0]/CK
            	     0.043	          	r    system0/read_data_reg[2]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.043	          	r    system0/read_data_reg[2]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[1]/CK
            	     0.043	          	r    system0/read_data_reg[2]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[0]/CK
            	     0.043	          	r    system0/read_data_reg[14]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.043	          	r    system0/read_data_reg[7]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.043	          	r    system0/read_data_reg[6]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.043	          	r    system0/read_data_reg[5]/CK
       0.176	    -0.132	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK

  Clock: clk_lfxt
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.051	          	r    timer1/timer_value_reg[12]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.051	          	r    timer1/timer_value_reg[11]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.051	          	r    timer1/timer_value_reg[10]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.051	          	r    timer1/timer_value_reg[9]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.051	          	r    timer1/timer_value_reg[8]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[18]/CK
            	     0.051	          	r    timer1/timer_value_reg[12]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[17]/CK
            	     0.051	          	r    timer1/timer_value_reg[11]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[17]/CK
            	     0.051	          	r    timer1/timer_value_reg[10]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[17]/CK
            	     0.051	          	r    timer1/timer_value_reg[9]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[17]/CK
            	     0.051	          	r    timer1/timer_value_reg[8]/CK
       0.016	     0.035	    -0.000	r    timer1/timer_value_reg[17]/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.031	          	ri   spi1/s_counter_reg[5]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.031	          	ri   spi1/s_counter_reg[5]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.031	          	ri   spi1/s_counter_reg[4]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.031	          	ri   spi1/s_counter_reg[4]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.031	          	ri   spi1/s_counter_reg[3]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.031	          	ri   spi1/s_counter_reg[3]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.031	          	ri   spi1/s_counter_reg[2]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.031	          	ri   spi1/s_counter_reg[2]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.031	          	ri   spi1/s_counter_reg[1]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[30]/CK
            	     0.031	          	ri   spi1/s_counter_reg[1]/CK
       0.031	    -0.000	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.057	          	r    core/pc_reg[1]/CK
       0.131	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[2]/CK
            	     0.057	          	r    core/pc_reg[1]/CK
       0.131	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.057	          	r    core/pc_reg[1]/CK
       0.131	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[0]/CK
            	     0.047	          	r    core/instr_lower_half_reg[11]/CK
       0.122	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.047	          	r    core/instr_lower_half_reg[10]/CK
       0.122	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.047	          	r    core/instr_lower_half_reg[9]/CK
       0.122	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.047	          	r    core/instr_lower_half_reg[8]/CK
       0.122	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.047	          	r    core/instr_lower_half_reg[7]/CK
       0.122	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.047	          	r    core/instr_lower_half_reg[5]/CK
       0.122	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.047	          	r    core/instr_lower_half_reg[3]/CK
       0.122	    -0.074	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.025	          	ri   spi0/s_counter_reg[5]/CK
       0.018	     0.006	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.025	          	ri   spi0/s_counter_reg[4]/CK
       0.018	     0.006	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.025	          	ri   spi0/s_counter_reg[3]/CK
       0.018	     0.006	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.025	          	ri   spi0/s_counter_reg[2]/CK
       0.018	     0.006	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.025	          	ri   spi0/s_counter_reg[1]/CK
       0.018	     0.006	    -0.000	r    spi0/s_tx_sreg_reg[18]/CK
            	     0.025	          	ri   spi0/s_counter_reg[5]/CK
       0.018	     0.007	    -0.000	r    spi0/s_tx_sreg_reg[17]/CK
            	     0.025	          	ri   spi0/s_counter_reg[4]/CK
       0.018	     0.007	    -0.000	r    spi0/s_tx_sreg_reg[17]/CK
            	     0.025	          	ri   spi0/s_counter_reg[3]/CK
       0.018	     0.007	    -0.000	r    spi0/s_tx_sreg_reg[17]/CK
            	     0.025	          	ri   spi0/s_counter_reg[2]/CK
       0.018	     0.007	    -0.000	r    spi0/s_tx_sreg_reg[17]/CK
            	     0.025	          	ri   spi0/s_counter_reg[1]/CK
       0.018	     0.007	    -0.000	r    spi0/s_tx_sreg_reg[17]/CK

