<stg><name>handle_read_requests</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1">
<![CDATA[
entry:4  %hrr_fsmState_load = load i1* @hrr_fsmState, align 1

]]></Node>
<StgValue><ssdm name="hrr_fsmState_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="48" op_0_bw="48">
<![CDATA[
entry:5  %request_vaddr_V_load = load i48* @request_vaddr_V, align 8

]]></Node>
<StgValue><ssdm name="request_vaddr_V_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:6  %readLength_V = load i32* @request_dma_length_V, align 4

]]></Node>
<StgValue><ssdm name="readLength_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:7  br i1 %hrr_fsmState_load, label %3, label %0

]]></Node>
<StgValue><ssdm name="br_ln1052"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="129" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i129P(i129* @rx_readRequestFifo_V, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge2.i

]]></Node>
<StgValue><ssdm name="br_ln1055"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="129" op_0_bw="129" op_1_bw="129" op_2_bw="1">
<![CDATA[
:0  %tmp80 = call i129 @_ssdm_op_Read.ap_fifo.volatile.i129P(i129* @rx_readRequestFifo_V) nounwind

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="129">
<![CDATA[
:1  %tmp_qpn_V_19 = trunc i129 %tmp80 to i24

]]></Node>
<StgValue><ssdm name="tmp_qpn_V_19"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:2  store i24 %tmp_qpn_V_19, i24* @request_qpn_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="48" op_0_bw="48" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %readAddr_V = call i48 @_ssdm_op_PartSelect.i48.i129.i32.i32(i129 %tmp80, i32 24, i32 71) nounwind

]]></Node>
<StgValue><ssdm name="readAddr_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %readLength_V_2 = call i32 @_ssdm_op_PartSelect.i32.i129.i32.i32(i129 %tmp80, i32 72, i32 103) nounwind

]]></Node>
<StgValue><ssdm name="readLength_V_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="24" op_1_bw="129" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_psn_V_6 = call i24 @_ssdm_op_PartSelect.i24.i129.i32.i32(i129 %tmp80, i32 104, i32 127) nounwind

]]></Node>
<StgValue><ssdm name="tmp_psn_V_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln895_3 = icmp ugt i32 %readLength_V_2, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln895_3, label %2, label %._crit_edge4.i

]]></Node>
<StgValue><ssdm name="br_ln1062"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:0  %add_ln700_11 = add i48 %readAddr_V, 1024

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln701_6 = add i32 %readLength_V_2, -1024

]]></Node>
<StgValue><ssdm name="add_ln701_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  store i1 true, i1* @hrr_fsmState, align 1

]]></Node>
<StgValue><ssdm name="store_ln1068"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge4.i

]]></Node>
<StgValue><ssdm name="br_ln1069"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
._crit_edge4.i:0  %request_vaddr_V_new_s = phi i48 [ %add_ln700_11, %2 ], [ %readAddr_V, %1 ]

]]></Node>
<StgValue><ssdm name="request_vaddr_V_new_s"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge4.i:1  %request_dma_length_V_1 = phi i32 [ %add_ln701_6, %2 ], [ %readLength_V_2, %1 ]

]]></Node>
<StgValue><ssdm name="request_dma_length_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="129">
<![CDATA[
._crit_edge4.i:4  %tmp_qpn_V_18 = trunc i129 %tmp80 to i16

]]></Node>
<StgValue><ssdm name="tmp_qpn_V_18"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4.i:11  br label %._crit_edge2.i

]]></Node>
<StgValue><ssdm name="br_ln1077"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln895 = icmp ugt i32 %readLength_V, 1024

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln895, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln1082"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @hrr_fsmState, align 1

]]></Node>
<StgValue><ssdm name="store_ln1092"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:0  %add_ln700 = add i48 %request_vaddr_V_load, 1024

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln701 = add i32 %readLength_V, -1024

]]></Node>
<StgValue><ssdm name="add_ln701"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln1088"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0  %request_vaddr_V_flag = phi i1 [ true, %4 ], [ false, %5 ]

]]></Node>
<StgValue><ssdm name="request_vaddr_V_flag"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
:1  %request_vaddr_V_new_1 = phi i48 [ %add_ln700, %4 ], [ undef, %5 ]

]]></Node>
<StgValue><ssdm name="request_vaddr_V_new_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %request_dma_length_V_2 = phi i32 [ %add_ln701, %4 ], [ undef, %5 ]

]]></Node>
<StgValue><ssdm name="request_dma_length_V_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge2.i

]]></Node>
<StgValue><ssdm name="br_ln1097"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge2.i:0  %request_vaddr_V_flag_1 = phi i1 [ %request_vaddr_V_flag, %6 ], [ true, %._crit_edge4.i ], [ false, %0 ]

]]></Node>
<StgValue><ssdm name="request_vaddr_V_flag_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0" op_4_bw="48" op_5_bw="0">
<![CDATA[
._crit_edge2.i:1  %request_vaddr_V_new_2 = phi i48 [ %request_vaddr_V_new_1, %6 ], [ %request_vaddr_V_new_s, %._crit_edge4.i ], [ undef, %0 ]

]]></Node>
<StgValue><ssdm name="request_vaddr_V_new_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge2.i:2  %request_dma_length_V_3 = phi i32 [ %request_dma_length_V_2, %6 ], [ %request_dma_length_V_1, %._crit_edge4.i ], [ undef, %0 ]

]]></Node>
<StgValue><ssdm name="request_dma_length_V_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2.i:3  br i1 %request_vaddr_V_flag_1, label %mergeST135.i, label %handle_read_requests.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="request_vaddr_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
mergeST135.i:0  store i32 %request_dma_length_V_3, i32* @request_dma_length_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="request_vaddr_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
mergeST135.i:1  store i48 %request_vaddr_V_new_2, i48* @request_vaddr_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="135" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i135* @rx_readEvenFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="129" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i129* @rx_readRequestFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i113* @rx_remoteMemCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln1041"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:6  store i24 %tmp_psn_V_6, i24* @request_psn_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge4.i:2  %tmp_length_V_5 = phi i32 [ 1024, %2 ], [ %readLength_V_2, %1 ]

]]></Node>
<StgValue><ssdm name="tmp_length_V_5"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
._crit_edge4.i:3  %tmp_op_code_4 = phi i5 [ 13, %2 ], [ -16, %1 ]

]]></Node>
<StgValue><ssdm name="tmp_op_code_4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="48">
<![CDATA[
._crit_edge4.i:5  %tmp_addr_V = zext i48 %readAddr_V to i64

]]></Node>
<StgValue><ssdm name="tmp_addr_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="112" op_0_bw="112" op_1_bw="32" op_2_bw="64" op_3_bw="16">
<![CDATA[
._crit_edge4.i:6  %tmp_62_i = call i112 @_ssdm_op_BitConcatenate.i112.i32.i64.i16(i32 %readLength_V_2, i64 %tmp_addr_V, i16 %tmp_qpn_V_18) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="113" op_0_bw="113" op_1_bw="113" op_2_bw="112" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge4.i:7  %tmp_1 = call i113 @_ssdm_op_PartSet.i113.i113.i112.i32.i32(i113 undef, i112 %tmp_62_i, i32 0, i32 111) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="113">
<![CDATA[
._crit_edge4.i:8  call void @_ssdm_op_Write.ap_fifo.volatile.i113P(i113* @rx_remoteMemCmd_V, i113 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="write_ln1071"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="135" op_0_bw="135" op_1_bw="2" op_2_bw="24" op_3_bw="32" op_4_bw="48" op_5_bw="24" op_6_bw="5">
<![CDATA[
._crit_edge4.i:9  %tmp_2 = call i135 @_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5(i2 1, i24 %tmp_psn_V_6, i32 %tmp_length_V_5, i48 0, i24 %tmp_qpn_V_19, i5 %tmp_op_code_4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="135" op_2_bw="135">
<![CDATA[
._crit_edge4.i:10  call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @rx_readEvenFifo_V, i135 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="write_ln1076"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %tmp_length_V = phi i32 [ 1024, %4 ], [ %readLength_V, %5 ]

]]></Node>
<StgValue><ssdm name="tmp_length_V"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4  %tmp_op_code = phi i2 [ -2, %4 ], [ -1, %5 ]

]]></Node>
<StgValue><ssdm name="tmp_op_code"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="2">
<![CDATA[
:5  %sext_ln738 = sext i2 %tmp_op_code to i4

]]></Node>
<StgValue><ssdm name="sext_ln738"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="4">
<![CDATA[
:6  %zext_ln738 = zext i4 %sext_ln738 to i5

]]></Node>
<StgValue><ssdm name="zext_ln738"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24">
<![CDATA[
:7  %t_V = load i24* @request_psn_V, align 4

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:8  %tmp_psn_V = add i24 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_psn_V"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="24">
<![CDATA[
:9  store i24 %tmp_psn_V, i24* @request_psn_V, align 4

]]></Node>
<StgValue><ssdm name="store_ln1095"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24">
<![CDATA[
:10  %tmp_qpn_V = load i24* @request_qpn_V, align 8

]]></Node>
<StgValue><ssdm name="tmp_qpn_V"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="135" op_0_bw="135" op_1_bw="2" op_2_bw="24" op_3_bw="32" op_4_bw="48" op_5_bw="24" op_6_bw="5">
<![CDATA[
:11  %tmp_3 = call i135 @_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5(i2 1, i24 %tmp_psn_V, i32 %tmp_length_V, i48 0, i24 %tmp_qpn_V, i5 %zext_ln738) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="135" op_2_bw="135">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i135P(i135* @rx_readEvenFifo_V, i135 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="write_ln1096"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="request_vaddr_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
mergeST135.i:2  br label %handle_read_requests.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
handle_read_requests.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="79" name="hrr_fsmState" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="hrr_fsmState"/></StgValue>
</port>
<port id="80" name="request_vaddr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="request_vaddr_V"/></StgValue>
</port>
<port id="81" name="request_dma_length_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="request_dma_length_V"/></StgValue>
</port>
<port id="82" name="rx_readRequestFifo_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="rx_readRequestFifo_V"/></StgValue>
</port>
<port id="83" name="request_qpn_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="request_qpn_V"/></StgValue>
</port>
<port id="84" name="request_psn_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="request_psn_V"/></StgValue>
</port>
<port id="85" name="rx_remoteMemCmd_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="rx_remoteMemCmd_V"/></StgValue>
</port>
<port id="86" name="rx_readEvenFifo_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="rx_readEvenFifo_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="hrr_fsmState" to="hrr_fsmState_load" fromId="79" toId="3">
</dataflow>
<dataflow id="88" from="request_vaddr_V" to="request_vaddr_V_load" fromId="80" toId="4">
</dataflow>
<dataflow id="89" from="request_dma_length_V" to="readLength_V" fromId="81" toId="5">
</dataflow>
<dataflow id="90" from="hrr_fsmState_load" to="br_ln1052" fromId="3" toId="6">
</dataflow>
<dataflow id="92" from="_ssdm_op_NbReadReq.ap_fifo.i129P" to="tmp" fromId="91" toId="7">
</dataflow>
<dataflow id="93" from="rx_readRequestFifo_V" to="tmp" fromId="82" toId="7">
</dataflow>
<dataflow id="95" from="StgValue_94" to="tmp" fromId="94" toId="7">
</dataflow>
<dataflow id="96" from="tmp" to="br_ln1055" fromId="7" toId="8">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_fifo.volatile.i129P" to="tmp80" fromId="97" toId="9">
</dataflow>
<dataflow id="99" from="rx_readRequestFifo_V" to="tmp80" fromId="82" toId="9">
</dataflow>
<dataflow id="100" from="tmp80" to="tmp_qpn_V_19" fromId="9" toId="10">
</dataflow>
<dataflow id="101" from="tmp_qpn_V_19" to="store_ln127" fromId="10" toId="11">
</dataflow>
<dataflow id="102" from="request_qpn_V" to="store_ln127" fromId="83" toId="11">
</dataflow>
<dataflow id="104" from="_ssdm_op_PartSelect.i48.i129.i32.i32" to="readAddr_V" fromId="103" toId="12">
</dataflow>
<dataflow id="105" from="tmp80" to="readAddr_V" fromId="9" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_106" to="readAddr_V" fromId="106" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_108" to="readAddr_V" fromId="108" toId="12">
</dataflow>
<dataflow id="111" from="_ssdm_op_PartSelect.i32.i129.i32.i32" to="readLength_V_2" fromId="110" toId="13">
</dataflow>
<dataflow id="112" from="tmp80" to="readLength_V_2" fromId="9" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="readLength_V_2" fromId="113" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_115" to="readLength_V_2" fromId="115" toId="13">
</dataflow>
<dataflow id="118" from="_ssdm_op_PartSelect.i24.i129.i32.i32" to="tmp_psn_V_6" fromId="117" toId="14">
</dataflow>
<dataflow id="119" from="tmp80" to="tmp_psn_V_6" fromId="9" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_120" to="tmp_psn_V_6" fromId="120" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_122" to="tmp_psn_V_6" fromId="122" toId="14">
</dataflow>
<dataflow id="124" from="readLength_V_2" to="icmp_ln895_3" fromId="13" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln895_3" fromId="125" toId="15">
</dataflow>
<dataflow id="127" from="icmp_ln895_3" to="br_ln1062" fromId="15" toId="16">
</dataflow>
<dataflow id="128" from="readAddr_V" to="add_ln700_11" fromId="12" toId="17">
</dataflow>
<dataflow id="130" from="StgValue_129" to="add_ln700_11" fromId="129" toId="17">
</dataflow>
<dataflow id="131" from="readLength_V_2" to="add_ln701_6" fromId="13" toId="18">
</dataflow>
<dataflow id="133" from="StgValue_132" to="add_ln701_6" fromId="132" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_134" to="store_ln1068" fromId="134" toId="19">
</dataflow>
<dataflow id="136" from="hrr_fsmState" to="store_ln1068" fromId="79" toId="19">
</dataflow>
<dataflow id="137" from="add_ln700_11" to="request_vaddr_V_new_s" fromId="17" toId="21">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="138" from="br_ln1069" to="request_vaddr_V_new_s" fromId="20" toId="21">
</dataflow>
<dataflow id="139" from="readAddr_V" to="request_vaddr_V_new_s" fromId="12" toId="21">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="140" from="br_ln1062" to="request_vaddr_V_new_s" fromId="16" toId="21">
</dataflow>
<dataflow id="141" from="add_ln701_6" to="request_dma_length_V_1" fromId="18" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="br_ln1069" to="request_dma_length_V_1" fromId="20" toId="22">
</dataflow>
<dataflow id="143" from="readLength_V_2" to="request_dma_length_V_1" fromId="13" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="br_ln1062" to="request_dma_length_V_1" fromId="16" toId="22">
</dataflow>
<dataflow id="145" from="tmp80" to="tmp_qpn_V_18" fromId="9" toId="23">
</dataflow>
<dataflow id="146" from="readLength_V" to="icmp_ln895" fromId="5" toId="25">
</dataflow>
<dataflow id="147" from="StgValue_125" to="icmp_ln895" fromId="125" toId="25">
</dataflow>
<dataflow id="148" from="icmp_ln895" to="br_ln1082" fromId="25" toId="26">
</dataflow>
<dataflow id="150" from="StgValue_149" to="store_ln1092" fromId="149" toId="27">
</dataflow>
<dataflow id="151" from="hrr_fsmState" to="store_ln1092" fromId="79" toId="27">
</dataflow>
<dataflow id="152" from="request_vaddr_V_load" to="add_ln700" fromId="4" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_129" to="add_ln700" fromId="129" toId="29">
</dataflow>
<dataflow id="154" from="readLength_V" to="add_ln701" fromId="5" toId="30">
</dataflow>
<dataflow id="155" from="StgValue_132" to="add_ln701" fromId="132" toId="30">
</dataflow>
<dataflow id="156" from="StgValue_134" to="request_vaddr_V_flag" fromId="134" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="br_ln1088" to="request_vaddr_V_flag" fromId="31" toId="32">
</dataflow>
<dataflow id="158" from="StgValue_149" to="request_vaddr_V_flag" fromId="149" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="br_ln0" to="request_vaddr_V_flag" fromId="28" toId="32">
</dataflow>
<dataflow id="160" from="add_ln700" to="request_vaddr_V_new_1" fromId="29" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="161" from="br_ln1088" to="request_vaddr_V_new_1" fromId="31" toId="33">
</dataflow>
<dataflow id="163" from="StgValue_162" to="request_vaddr_V_new_1" fromId="162" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="164" from="br_ln0" to="request_vaddr_V_new_1" fromId="28" toId="33">
</dataflow>
<dataflow id="165" from="add_ln701" to="request_dma_length_V_2" fromId="30" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="166" from="br_ln1088" to="request_dma_length_V_2" fromId="31" toId="34">
</dataflow>
<dataflow id="168" from="StgValue_167" to="request_dma_length_V_2" fromId="167" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="br_ln0" to="request_dma_length_V_2" fromId="28" toId="34">
</dataflow>
<dataflow id="170" from="request_vaddr_V_flag" to="request_vaddr_V_flag_1" fromId="32" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="171" from="br_ln1097" to="request_vaddr_V_flag_1" fromId="35" toId="36">
</dataflow>
<dataflow id="172" from="StgValue_134" to="request_vaddr_V_flag_1" fromId="134" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="br_ln1077" to="request_vaddr_V_flag_1" fromId="24" toId="36">
</dataflow>
<dataflow id="174" from="StgValue_149" to="request_vaddr_V_flag_1" fromId="149" toId="36">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="br_ln1055" to="request_vaddr_V_flag_1" fromId="8" toId="36">
</dataflow>
<dataflow id="176" from="request_vaddr_V_new_1" to="request_vaddr_V_new_2" fromId="33" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="177" from="br_ln1097" to="request_vaddr_V_new_2" fromId="35" toId="37">
</dataflow>
<dataflow id="178" from="request_vaddr_V_new_s" to="request_vaddr_V_new_2" fromId="21" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="179" from="br_ln1077" to="request_vaddr_V_new_2" fromId="24" toId="37">
</dataflow>
<dataflow id="180" from="StgValue_162" to="request_vaddr_V_new_2" fromId="162" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="br_ln1055" to="request_vaddr_V_new_2" fromId="8" toId="37">
</dataflow>
<dataflow id="182" from="request_dma_length_V_2" to="request_dma_length_V_3" fromId="34" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="183" from="br_ln1097" to="request_dma_length_V_3" fromId="35" toId="38">
</dataflow>
<dataflow id="184" from="request_dma_length_V_1" to="request_dma_length_V_3" fromId="22" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="185" from="br_ln1077" to="request_dma_length_V_3" fromId="24" toId="38">
</dataflow>
<dataflow id="186" from="StgValue_167" to="request_dma_length_V_3" fromId="167" toId="38">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="187" from="br_ln1055" to="request_dma_length_V_3" fromId="8" toId="38">
</dataflow>
<dataflow id="188" from="request_vaddr_V_flag_1" to="br_ln0" fromId="36" toId="39">
</dataflow>
<dataflow id="189" from="request_dma_length_V_3" to="store_ln127" fromId="38" toId="40">
</dataflow>
<dataflow id="190" from="request_dma_length_V" to="store_ln127" fromId="81" toId="40">
</dataflow>
<dataflow id="191" from="request_vaddr_V_new_2" to="store_ln127" fromId="37" toId="41">
</dataflow>
<dataflow id="192" from="request_vaddr_V" to="store_ln127" fromId="80" toId="41">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="193" toId="42">
</dataflow>
<dataflow id="195" from="rx_readEvenFifo_V" to="specinterface_ln0" fromId="86" toId="42">
</dataflow>
<dataflow id="197" from="ap_fifo_str" to="specinterface_ln0" fromId="196" toId="42">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="42">
</dataflow>
<dataflow id="200" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="42">
</dataflow>
<dataflow id="202" from="p_str" to="specinterface_ln0" fromId="201" toId="42">
</dataflow>
<dataflow id="203" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="42">
</dataflow>
<dataflow id="204" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="42">
</dataflow>
<dataflow id="205" from="p_str" to="specinterface_ln0" fromId="201" toId="42">
</dataflow>
<dataflow id="206" from="p_str" to="specinterface_ln0" fromId="201" toId="42">
</dataflow>
<dataflow id="207" from="p_str" to="specinterface_ln0" fromId="201" toId="42">
</dataflow>
<dataflow id="209" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="42">
</dataflow>
<dataflow id="210" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="42">
</dataflow>
<dataflow id="212" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="42">
</dataflow>
<dataflow id="213" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="42">
</dataflow>
<dataflow id="214" from="p_str" to="specinterface_ln0" fromId="201" toId="42">
</dataflow>
<dataflow id="215" from="p_str" to="specinterface_ln0" fromId="201" toId="42">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="193" toId="43">
</dataflow>
<dataflow id="217" from="rx_readRequestFifo_V" to="specinterface_ln0" fromId="82" toId="43">
</dataflow>
<dataflow id="218" from="ap_fifo_str" to="specinterface_ln0" fromId="196" toId="43">
</dataflow>
<dataflow id="219" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="43">
</dataflow>
<dataflow id="220" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="43">
</dataflow>
<dataflow id="221" from="p_str" to="specinterface_ln0" fromId="201" toId="43">
</dataflow>
<dataflow id="222" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="43">
</dataflow>
<dataflow id="223" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="43">
</dataflow>
<dataflow id="224" from="p_str" to="specinterface_ln0" fromId="201" toId="43">
</dataflow>
<dataflow id="225" from="p_str" to="specinterface_ln0" fromId="201" toId="43">
</dataflow>
<dataflow id="226" from="p_str" to="specinterface_ln0" fromId="201" toId="43">
</dataflow>
<dataflow id="227" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="43">
</dataflow>
<dataflow id="228" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="43">
</dataflow>
<dataflow id="229" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="43">
</dataflow>
<dataflow id="230" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="43">
</dataflow>
<dataflow id="231" from="p_str" to="specinterface_ln0" fromId="201" toId="43">
</dataflow>
<dataflow id="232" from="p_str" to="specinterface_ln0" fromId="201" toId="43">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="193" toId="44">
</dataflow>
<dataflow id="234" from="rx_remoteMemCmd_V" to="specinterface_ln0" fromId="85" toId="44">
</dataflow>
<dataflow id="235" from="ap_fifo_str" to="specinterface_ln0" fromId="196" toId="44">
</dataflow>
<dataflow id="236" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="44">
</dataflow>
<dataflow id="237" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="44">
</dataflow>
<dataflow id="238" from="p_str" to="specinterface_ln0" fromId="201" toId="44">
</dataflow>
<dataflow id="239" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="44">
</dataflow>
<dataflow id="240" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="44">
</dataflow>
<dataflow id="241" from="p_str" to="specinterface_ln0" fromId="201" toId="44">
</dataflow>
<dataflow id="242" from="p_str" to="specinterface_ln0" fromId="201" toId="44">
</dataflow>
<dataflow id="243" from="p_str" to="specinterface_ln0" fromId="201" toId="44">
</dataflow>
<dataflow id="244" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="44">
</dataflow>
<dataflow id="245" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="44">
</dataflow>
<dataflow id="246" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="44">
</dataflow>
<dataflow id="247" from="StgValue_211" to="specinterface_ln0" fromId="211" toId="44">
</dataflow>
<dataflow id="248" from="p_str" to="specinterface_ln0" fromId="201" toId="44">
</dataflow>
<dataflow id="249" from="p_str" to="specinterface_ln0" fromId="201" toId="44">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecPipeline" to="specpipeline_ln1041" fromId="250" toId="45">
</dataflow>
<dataflow id="252" from="StgValue_94" to="specpipeline_ln1041" fromId="94" toId="45">
</dataflow>
<dataflow id="253" from="StgValue_94" to="specpipeline_ln1041" fromId="94" toId="45">
</dataflow>
<dataflow id="254" from="StgValue_94" to="specpipeline_ln1041" fromId="94" toId="45">
</dataflow>
<dataflow id="255" from="StgValue_198" to="specpipeline_ln1041" fromId="198" toId="45">
</dataflow>
<dataflow id="257" from="p_str112" to="specpipeline_ln1041" fromId="256" toId="45">
</dataflow>
<dataflow id="258" from="tmp_psn_V_6" to="store_ln127" fromId="14" toId="46">
</dataflow>
<dataflow id="259" from="request_psn_V" to="store_ln127" fromId="84" toId="46">
</dataflow>
<dataflow id="260" from="StgValue_125" to="tmp_length_V_5" fromId="125" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="br_ln1069" to="tmp_length_V_5" fromId="20" toId="47">
</dataflow>
<dataflow id="262" from="readLength_V_2" to="tmp_length_V_5" fromId="13" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="263" from="br_ln1062" to="tmp_length_V_5" fromId="16" toId="47">
</dataflow>
<dataflow id="265" from="StgValue_264" to="tmp_op_code_4" fromId="264" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="br_ln1069" to="tmp_op_code_4" fromId="20" toId="48">
</dataflow>
<dataflow id="268" from="StgValue_267" to="tmp_op_code_4" fromId="267" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln895_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="br_ln1062" to="tmp_op_code_4" fromId="16" toId="48">
</dataflow>
<dataflow id="270" from="readAddr_V" to="tmp_addr_V" fromId="12" toId="49">
</dataflow>
<dataflow id="272" from="_ssdm_op_BitConcatenate.i112.i32.i64.i16" to="tmp_62_i" fromId="271" toId="50">
</dataflow>
<dataflow id="273" from="readLength_V_2" to="tmp_62_i" fromId="13" toId="50">
</dataflow>
<dataflow id="274" from="tmp_addr_V" to="tmp_62_i" fromId="49" toId="50">
</dataflow>
<dataflow id="275" from="tmp_qpn_V_18" to="tmp_62_i" fromId="23" toId="50">
</dataflow>
<dataflow id="277" from="_ssdm_op_PartSet.i113.i113.i112.i32.i32" to="tmp_1" fromId="276" toId="51">
</dataflow>
<dataflow id="279" from="StgValue_278" to="tmp_1" fromId="278" toId="51">
</dataflow>
<dataflow id="280" from="tmp_62_i" to="tmp_1" fromId="50" toId="51">
</dataflow>
<dataflow id="281" from="StgValue_198" to="tmp_1" fromId="198" toId="51">
</dataflow>
<dataflow id="283" from="StgValue_282" to="tmp_1" fromId="282" toId="51">
</dataflow>
<dataflow id="285" from="_ssdm_op_Write.ap_fifo.volatile.i113P" to="write_ln1071" fromId="284" toId="52">
</dataflow>
<dataflow id="286" from="rx_remoteMemCmd_V" to="write_ln1071" fromId="85" toId="52">
</dataflow>
<dataflow id="287" from="tmp_1" to="write_ln1071" fromId="51" toId="52">
</dataflow>
<dataflow id="289" from="_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5" to="tmp_2" fromId="288" toId="53">
</dataflow>
<dataflow id="291" from="StgValue_290" to="tmp_2" fromId="290" toId="53">
</dataflow>
<dataflow id="292" from="tmp_psn_V_6" to="tmp_2" fromId="14" toId="53">
</dataflow>
<dataflow id="293" from="tmp_length_V_5" to="tmp_2" fromId="47" toId="53">
</dataflow>
<dataflow id="295" from="StgValue_294" to="tmp_2" fromId="294" toId="53">
</dataflow>
<dataflow id="296" from="tmp_qpn_V_19" to="tmp_2" fromId="10" toId="53">
</dataflow>
<dataflow id="297" from="tmp_op_code_4" to="tmp_2" fromId="48" toId="53">
</dataflow>
<dataflow id="299" from="_ssdm_op_Write.ap_fifo.volatile.i135P" to="write_ln1076" fromId="298" toId="54">
</dataflow>
<dataflow id="300" from="rx_readEvenFifo_V" to="write_ln1076" fromId="86" toId="54">
</dataflow>
<dataflow id="301" from="tmp_2" to="write_ln1076" fromId="53" toId="54">
</dataflow>
<dataflow id="302" from="StgValue_125" to="tmp_length_V" fromId="125" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="303" from="br_ln1088" to="tmp_length_V" fromId="31" toId="55">
</dataflow>
<dataflow id="304" from="readLength_V" to="tmp_length_V" fromId="5" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="305" from="br_ln0" to="tmp_length_V" fromId="28" toId="55">
</dataflow>
<dataflow id="307" from="StgValue_306" to="tmp_op_code" fromId="306" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="308" from="br_ln1088" to="tmp_op_code" fromId="31" toId="56">
</dataflow>
<dataflow id="310" from="StgValue_309" to="tmp_op_code" fromId="309" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="hrr_fsmState_load" val="1"/>
<literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="311" from="br_ln0" to="tmp_op_code" fromId="28" toId="56">
</dataflow>
<dataflow id="312" from="tmp_op_code" to="sext_ln738" fromId="56" toId="57">
</dataflow>
<dataflow id="313" from="sext_ln738" to="zext_ln738" fromId="57" toId="58">
</dataflow>
<dataflow id="314" from="request_psn_V" to="t_V" fromId="84" toId="59">
</dataflow>
<dataflow id="315" from="t_V" to="tmp_psn_V" fromId="59" toId="60">
</dataflow>
<dataflow id="317" from="StgValue_316" to="tmp_psn_V" fromId="316" toId="60">
</dataflow>
<dataflow id="318" from="tmp_psn_V" to="store_ln1095" fromId="60" toId="61">
</dataflow>
<dataflow id="319" from="request_psn_V" to="store_ln1095" fromId="84" toId="61">
</dataflow>
<dataflow id="320" from="request_qpn_V" to="tmp_qpn_V" fromId="83" toId="62">
</dataflow>
<dataflow id="321" from="_ssdm_op_BitConcatenate.i135.i2.i24.i32.i48.i24.i5" to="tmp_3" fromId="288" toId="63">
</dataflow>
<dataflow id="322" from="StgValue_290" to="tmp_3" fromId="290" toId="63">
</dataflow>
<dataflow id="323" from="tmp_psn_V" to="tmp_3" fromId="60" toId="63">
</dataflow>
<dataflow id="324" from="tmp_length_V" to="tmp_3" fromId="55" toId="63">
</dataflow>
<dataflow id="325" from="StgValue_294" to="tmp_3" fromId="294" toId="63">
</dataflow>
<dataflow id="326" from="tmp_qpn_V" to="tmp_3" fromId="62" toId="63">
</dataflow>
<dataflow id="327" from="zext_ln738" to="tmp_3" fromId="58" toId="63">
</dataflow>
<dataflow id="328" from="_ssdm_op_Write.ap_fifo.volatile.i135P" to="write_ln1096" fromId="298" toId="64">
</dataflow>
<dataflow id="329" from="rx_readEvenFifo_V" to="write_ln1096" fromId="86" toId="64">
</dataflow>
<dataflow id="330" from="tmp_3" to="write_ln1096" fromId="63" toId="64">
</dataflow>
<dataflow id="331" from="hrr_fsmState_load" to="StgValue_1" fromId="3" toId="1">
</dataflow>
<dataflow id="332" from="tmp" to="StgValue_1" fromId="7" toId="1">
</dataflow>
<dataflow id="333" from="icmp_ln895_3" to="StgValue_1" fromId="15" toId="1">
</dataflow>
<dataflow id="334" from="icmp_ln895" to="StgValue_1" fromId="25" toId="1">
</dataflow>
<dataflow id="335" from="request_vaddr_V_flag_1" to="StgValue_1" fromId="36" toId="1">
</dataflow>
<dataflow id="336" from="hrr_fsmState_load" to="StgValue_2" fromId="3" toId="2">
</dataflow>
<dataflow id="337" from="tmp" to="StgValue_2" fromId="7" toId="2">
</dataflow>
<dataflow id="338" from="request_vaddr_V_flag_1" to="StgValue_2" fromId="36" toId="2">
</dataflow>
</dataflows>


</stg>
