dict set slaves control {ports {raw_data_im_o_mem {type i_ap_none width 64} raw_data_real_o_mem {type i_ap_none width 64} mad_R_o_mem {type i_ap_none width 64} raw_data_real_1_o_mem {type i_ap_none width 64} std_R_o_mem {type i_ap_none width 64} raw_data_im_1_o_mem {type i_ap_none width 64} mad_I_o_mem {type i_ap_none width 64} std_I_o_mem {type i_ap_none width 64} filtered_im_0_o_mem {type i_ap_none width 64} filtered_real_0_o_mem {type i_ap_none width 64} filtered_im_1_o_mem {type i_ap_none width 64} filtered_real_1_o_mem {type i_ap_none width 64} ap_start {type ap_ctrl width 1} ap_done {type ap_ctrl width 1} ap_ready {type ap_ctrl width 1} ap_idle {type ap_ctrl width 1}} mems {} has_ctrl 1}
set datawidth 32
