Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/software/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 914ec505e53049c59dab08d1313e6012 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'cp0_reg_data_i' [E:/competition/Loongson/OpenMIPS/openmips.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'cp0_reg_read_addr_o' [E:/competition/Loongson/OpenMIPS/openmips.v:316]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'whilo_i' [E:/competition/Loongson/OpenMIPS/openmips.v:404]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'whilo_o' [E:/competition/Loongson/OpenMIPS/openmips.v:433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_i' [E:/competition/Loongson/OpenMIPS/openmips.v:536]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_o' [E:/competition/Loongson/OpenMIPS/openmips.v:540]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/openmips_min_sopc.v" Line 3. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/openmips.v" Line 3. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/pc_reg.v" Line 3. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/if_id.v" Line 3. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/id.v" Line 3. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/regfile.v" Line 3. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/id_ex.v" Line 3. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/ex.v" Line 3. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/ex_mem.v" Line 3. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/mem.v" Line 3. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/mem_wb.v" Line 35. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/hilo_reg.v" Line 3. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/ctrl.v" Line 3. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/div.v" Line 5. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/LLbit_reg.v" Line 3. Module LLbit_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/cp0_reg.v" Line 3. Module cp0_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/inst_rom.v" Line 3. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/competition/Loongson/OpenMIPS/data_ram.v" Line 3. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
