--------------------------------------------------------------------------------
Release 8.1.03i Trace I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:\Xilinx81\bin\nt\trce.exe -ise system.ise -intstyle ise -e 3 -l 3 -s 6 -xml
system system.ncd -o system.twr system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.92 2005-11-04)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_sys_clk_pin_p = PERIOD TIMEGRP "sys_clk_pin_p" 6.734 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin_n = PERIOD TIMEGRP "sys_clk_pin_n" 6.734 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLK0_BUF"
        TS_sys_clk_pin_n HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLKDV_BUF = PERIOD TIMEGRP "dcm_0_dcm_0_CLKDV_BUF"
        TS_sys_clk_pin_n * 2 HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLK0_BUF_0 = PERIOD TIMEGRP "dcm_0_dcm_0_CLK0_BUF_0"
        TS_sys_clk_pin_p HIGH 50%;

 3 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.538ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_0_dcm_0_CLKDV_BUF_0 = PERIOD TIMEGRP "dcm_0_dcm_0_CLKDV_BUF_0"
        TS_sys_clk_pin_p * 2 HIGH 50%;

 79553 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.394ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin_n  |   12.394|    1.947|    1.536|         |
sys_clk_pin_p  |   12.394|    1.947|    1.536|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_pin_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin_n  |   12.394|    1.947|    1.536|         |
sys_clk_pin_p  |   12.394|    1.947|    1.536|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 79556 paths, 0 nets, and 11900 connections

Design statistics:
   Minimum period:  12.394ns (Maximum frequency:  80.684MHz)


Analysis completed Fri Jun 01 15:12:07 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 191 MB
