m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/vlsi_xilinx_projects/system_verilog/chapter_04/modelsim
T_opt
!s110 1711286047
Vec^;l_[Q4R?a:PdV55;DN0
04 14 4 work logic_gates_tb fast 0
=1-bc5ff4463050-6600271e-1a9-d40
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7;67
vlogic_gates
Z1 !s110 1711285922
!i10b 1
!s100 9<3Njz:m:><56Oo@i3Gda2
IGh_Wme1Y=PJD];4EG:kn81
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dF:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/modelsim
w1711285788
8F:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/rtl/logic_gates.v
FF:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/rtl/logic_gates.v
L0 4
Z4 OL;L;10.7;67
r1
!s85 0
31
!s108 1711285921.000000
!s107 F:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/rtl/logic_gates.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/rtl/logic_gates.v|
!i113 0
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vlogic_gates_tb
R1
!i10b 1
!s100 cXT<OIZGWNibW5Y7FL`kg1
IYUdRl;mSj`IbR?^A[G@?83
R2
R3
w1711285822
8F:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/tb/logic_gates_tb.v
FF:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/tb/logic_gates_tb.v
L0 6
R4
r1
!s85 0
31
!s108 1711285922.000000
!s107 F:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/tb/logic_gates_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/youtube_content/vlsi/EC605PC_CMOS_VLSI_DESIGN_LABORATORY/lab_01/tb/logic_gates_tb.v|
!i113 0
R5
R0
