`timescale 1 ns/1 ps
module clkdiv_vlg_tst();

reg clk;
reg rst_n;
wire fm;

clkdiv i1(
	.clk(clk),
	.fm(fm),
	.rst_n(rst_n)
);

initial begin
		rst_n = 0;
		clk = 0;
		#1000;
		@(posedge clk);
		rst_n = 1;
		#100_000_000;
		$stop;
end

always #10 clk = ~clk;

always@(posedge fm)
	if(fm) $display("fm posedge time is: %t\n",$time);

endmodule