# do project6.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module project6
# 
# Top level modules:
# 	project6
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module project6_vlg_sample_tst
# -- Compiling module project6_vlg_check_tst
# -- Compiling module project6_vlg_vec_tst
# 
# Top level modules:
# 	project6_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.project6_vlg_vec_tst 
# Loading work.project6_vlg_vec_tst
# Loading work.project6
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading work.project6_vlg_sample_tst
# Loading work.project6_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port a :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port c :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port d :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port ds2 :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port e :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port f :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port g :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port b :: @time = 2020000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port ds1 :: @time = 2020000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port RCO :: @time = 11680000.000 ps
#      Expected value = 0
#      Real value = 1
#          10 mismatched vectors : Simulation failed !
# ** Note: $finish    : project6.vt(403)
#    Time: 13 us  Iteration: 0  Instance: /project6_vlg_vec_tst/tb_out
