
*** Running vivado
    with args -log design_1_axis_subset_converter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_subset_converter_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axis_subset_converter_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 341.730 ; gain = 78.926
INFO: [Synth 8-638] synthesizing module 'design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/synth/design_1_axis_subset_converter_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'top_design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_13_core' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ipshared/bd78/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_13_core' (1#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ipshared/bd78/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'tdata_design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tdata_design_1_axis_subset_converter_0_0' (2#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdata_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tuser_design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tuser_design_1_axis_subset_converter_0_0' (3#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tuser_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tid_design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tid_design_1_axis_subset_converter_0_0' (4#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tid_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tdest_design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tdest_design_1_axis_subset_converter_0_0' (5#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tdest_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tstrb_design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tstrb_design_1_axis_subset_converter_0_0' (6#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tstrb_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tkeep_design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tkeep_design_1_axis_subset_converter_0_0' (7#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tkeep_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'tlast_design_1_axis_subset_converter_0_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'tlast_design_1_axis_subset_converter_0_0' (8#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/tlast_design_1_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'top_design_1_axis_subset_converter_0_0' (9#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/hdl/top_design_1_axis_subset_converter_0_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_subset_converter_0_0' (10#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/synth/design_1_axis_subset_converter_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 382.809 ; gain = 120.004
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 382.809 ; gain = 120.004
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 601.703 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:01:30 . Memory (MB): peak = 601.703 ; gain = 338.898
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:01:30 . Memory (MB): peak = 601.703 ; gain = 338.898
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:30 . Memory (MB): peak = 601.703 ; gain = 338.898
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:01:30 . Memory (MB): peak = 601.703 ; gain = 338.898
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:01:31 . Memory (MB): peak = 601.703 ; gain = 338.898
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 644.426 ; gain = 381.621
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 644.426 ; gain = 381.621
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 654.570 ; gain = 391.766
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:58 . Memory (MB): peak = 654.570 ; gain = 391.766
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:58 . Memory (MB): peak = 654.570 ; gain = 391.766
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:58 . Memory (MB): peak = 654.570 ; gain = 391.766
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:58 . Memory (MB): peak = 654.570 ; gain = 391.766
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:58 . Memory (MB): peak = 654.570 ; gain = 391.766
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:58 . Memory (MB): peak = 654.570 ; gain = 391.766

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:58 . Memory (MB): peak = 654.570 ; gain = 391.766
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:02:02 . Memory (MB): peak = 672.160 ; gain = 411.980
