#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Oct 31 16:47:02 2018
# Process ID: 9640
# Current directory: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1
# Command line: vivado.exe -log MasterComponent.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MasterComponent.tcl
# Log file: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1/MasterComponent.vds
# Journal file: D:/University/ENG631 - VHDL and FPGA/VHDL Source/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MasterComponent.tcl -notrace
