#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs "-full64" "-notice" "-PP" "-line" "+lint=all,noVCDE,noTFIPC,noIWU,noOUDPE" "+v2k" "-timescale=1ns/1ps" "-P" "../icc-par/current-icc/access.tab" "-debug" "+neg_tchk" "+sdfverbose" "-sdf" "typ:GCD:../icc-par/current-icc/results/GCD.output.corrected.sdf" "+incdir+../../generated-src" "-o" "simv" "+define+CLOCK_PERIOD=0.5" "+incdir+/home/ff/cs250/install/vclib" "-v" "/home/ff/cs250/install/vclib/vcQueues.v" "-v" "/home/ff/cs250/install/vclib/vcStateElements.v" "-v" "/home/ff/cs250/install/vclib/vcTest.v" "-v" "/home/ff/cs250/install/vclib/vcTestSource.v" "-v" "/home/ff/cs250/install/vclib/vcTestSink.v" "/home/ff/cs250/stdcells/synopsys-90nm/default/verilog/cells.v" "../icc-par/current-icc/results/GCD.output.v" "../../generated-src/../testbench/gcdTestHarness_rtl.v" 2>&1
