\hypertarget{struct_c_r_c___type_def}{}\section{C\+R\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_c___type_def}\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}


C\+RC calculation unit.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{DR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_c_r_c___type_def_ad84e8694cd4b5375ee533c2d875c3b5a}{I\+DR}
\item 
uint8\+\_\+t \hyperlink{struct_c_r_c___type_def_a70dfd1730dba65041550ef55a44db87c}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
uint16\+\_\+t \hyperlink{struct_c_r_c___type_def_a8b205c6e25b1808ac016db2356b3021d}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+RC calculation unit. 

\subsection{Member Data Documentation}
\index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+CR}\hypertarget{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{}\label{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}
C\+RC Control register, Address offset\+: 0x08 \index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{}\label{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}
C\+RC Data register, Address offset\+: 0x00 \index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!I\+DR@{I\+DR}}
\index{I\+DR@{I\+DR}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+DR}{IDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+I\+DR}\hypertarget{struct_c_r_c___type_def_ad84e8694cd4b5375ee533c2d875c3b5a}{}\label{struct_c_r_c___type_def_ad84e8694cd4b5375ee533c2d875c3b5a}
C\+RC Independent data register, Address offset\+: 0x04 \index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_c_r_c___type_def_a70dfd1730dba65041550ef55a44db87c}{}\label{struct_c_r_c___type_def_a70dfd1730dba65041550ef55a44db87c}
Reserved, 0x05 \index{C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!C\+R\+C\+\_\+\+Type\+Def@{C\+R\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t C\+R\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_c_r_c___type_def_a8b205c6e25b1808ac016db2356b3021d}{}\label{struct_c_r_c___type_def_a8b205c6e25b1808ac016db2356b3021d}
Reserved, 0x06 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
