<stg><name>compute_edge_embedding_and_message_passing</name>


<trans_list>

<trans id="382" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %message_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="28" op_69_bw="28" op_70_bw="28" op_71_bw="28" op_72_bw="28" op_73_bw="28" op_74_bw="28" op_75_bw="28" op_76_bw="28" op_77_bw="28" op_78_bw="28" op_79_bw="28" op_80_bw="28" op_81_bw="28" op_82_bw="28" op_83_bw="28" op_84_bw="28" op_85_bw="28" op_86_bw="28" op_87_bw="28" op_88_bw="28" op_89_bw="28" op_90_bw="28" op_91_bw="28" op_92_bw="28" op_93_bw="28" op_94_bw="28" op_95_bw="28" op_96_bw="28" op_97_bw="28" op_98_bw="28" op_99_bw="28" op_100_bw="28" op_101_bw="64" op_102_bw="64" op_103_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %node_embedding_V_0, i28 %node_embedding_V_1, i28 %node_embedding_V_2, i28 %node_embedding_V_3, i28 %node_embedding_V_4, i28 %node_embedding_V_5, i28 %node_embedding_V_6, i28 %node_embedding_V_7, i28 %node_embedding_V_8, i28 %node_embedding_V_9, i28 %node_embedding_V_10, i28 %node_embedding_V_11, i28 %node_embedding_V_12, i28 %node_embedding_V_13, i28 %node_embedding_V_14, i28 %node_embedding_V_15, i28 %node_embedding_V_16, i28 %node_embedding_V_17, i28 %node_embedding_V_18, i28 %node_embedding_V_19, i28 %node_embedding_V_20, i28 %node_embedding_V_21, i28 %node_embedding_V_22, i28 %node_embedding_V_23, i28 %node_embedding_V_24, i28 %node_embedding_V_25, i28 %node_embedding_V_26, i28 %node_embedding_V_27, i28 %node_embedding_V_28, i28 %node_embedding_V_29, i28 %node_embedding_V_30, i28 %node_embedding_V_31, i28 %node_embedding_V_32, i28 %node_embedding_V_33, i28 %node_embedding_V_34, i28 %node_embedding_V_35, i28 %node_embedding_V_36, i28 %node_embedding_V_37, i28 %node_embedding_V_38, i28 %node_embedding_V_39, i28 %node_embedding_V_40, i28 %node_embedding_V_41, i28 %node_embedding_V_42, i28 %node_embedding_V_43, i28 %node_embedding_V_44, i28 %node_embedding_V_45, i28 %node_embedding_V_46, i28 %node_embedding_V_47, i28 %node_embedding_V_48, i28 %node_embedding_V_49, i28 %node_embedding_V_50, i28 %node_embedding_V_51, i28 %node_embedding_V_52, i28 %node_embedding_V_53, i28 %node_embedding_V_54, i28 %node_embedding_V_55, i28 %node_embedding_V_56, i28 %node_embedding_V_57, i28 %node_embedding_V_58, i28 %node_embedding_V_59, i28 %node_embedding_V_60, i28 %node_embedding_V_61, i28 %node_embedding_V_62, i28 %node_embedding_V_63, i28 %node_embedding_V_64, i28 %node_embedding_V_65, i28 %node_embedding_V_66, i28 %node_embedding_V_67, i28 %node_embedding_V_68, i28 %node_embedding_V_69, i28 %node_embedding_V_70, i28 %node_embedding_V_71, i28 %node_embedding_V_72, i28 %node_embedding_V_73, i28 %node_embedding_V_74, i28 %node_embedding_V_75, i28 %node_embedding_V_76, i28 %node_embedding_V_77, i28 %node_embedding_V_78, i28 %node_embedding_V_79, i28 %node_embedding_V_80, i28 %node_embedding_V_81, i28 %node_embedding_V_82, i28 %node_embedding_V_83, i28 %node_embedding_V_84, i28 %node_embedding_V_85, i28 %node_embedding_V_86, i28 %node_embedding_V_87, i28 %node_embedding_V_88, i28 %node_embedding_V_89, i28 %node_embedding_V_90, i28 %node_embedding_V_91, i28 %node_embedding_V_92, i28 %node_embedding_V_93, i28 %node_embedding_V_94, i28 %node_embedding_V_95, i28 %node_embedding_V_96, i28 %node_embedding_V_97, i28 %node_embedding_V_98, i28 %node_embedding_V_99, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @edge_attr_0, void @edge_attr_1, void @edge_attr_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln156 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i11 0, void, i11 %empty_45, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop:1 %empty_45 = add i11 %empty, i11 1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop:3 %exitcond2107 = icmp_eq  i11 %empty, i11 1900

]]></Node>
<StgValue><ssdm name="exitcond2107"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1900, i64 1900, i64 1900

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond2107, void %memset.loop.split, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="11">
<![CDATA[
memset.loop.split:0 %p_cast1 = zext i11 %empty

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %message_V_addr = getelementptr i28 %message_V, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="message_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="28" op_1_bw="15">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i28 0, i15 %message_V_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
split.preheader.preheader:0 %br_ln158 = br void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
split.preheader:0 %indvar_flatten = phi i12 %add_ln158_1, void %split, i12 0, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
split.preheader:1 %e = phi i6 %select_ln158_4, void %split, i6 0, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
split.preheader:2 %dim = phi i7 %add_ln162, void %split, i7 0, void %split.preheader.preheader

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
split.preheader:3 %add_ln158_1 = add i12 %indvar_flatten, i12 1

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
split.preheader:4 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %e, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
split.preheader:8 %icmp_ln158 = icmp_eq  i12 %indvar_flatten, i12 4000

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split.preheader:9 %br_ln158 = br i1 %icmp_ln158, void %split, void

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
split:0 %add_ln158 = add i6 %e, i6 1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
split:3 %icmp_ln162 = icmp_eq  i7 %dim, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
split:4 %select_ln158 = select i1 %icmp_ln162, i7 0, i7 %dim

]]></Node>
<StgValue><ssdm name="select_ln158"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
split:5 %shl_ln159_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln158, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln159_mid1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
split:9 %select_ln158_1 = select i1 %icmp_ln162, i7 %shl_ln159_mid1, i7 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln158_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
split:10 %or_ln158 = or i7 %select_ln158_1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="7">
<![CDATA[
split:11 %zext_ln158 = zext i7 %or_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:12 %edge_list_addr_2 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="edge_list_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="10">
<![CDATA[
split:13 %edge_list_load_1 = load i10 %edge_list_addr_2

]]></Node>
<StgValue><ssdm name="edge_list_load_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
split:220 %select_ln158_4 = select i1 %icmp_ln162, i6 %add_ln158, i6 %e

]]></Node>
<StgValue><ssdm name="select_ln158_4"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
split:235 %add_ln162 = add i7 %select_ln158, i7 1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="10">
<![CDATA[
split:13 %edge_list_load_1 = load i10 %edge_list_addr_2

]]></Node>
<StgValue><ssdm name="edge_list_load_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="32">
<![CDATA[
split:14 %trunc_ln703 = trunc i32 %edge_list_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
split:15 %mul_ln703 = mul i15 %trunc_ln703, i15 100

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
split:15 %mul_ln703 = mul i15 %trunc_ln703, i15 100

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="7">
<![CDATA[
split.preheader:5 %zext_ln159 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:6 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
split.preheader:7 %u = load i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="7">
<![CDATA[
split:6 %zext_ln159_1 = zext i7 %shl_ln159_mid1

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:7 %edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="edge_list_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
split:8 %edge_list_load = load i10 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="edge_list_load"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
split:15 %mul_ln703 = mul i15 %trunc_ln703, i15 100

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="7">
<![CDATA[
split:221 %zext_ln703 = zext i7 %select_ln158

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
split:222 %add_ln703_18 = add i15 %mul_ln703, i15 %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="10">
<![CDATA[
split.preheader:7 %u = load i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="10">
<![CDATA[
split:8 %edge_list_load = load i10 %edge_list_addr_1

]]></Node>
<StgValue><ssdm name="edge_list_load"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32">
<![CDATA[
split:16 %trunc_ln158 = trunc i32 %edge_list_load

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
<literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32">
<![CDATA[
split:17 %trunc_ln158_1 = trunc i32 %u

]]></Node>
<StgValue><ssdm name="trunc_ln158_1"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
split:18 %select_ln158_3 = select i1 %icmp_ln162, i8 %trunc_ln158, i8 %trunc_ln158_1

]]></Node>
<StgValue><ssdm name="select_ln158_3"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="8">
<![CDATA[
split:19 %zext_ln158_1 = zext i8 %select_ln158_3

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:20 %node_embedding_V_0_addr = getelementptr i28 %node_embedding_V_0, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="8">
<![CDATA[
split:21 %node_embedding_V_0_load = load i8 %node_embedding_V_0_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_0_load"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:22 %node_embedding_V_1_addr = getelementptr i28 %node_embedding_V_1, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_1_addr"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="8">
<![CDATA[
split:23 %node_embedding_V_1_load = load i8 %node_embedding_V_1_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_1_load"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:24 %node_embedding_V_2_addr = getelementptr i28 %node_embedding_V_2, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_2_addr"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="8">
<![CDATA[
split:25 %node_embedding_V_2_load = load i8 %node_embedding_V_2_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_2_load"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:26 %node_embedding_V_3_addr = getelementptr i28 %node_embedding_V_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_3_addr"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="8">
<![CDATA[
split:27 %node_embedding_V_3_load = load i8 %node_embedding_V_3_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_3_load"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:28 %node_embedding_V_4_addr = getelementptr i28 %node_embedding_V_4, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_4_addr"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="8">
<![CDATA[
split:29 %node_embedding_V_4_load = load i8 %node_embedding_V_4_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_4_load"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:30 %node_embedding_V_5_addr = getelementptr i28 %node_embedding_V_5, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_5_addr"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="8">
<![CDATA[
split:31 %node_embedding_V_5_load = load i8 %node_embedding_V_5_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_5_load"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:32 %node_embedding_V_6_addr = getelementptr i28 %node_embedding_V_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_6_addr"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="8">
<![CDATA[
split:33 %node_embedding_V_6_load = load i8 %node_embedding_V_6_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_6_load"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:34 %node_embedding_V_7_addr = getelementptr i28 %node_embedding_V_7, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_7_addr"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="8">
<![CDATA[
split:35 %node_embedding_V_7_load = load i8 %node_embedding_V_7_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_7_load"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:36 %node_embedding_V_8_addr = getelementptr i28 %node_embedding_V_8, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_8_addr"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="8">
<![CDATA[
split:37 %node_embedding_V_8_load = load i8 %node_embedding_V_8_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_8_load"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:38 %node_embedding_V_9_addr = getelementptr i28 %node_embedding_V_9, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_9_addr"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="8">
<![CDATA[
split:39 %node_embedding_V_9_load = load i8 %node_embedding_V_9_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_9_load"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:40 %node_embedding_V_10_addr = getelementptr i28 %node_embedding_V_10, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_10_addr"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="8">
<![CDATA[
split:41 %node_embedding_V_10_load = load i8 %node_embedding_V_10_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_10_load"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:42 %node_embedding_V_11_addr = getelementptr i28 %node_embedding_V_11, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_11_addr"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="8">
<![CDATA[
split:43 %node_embedding_V_11_load = load i8 %node_embedding_V_11_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_11_load"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:44 %node_embedding_V_12_addr = getelementptr i28 %node_embedding_V_12, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_12_addr"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="8">
<![CDATA[
split:45 %node_embedding_V_12_load = load i8 %node_embedding_V_12_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_12_load"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:46 %node_embedding_V_13_addr = getelementptr i28 %node_embedding_V_13, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_13_addr"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="8">
<![CDATA[
split:47 %node_embedding_V_13_load = load i8 %node_embedding_V_13_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_13_load"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:48 %node_embedding_V_14_addr = getelementptr i28 %node_embedding_V_14, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_14_addr"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="28" op_0_bw="8">
<![CDATA[
split:49 %node_embedding_V_14_load = load i8 %node_embedding_V_14_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_14_load"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:50 %node_embedding_V_15_addr = getelementptr i28 %node_embedding_V_15, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_15_addr"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="8">
<![CDATA[
split:51 %node_embedding_V_15_load = load i8 %node_embedding_V_15_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_15_load"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:52 %node_embedding_V_16_addr = getelementptr i28 %node_embedding_V_16, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_16_addr"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="8">
<![CDATA[
split:53 %node_embedding_V_16_load = load i8 %node_embedding_V_16_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_16_load"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:54 %node_embedding_V_17_addr = getelementptr i28 %node_embedding_V_17, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_17_addr"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="8">
<![CDATA[
split:55 %node_embedding_V_17_load = load i8 %node_embedding_V_17_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_17_load"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:56 %node_embedding_V_18_addr = getelementptr i28 %node_embedding_V_18, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_18_addr"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="8">
<![CDATA[
split:57 %node_embedding_V_18_load = load i8 %node_embedding_V_18_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_18_load"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:58 %node_embedding_V_19_addr = getelementptr i28 %node_embedding_V_19, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_19_addr"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="8">
<![CDATA[
split:59 %node_embedding_V_19_load = load i8 %node_embedding_V_19_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_19_load"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:60 %node_embedding_V_20_addr = getelementptr i28 %node_embedding_V_20, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_20_addr"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="28" op_0_bw="8">
<![CDATA[
split:61 %node_embedding_V_20_load = load i8 %node_embedding_V_20_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_20_load"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:62 %node_embedding_V_21_addr = getelementptr i28 %node_embedding_V_21, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_21_addr"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="8">
<![CDATA[
split:63 %node_embedding_V_21_load = load i8 %node_embedding_V_21_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_21_load"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:64 %node_embedding_V_22_addr = getelementptr i28 %node_embedding_V_22, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_22_addr"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="8">
<![CDATA[
split:65 %node_embedding_V_22_load = load i8 %node_embedding_V_22_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_22_load"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:66 %node_embedding_V_23_addr = getelementptr i28 %node_embedding_V_23, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_23_addr"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="28" op_0_bw="8">
<![CDATA[
split:67 %node_embedding_V_23_load = load i8 %node_embedding_V_23_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_23_load"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:68 %node_embedding_V_24_addr = getelementptr i28 %node_embedding_V_24, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_24_addr"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="8">
<![CDATA[
split:69 %node_embedding_V_24_load = load i8 %node_embedding_V_24_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_24_load"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:70 %node_embedding_V_25_addr = getelementptr i28 %node_embedding_V_25, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_25_addr"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="8">
<![CDATA[
split:71 %node_embedding_V_25_load = load i8 %node_embedding_V_25_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_25_load"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:72 %node_embedding_V_26_addr = getelementptr i28 %node_embedding_V_26, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_26_addr"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="8">
<![CDATA[
split:73 %node_embedding_V_26_load = load i8 %node_embedding_V_26_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_26_load"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:74 %node_embedding_V_27_addr = getelementptr i28 %node_embedding_V_27, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_27_addr"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="8">
<![CDATA[
split:75 %node_embedding_V_27_load = load i8 %node_embedding_V_27_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_27_load"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:76 %node_embedding_V_28_addr = getelementptr i28 %node_embedding_V_28, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_28_addr"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="8">
<![CDATA[
split:77 %node_embedding_V_28_load = load i8 %node_embedding_V_28_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_28_load"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:78 %node_embedding_V_29_addr = getelementptr i28 %node_embedding_V_29, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_29_addr"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="28" op_0_bw="8">
<![CDATA[
split:79 %node_embedding_V_29_load = load i8 %node_embedding_V_29_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_29_load"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:80 %node_embedding_V_30_addr = getelementptr i28 %node_embedding_V_30, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_30_addr"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="8">
<![CDATA[
split:81 %node_embedding_V_30_load = load i8 %node_embedding_V_30_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_30_load"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:82 %node_embedding_V_31_addr = getelementptr i28 %node_embedding_V_31, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_31_addr"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="8">
<![CDATA[
split:83 %node_embedding_V_31_load = load i8 %node_embedding_V_31_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_31_load"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:84 %node_embedding_V_32_addr = getelementptr i28 %node_embedding_V_32, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_32_addr"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="8">
<![CDATA[
split:85 %node_embedding_V_32_load = load i8 %node_embedding_V_32_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_32_load"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:86 %node_embedding_V_33_addr = getelementptr i28 %node_embedding_V_33, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_33_addr"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="8">
<![CDATA[
split:87 %node_embedding_V_33_load = load i8 %node_embedding_V_33_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_33_load"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:88 %node_embedding_V_34_addr = getelementptr i28 %node_embedding_V_34, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_34_addr"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="8">
<![CDATA[
split:89 %node_embedding_V_34_load = load i8 %node_embedding_V_34_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_34_load"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:90 %node_embedding_V_35_addr = getelementptr i28 %node_embedding_V_35, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_35_addr"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="8">
<![CDATA[
split:91 %node_embedding_V_35_load = load i8 %node_embedding_V_35_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_35_load"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:92 %node_embedding_V_36_addr = getelementptr i28 %node_embedding_V_36, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_36_addr"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="8">
<![CDATA[
split:93 %node_embedding_V_36_load = load i8 %node_embedding_V_36_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_36_load"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:94 %node_embedding_V_37_addr = getelementptr i28 %node_embedding_V_37, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_37_addr"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="8">
<![CDATA[
split:95 %node_embedding_V_37_load = load i8 %node_embedding_V_37_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_37_load"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:96 %node_embedding_V_38_addr = getelementptr i28 %node_embedding_V_38, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_38_addr"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="8">
<![CDATA[
split:97 %node_embedding_V_38_load = load i8 %node_embedding_V_38_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_38_load"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:98 %node_embedding_V_39_addr = getelementptr i28 %node_embedding_V_39, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_39_addr"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="8">
<![CDATA[
split:99 %node_embedding_V_39_load = load i8 %node_embedding_V_39_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_39_load"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:100 %node_embedding_V_40_addr = getelementptr i28 %node_embedding_V_40, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_40_addr"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="8">
<![CDATA[
split:101 %node_embedding_V_40_load = load i8 %node_embedding_V_40_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_40_load"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:102 %node_embedding_V_41_addr = getelementptr i28 %node_embedding_V_41, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_41_addr"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="8">
<![CDATA[
split:103 %node_embedding_V_41_load = load i8 %node_embedding_V_41_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_41_load"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:104 %node_embedding_V_42_addr = getelementptr i28 %node_embedding_V_42, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_42_addr"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="8">
<![CDATA[
split:105 %node_embedding_V_42_load = load i8 %node_embedding_V_42_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_42_load"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:106 %node_embedding_V_43_addr = getelementptr i28 %node_embedding_V_43, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_43_addr"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="8">
<![CDATA[
split:107 %node_embedding_V_43_load = load i8 %node_embedding_V_43_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_43_load"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:108 %node_embedding_V_44_addr = getelementptr i28 %node_embedding_V_44, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_44_addr"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="28" op_0_bw="8">
<![CDATA[
split:109 %node_embedding_V_44_load = load i8 %node_embedding_V_44_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_44_load"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:110 %node_embedding_V_45_addr = getelementptr i28 %node_embedding_V_45, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_45_addr"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="8">
<![CDATA[
split:111 %node_embedding_V_45_load = load i8 %node_embedding_V_45_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_45_load"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:112 %node_embedding_V_46_addr = getelementptr i28 %node_embedding_V_46, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_46_addr"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="8">
<![CDATA[
split:113 %node_embedding_V_46_load = load i8 %node_embedding_V_46_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_46_load"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:114 %node_embedding_V_47_addr = getelementptr i28 %node_embedding_V_47, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_47_addr"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="28" op_0_bw="8">
<![CDATA[
split:115 %node_embedding_V_47_load = load i8 %node_embedding_V_47_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_47_load"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:116 %node_embedding_V_48_addr = getelementptr i28 %node_embedding_V_48, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_48_addr"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="8">
<![CDATA[
split:117 %node_embedding_V_48_load = load i8 %node_embedding_V_48_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_48_load"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:118 %node_embedding_V_49_addr = getelementptr i28 %node_embedding_V_49, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_49_addr"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="8">
<![CDATA[
split:119 %node_embedding_V_49_load = load i8 %node_embedding_V_49_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_49_load"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:120 %node_embedding_V_50_addr = getelementptr i28 %node_embedding_V_50, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_50_addr"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="8">
<![CDATA[
split:121 %node_embedding_V_50_load = load i8 %node_embedding_V_50_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_50_load"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:122 %node_embedding_V_51_addr = getelementptr i28 %node_embedding_V_51, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_51_addr"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="28" op_0_bw="8">
<![CDATA[
split:123 %node_embedding_V_51_load = load i8 %node_embedding_V_51_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_51_load"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:124 %node_embedding_V_52_addr = getelementptr i28 %node_embedding_V_52, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_52_addr"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="8">
<![CDATA[
split:125 %node_embedding_V_52_load = load i8 %node_embedding_V_52_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_52_load"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:126 %node_embedding_V_53_addr = getelementptr i28 %node_embedding_V_53, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_53_addr"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="8">
<![CDATA[
split:127 %node_embedding_V_53_load = load i8 %node_embedding_V_53_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_53_load"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:128 %node_embedding_V_54_addr = getelementptr i28 %node_embedding_V_54, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_54_addr"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="28" op_0_bw="8">
<![CDATA[
split:129 %node_embedding_V_54_load = load i8 %node_embedding_V_54_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_54_load"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:130 %node_embedding_V_55_addr = getelementptr i28 %node_embedding_V_55, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_55_addr"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="8">
<![CDATA[
split:131 %node_embedding_V_55_load = load i8 %node_embedding_V_55_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_55_load"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:132 %node_embedding_V_56_addr = getelementptr i28 %node_embedding_V_56, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_56_addr"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="8">
<![CDATA[
split:133 %node_embedding_V_56_load = load i8 %node_embedding_V_56_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_56_load"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:134 %node_embedding_V_57_addr = getelementptr i28 %node_embedding_V_57, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_57_addr"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="28" op_0_bw="8">
<![CDATA[
split:135 %node_embedding_V_57_load = load i8 %node_embedding_V_57_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_57_load"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:136 %node_embedding_V_58_addr = getelementptr i28 %node_embedding_V_58, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_58_addr"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="8">
<![CDATA[
split:137 %node_embedding_V_58_load = load i8 %node_embedding_V_58_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_58_load"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:138 %node_embedding_V_59_addr = getelementptr i28 %node_embedding_V_59, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_59_addr"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="8">
<![CDATA[
split:139 %node_embedding_V_59_load = load i8 %node_embedding_V_59_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_59_load"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:140 %node_embedding_V_60_addr = getelementptr i28 %node_embedding_V_60, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_60_addr"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="28" op_0_bw="8">
<![CDATA[
split:141 %node_embedding_V_60_load = load i8 %node_embedding_V_60_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_60_load"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:142 %node_embedding_V_61_addr = getelementptr i28 %node_embedding_V_61, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_61_addr"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="8">
<![CDATA[
split:143 %node_embedding_V_61_load = load i8 %node_embedding_V_61_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_61_load"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:144 %node_embedding_V_62_addr = getelementptr i28 %node_embedding_V_62, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_62_addr"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="28" op_0_bw="8">
<![CDATA[
split:145 %node_embedding_V_62_load = load i8 %node_embedding_V_62_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_62_load"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:146 %node_embedding_V_63_addr = getelementptr i28 %node_embedding_V_63, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_63_addr"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="8">
<![CDATA[
split:147 %node_embedding_V_63_load = load i8 %node_embedding_V_63_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_63_load"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:148 %node_embedding_V_64_addr = getelementptr i28 %node_embedding_V_64, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_64_addr"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="8">
<![CDATA[
split:149 %node_embedding_V_64_load = load i8 %node_embedding_V_64_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_64_load"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:150 %node_embedding_V_65_addr = getelementptr i28 %node_embedding_V_65, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_65_addr"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="28" op_0_bw="8">
<![CDATA[
split:151 %node_embedding_V_65_load = load i8 %node_embedding_V_65_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_65_load"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:152 %node_embedding_V_66_addr = getelementptr i28 %node_embedding_V_66, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_66_addr"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="8">
<![CDATA[
split:153 %node_embedding_V_66_load = load i8 %node_embedding_V_66_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_66_load"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:154 %node_embedding_V_67_addr = getelementptr i28 %node_embedding_V_67, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_67_addr"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="8">
<![CDATA[
split:155 %node_embedding_V_67_load = load i8 %node_embedding_V_67_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_67_load"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:156 %node_embedding_V_68_addr = getelementptr i28 %node_embedding_V_68, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_68_addr"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="8">
<![CDATA[
split:157 %node_embedding_V_68_load = load i8 %node_embedding_V_68_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_68_load"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:158 %node_embedding_V_69_addr = getelementptr i28 %node_embedding_V_69, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_69_addr"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="28" op_0_bw="8">
<![CDATA[
split:159 %node_embedding_V_69_load = load i8 %node_embedding_V_69_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_69_load"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:160 %node_embedding_V_70_addr = getelementptr i28 %node_embedding_V_70, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_70_addr"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="8">
<![CDATA[
split:161 %node_embedding_V_70_load = load i8 %node_embedding_V_70_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_70_load"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:162 %node_embedding_V_71_addr = getelementptr i28 %node_embedding_V_71, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_71_addr"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="28" op_0_bw="8">
<![CDATA[
split:163 %node_embedding_V_71_load = load i8 %node_embedding_V_71_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_71_load"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:164 %node_embedding_V_72_addr = getelementptr i28 %node_embedding_V_72, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_72_addr"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="28" op_0_bw="8">
<![CDATA[
split:165 %node_embedding_V_72_load = load i8 %node_embedding_V_72_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_72_load"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:166 %node_embedding_V_73_addr = getelementptr i28 %node_embedding_V_73, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_73_addr"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="8">
<![CDATA[
split:167 %node_embedding_V_73_load = load i8 %node_embedding_V_73_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_73_load"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:168 %node_embedding_V_74_addr = getelementptr i28 %node_embedding_V_74, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_74_addr"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="28" op_0_bw="8">
<![CDATA[
split:169 %node_embedding_V_74_load = load i8 %node_embedding_V_74_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_74_load"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:170 %node_embedding_V_75_addr = getelementptr i28 %node_embedding_V_75, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_75_addr"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="28" op_0_bw="8">
<![CDATA[
split:171 %node_embedding_V_75_load = load i8 %node_embedding_V_75_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_75_load"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:172 %node_embedding_V_76_addr = getelementptr i28 %node_embedding_V_76, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_76_addr"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="8">
<![CDATA[
split:173 %node_embedding_V_76_load = load i8 %node_embedding_V_76_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_76_load"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:174 %node_embedding_V_77_addr = getelementptr i28 %node_embedding_V_77, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_77_addr"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="8">
<![CDATA[
split:175 %node_embedding_V_77_load = load i8 %node_embedding_V_77_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_77_load"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:176 %node_embedding_V_78_addr = getelementptr i28 %node_embedding_V_78, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_78_addr"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="28" op_0_bw="8">
<![CDATA[
split:177 %node_embedding_V_78_load = load i8 %node_embedding_V_78_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_78_load"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:178 %node_embedding_V_79_addr = getelementptr i28 %node_embedding_V_79, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_79_addr"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="8">
<![CDATA[
split:179 %node_embedding_V_79_load = load i8 %node_embedding_V_79_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_79_load"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:180 %node_embedding_V_80_addr = getelementptr i28 %node_embedding_V_80, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_80_addr"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="8">
<![CDATA[
split:181 %node_embedding_V_80_load = load i8 %node_embedding_V_80_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_80_load"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:182 %node_embedding_V_81_addr = getelementptr i28 %node_embedding_V_81, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_81_addr"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="28" op_0_bw="8">
<![CDATA[
split:183 %node_embedding_V_81_load = load i8 %node_embedding_V_81_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_81_load"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:184 %node_embedding_V_82_addr = getelementptr i28 %node_embedding_V_82, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_82_addr"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="8">
<![CDATA[
split:185 %node_embedding_V_82_load = load i8 %node_embedding_V_82_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_82_load"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:186 %node_embedding_V_83_addr = getelementptr i28 %node_embedding_V_83, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_83_addr"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="8">
<![CDATA[
split:187 %node_embedding_V_83_load = load i8 %node_embedding_V_83_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_83_load"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:188 %node_embedding_V_84_addr = getelementptr i28 %node_embedding_V_84, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_84_addr"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="28" op_0_bw="8">
<![CDATA[
split:189 %node_embedding_V_84_load = load i8 %node_embedding_V_84_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_84_load"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:190 %node_embedding_V_85_addr = getelementptr i28 %node_embedding_V_85, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_85_addr"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="8">
<![CDATA[
split:191 %node_embedding_V_85_load = load i8 %node_embedding_V_85_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_85_load"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:192 %node_embedding_V_86_addr = getelementptr i28 %node_embedding_V_86, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_86_addr"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="28" op_0_bw="8">
<![CDATA[
split:193 %node_embedding_V_86_load = load i8 %node_embedding_V_86_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_86_load"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:194 %node_embedding_V_87_addr = getelementptr i28 %node_embedding_V_87, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_87_addr"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="28" op_0_bw="8">
<![CDATA[
split:195 %node_embedding_V_87_load = load i8 %node_embedding_V_87_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_87_load"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:196 %node_embedding_V_88_addr = getelementptr i28 %node_embedding_V_88, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_88_addr"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="8">
<![CDATA[
split:197 %node_embedding_V_88_load = load i8 %node_embedding_V_88_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_88_load"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:198 %node_embedding_V_89_addr = getelementptr i28 %node_embedding_V_89, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_89_addr"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="28" op_0_bw="8">
<![CDATA[
split:199 %node_embedding_V_89_load = load i8 %node_embedding_V_89_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_89_load"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:200 %node_embedding_V_90_addr = getelementptr i28 %node_embedding_V_90, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_90_addr"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="28" op_0_bw="8">
<![CDATA[
split:201 %node_embedding_V_90_load = load i8 %node_embedding_V_90_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_90_load"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:202 %node_embedding_V_91_addr = getelementptr i28 %node_embedding_V_91, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_91_addr"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="28" op_0_bw="8">
<![CDATA[
split:203 %node_embedding_V_91_load = load i8 %node_embedding_V_91_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_91_load"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:204 %node_embedding_V_92_addr = getelementptr i28 %node_embedding_V_92, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_92_addr"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="28" op_0_bw="8">
<![CDATA[
split:205 %node_embedding_V_92_load = load i8 %node_embedding_V_92_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_92_load"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:206 %node_embedding_V_93_addr = getelementptr i28 %node_embedding_V_93, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_93_addr"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="28" op_0_bw="8">
<![CDATA[
split:207 %node_embedding_V_93_load = load i8 %node_embedding_V_93_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_93_load"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:208 %node_embedding_V_94_addr = getelementptr i28 %node_embedding_V_94, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_94_addr"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="8">
<![CDATA[
split:209 %node_embedding_V_94_load = load i8 %node_embedding_V_94_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_94_load"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:210 %node_embedding_V_95_addr = getelementptr i28 %node_embedding_V_95, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_95_addr"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="28" op_0_bw="8">
<![CDATA[
split:211 %node_embedding_V_95_load = load i8 %node_embedding_V_95_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_95_load"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:212 %node_embedding_V_96_addr = getelementptr i28 %node_embedding_V_96, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_96_addr"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="28" op_0_bw="8">
<![CDATA[
split:213 %node_embedding_V_96_load = load i8 %node_embedding_V_96_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_96_load"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:214 %node_embedding_V_97_addr = getelementptr i28 %node_embedding_V_97, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_97_addr"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="8">
<![CDATA[
split:215 %node_embedding_V_97_load = load i8 %node_embedding_V_97_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_97_load"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:216 %node_embedding_V_98_addr = getelementptr i28 %node_embedding_V_98, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_98_addr"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="28" op_0_bw="8">
<![CDATA[
split:217 %node_embedding_V_98_load = load i8 %node_embedding_V_98_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_98_load"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:218 %node_embedding_V_99_addr = getelementptr i28 %node_embedding_V_99, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_99_addr"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="28" op_0_bw="8">
<![CDATA[
split:219 %node_embedding_V_99_load = load i8 %node_embedding_V_99_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_99_load"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
split:222 %add_ln703_18 = add i15 %mul_ln703, i15 %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="15">
<![CDATA[
split:223 %zext_ln703_1 = zext i15 %add_ln703_18

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
split:224 %message_V_addr_1 = getelementptr i28 %message_V, i64 0, i64 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="message_V_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="28" op_0_bw="15">
<![CDATA[
split:232 %message_V_load = load i15 %message_V_addr_1

]]></Node>
<StgValue><ssdm name="message_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_158_1_VITIS_LOOP_162_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:2 %empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4000, i64 4000, i64 4000

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="28" op_0_bw="8">
<![CDATA[
split:21 %node_embedding_V_0_load = load i8 %node_embedding_V_0_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_0_load"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="8">
<![CDATA[
split:23 %node_embedding_V_1_load = load i8 %node_embedding_V_1_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_1_load"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="8">
<![CDATA[
split:25 %node_embedding_V_2_load = load i8 %node_embedding_V_2_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_2_load"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="28" op_0_bw="8">
<![CDATA[
split:27 %node_embedding_V_3_load = load i8 %node_embedding_V_3_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_3_load"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="28" op_0_bw="8">
<![CDATA[
split:29 %node_embedding_V_4_load = load i8 %node_embedding_V_4_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_4_load"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="28" op_0_bw="8">
<![CDATA[
split:31 %node_embedding_V_5_load = load i8 %node_embedding_V_5_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_5_load"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="28" op_0_bw="8">
<![CDATA[
split:33 %node_embedding_V_6_load = load i8 %node_embedding_V_6_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_6_load"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="28" op_0_bw="8">
<![CDATA[
split:35 %node_embedding_V_7_load = load i8 %node_embedding_V_7_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_7_load"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="28" op_0_bw="8">
<![CDATA[
split:37 %node_embedding_V_8_load = load i8 %node_embedding_V_8_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_8_load"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="8">
<![CDATA[
split:39 %node_embedding_V_9_load = load i8 %node_embedding_V_9_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_9_load"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="28" op_0_bw="8">
<![CDATA[
split:41 %node_embedding_V_10_load = load i8 %node_embedding_V_10_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_10_load"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="8">
<![CDATA[
split:43 %node_embedding_V_11_load = load i8 %node_embedding_V_11_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_11_load"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="28" op_0_bw="8">
<![CDATA[
split:45 %node_embedding_V_12_load = load i8 %node_embedding_V_12_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_12_load"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="28" op_0_bw="8">
<![CDATA[
split:47 %node_embedding_V_13_load = load i8 %node_embedding_V_13_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_13_load"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="28" op_0_bw="8">
<![CDATA[
split:49 %node_embedding_V_14_load = load i8 %node_embedding_V_14_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_14_load"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="8">
<![CDATA[
split:51 %node_embedding_V_15_load = load i8 %node_embedding_V_15_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_15_load"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="8">
<![CDATA[
split:53 %node_embedding_V_16_load = load i8 %node_embedding_V_16_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_16_load"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="28" op_0_bw="8">
<![CDATA[
split:55 %node_embedding_V_17_load = load i8 %node_embedding_V_17_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_17_load"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="28" op_0_bw="8">
<![CDATA[
split:57 %node_embedding_V_18_load = load i8 %node_embedding_V_18_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_18_load"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="28" op_0_bw="8">
<![CDATA[
split:59 %node_embedding_V_19_load = load i8 %node_embedding_V_19_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_19_load"/></StgValue>
</operation>

<operation id="290" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="28" op_0_bw="8">
<![CDATA[
split:61 %node_embedding_V_20_load = load i8 %node_embedding_V_20_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_20_load"/></StgValue>
</operation>

<operation id="291" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="28" op_0_bw="8">
<![CDATA[
split:63 %node_embedding_V_21_load = load i8 %node_embedding_V_21_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_21_load"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="8">
<![CDATA[
split:65 %node_embedding_V_22_load = load i8 %node_embedding_V_22_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_22_load"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="28" op_0_bw="8">
<![CDATA[
split:67 %node_embedding_V_23_load = load i8 %node_embedding_V_23_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_23_load"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="8">
<![CDATA[
split:69 %node_embedding_V_24_load = load i8 %node_embedding_V_24_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_24_load"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="28" op_0_bw="8">
<![CDATA[
split:71 %node_embedding_V_25_load = load i8 %node_embedding_V_25_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_25_load"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="8">
<![CDATA[
split:73 %node_embedding_V_26_load = load i8 %node_embedding_V_26_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_26_load"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="28" op_0_bw="8">
<![CDATA[
split:75 %node_embedding_V_27_load = load i8 %node_embedding_V_27_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_27_load"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="8">
<![CDATA[
split:77 %node_embedding_V_28_load = load i8 %node_embedding_V_28_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_28_load"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="28" op_0_bw="8">
<![CDATA[
split:79 %node_embedding_V_29_load = load i8 %node_embedding_V_29_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_29_load"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="8">
<![CDATA[
split:81 %node_embedding_V_30_load = load i8 %node_embedding_V_30_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_30_load"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="28" op_0_bw="8">
<![CDATA[
split:83 %node_embedding_V_31_load = load i8 %node_embedding_V_31_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_31_load"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="28" op_0_bw="8">
<![CDATA[
split:85 %node_embedding_V_32_load = load i8 %node_embedding_V_32_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_32_load"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="8">
<![CDATA[
split:87 %node_embedding_V_33_load = load i8 %node_embedding_V_33_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_33_load"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="28" op_0_bw="8">
<![CDATA[
split:89 %node_embedding_V_34_load = load i8 %node_embedding_V_34_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_34_load"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="8">
<![CDATA[
split:91 %node_embedding_V_35_load = load i8 %node_embedding_V_35_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_35_load"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="8">
<![CDATA[
split:93 %node_embedding_V_36_load = load i8 %node_embedding_V_36_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_36_load"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="28" op_0_bw="8">
<![CDATA[
split:95 %node_embedding_V_37_load = load i8 %node_embedding_V_37_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_37_load"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="8">
<![CDATA[
split:97 %node_embedding_V_38_load = load i8 %node_embedding_V_38_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_38_load"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="28" op_0_bw="8">
<![CDATA[
split:99 %node_embedding_V_39_load = load i8 %node_embedding_V_39_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_39_load"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="8">
<![CDATA[
split:101 %node_embedding_V_40_load = load i8 %node_embedding_V_40_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_40_load"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="28" op_0_bw="8">
<![CDATA[
split:103 %node_embedding_V_41_load = load i8 %node_embedding_V_41_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_41_load"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="8">
<![CDATA[
split:105 %node_embedding_V_42_load = load i8 %node_embedding_V_42_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_42_load"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="8">
<![CDATA[
split:107 %node_embedding_V_43_load = load i8 %node_embedding_V_43_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_43_load"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="28" op_0_bw="8">
<![CDATA[
split:109 %node_embedding_V_44_load = load i8 %node_embedding_V_44_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_44_load"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="8">
<![CDATA[
split:111 %node_embedding_V_45_load = load i8 %node_embedding_V_45_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_45_load"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="8">
<![CDATA[
split:113 %node_embedding_V_46_load = load i8 %node_embedding_V_46_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_46_load"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="28" op_0_bw="8">
<![CDATA[
split:115 %node_embedding_V_47_load = load i8 %node_embedding_V_47_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_47_load"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="8">
<![CDATA[
split:117 %node_embedding_V_48_load = load i8 %node_embedding_V_48_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_48_load"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="28" op_0_bw="8">
<![CDATA[
split:119 %node_embedding_V_49_load = load i8 %node_embedding_V_49_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_49_load"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="8">
<![CDATA[
split:121 %node_embedding_V_50_load = load i8 %node_embedding_V_50_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_50_load"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="28" op_0_bw="8">
<![CDATA[
split:123 %node_embedding_V_51_load = load i8 %node_embedding_V_51_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_51_load"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="28" op_0_bw="8">
<![CDATA[
split:125 %node_embedding_V_52_load = load i8 %node_embedding_V_52_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_52_load"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="8">
<![CDATA[
split:127 %node_embedding_V_53_load = load i8 %node_embedding_V_53_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_53_load"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="28" op_0_bw="8">
<![CDATA[
split:129 %node_embedding_V_54_load = load i8 %node_embedding_V_54_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_54_load"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="8">
<![CDATA[
split:131 %node_embedding_V_55_load = load i8 %node_embedding_V_55_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_55_load"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="28" op_0_bw="8">
<![CDATA[
split:133 %node_embedding_V_56_load = load i8 %node_embedding_V_56_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_56_load"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="28" op_0_bw="8">
<![CDATA[
split:135 %node_embedding_V_57_load = load i8 %node_embedding_V_57_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_57_load"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="8">
<![CDATA[
split:137 %node_embedding_V_58_load = load i8 %node_embedding_V_58_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_58_load"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="28" op_0_bw="8">
<![CDATA[
split:139 %node_embedding_V_59_load = load i8 %node_embedding_V_59_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_59_load"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="28" op_0_bw="8">
<![CDATA[
split:141 %node_embedding_V_60_load = load i8 %node_embedding_V_60_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_60_load"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="28" op_0_bw="8">
<![CDATA[
split:143 %node_embedding_V_61_load = load i8 %node_embedding_V_61_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_61_load"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="28" op_0_bw="8">
<![CDATA[
split:145 %node_embedding_V_62_load = load i8 %node_embedding_V_62_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_62_load"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="8">
<![CDATA[
split:147 %node_embedding_V_63_load = load i8 %node_embedding_V_63_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_63_load"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="28" op_0_bw="8">
<![CDATA[
split:149 %node_embedding_V_64_load = load i8 %node_embedding_V_64_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_64_load"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="28" op_0_bw="8">
<![CDATA[
split:151 %node_embedding_V_65_load = load i8 %node_embedding_V_65_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_65_load"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="8">
<![CDATA[
split:153 %node_embedding_V_66_load = load i8 %node_embedding_V_66_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_66_load"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="28" op_0_bw="8">
<![CDATA[
split:155 %node_embedding_V_67_load = load i8 %node_embedding_V_67_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_67_load"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="8">
<![CDATA[
split:157 %node_embedding_V_68_load = load i8 %node_embedding_V_68_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_68_load"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="28" op_0_bw="8">
<![CDATA[
split:159 %node_embedding_V_69_load = load i8 %node_embedding_V_69_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_69_load"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="8">
<![CDATA[
split:161 %node_embedding_V_70_load = load i8 %node_embedding_V_70_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_70_load"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="28" op_0_bw="8">
<![CDATA[
split:163 %node_embedding_V_71_load = load i8 %node_embedding_V_71_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_71_load"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="28" op_0_bw="8">
<![CDATA[
split:165 %node_embedding_V_72_load = load i8 %node_embedding_V_72_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_72_load"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="8">
<![CDATA[
split:167 %node_embedding_V_73_load = load i8 %node_embedding_V_73_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_73_load"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="28" op_0_bw="8">
<![CDATA[
split:169 %node_embedding_V_74_load = load i8 %node_embedding_V_74_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_74_load"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="28" op_0_bw="8">
<![CDATA[
split:171 %node_embedding_V_75_load = load i8 %node_embedding_V_75_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_75_load"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="8">
<![CDATA[
split:173 %node_embedding_V_76_load = load i8 %node_embedding_V_76_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_76_load"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="8">
<![CDATA[
split:175 %node_embedding_V_77_load = load i8 %node_embedding_V_77_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_77_load"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="28" op_0_bw="8">
<![CDATA[
split:177 %node_embedding_V_78_load = load i8 %node_embedding_V_78_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_78_load"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="28" op_0_bw="8">
<![CDATA[
split:179 %node_embedding_V_79_load = load i8 %node_embedding_V_79_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_79_load"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="8">
<![CDATA[
split:181 %node_embedding_V_80_load = load i8 %node_embedding_V_80_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_80_load"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="28" op_0_bw="8">
<![CDATA[
split:183 %node_embedding_V_81_load = load i8 %node_embedding_V_81_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_81_load"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="28" op_0_bw="8">
<![CDATA[
split:185 %node_embedding_V_82_load = load i8 %node_embedding_V_82_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_82_load"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="8">
<![CDATA[
split:187 %node_embedding_V_83_load = load i8 %node_embedding_V_83_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_83_load"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="28" op_0_bw="8">
<![CDATA[
split:189 %node_embedding_V_84_load = load i8 %node_embedding_V_84_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_84_load"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="28" op_0_bw="8">
<![CDATA[
split:191 %node_embedding_V_85_load = load i8 %node_embedding_V_85_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_85_load"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="28" op_0_bw="8">
<![CDATA[
split:193 %node_embedding_V_86_load = load i8 %node_embedding_V_86_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_86_load"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="28" op_0_bw="8">
<![CDATA[
split:195 %node_embedding_V_87_load = load i8 %node_embedding_V_87_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_87_load"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="28" op_0_bw="8">
<![CDATA[
split:197 %node_embedding_V_88_load = load i8 %node_embedding_V_88_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_88_load"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="28" op_0_bw="8">
<![CDATA[
split:199 %node_embedding_V_89_load = load i8 %node_embedding_V_89_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_89_load"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="28" op_0_bw="8">
<![CDATA[
split:201 %node_embedding_V_90_load = load i8 %node_embedding_V_90_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_90_load"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="28" op_0_bw="8">
<![CDATA[
split:203 %node_embedding_V_91_load = load i8 %node_embedding_V_91_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_91_load"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="28" op_0_bw="8">
<![CDATA[
split:205 %node_embedding_V_92_load = load i8 %node_embedding_V_92_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_92_load"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="28" op_0_bw="8">
<![CDATA[
split:207 %node_embedding_V_93_load = load i8 %node_embedding_V_93_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_93_load"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="28" op_0_bw="8">
<![CDATA[
split:209 %node_embedding_V_94_load = load i8 %node_embedding_V_94_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_94_load"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="28" op_0_bw="8">
<![CDATA[
split:211 %node_embedding_V_95_load = load i8 %node_embedding_V_95_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_95_load"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="28" op_0_bw="8">
<![CDATA[
split:213 %node_embedding_V_96_load = load i8 %node_embedding_V_96_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_96_load"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="28" op_0_bw="8">
<![CDATA[
split:215 %node_embedding_V_97_load = load i8 %node_embedding_V_97_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_97_load"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="28" op_0_bw="8">
<![CDATA[
split:217 %node_embedding_V_98_load = load i8 %node_embedding_V_98_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_98_load"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="28" op_0_bw="8">
<![CDATA[
split:219 %node_embedding_V_99_load = load i8 %node_embedding_V_99_addr

]]></Node>
<StgValue><ssdm name="node_embedding_V_99_load"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split:225 %specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln162"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
split:226 %specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln162"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="28" op_1_bw="28" op_2_bw="28" op_3_bw="28" op_4_bw="28" op_5_bw="28" op_6_bw="28" op_7_bw="28" op_8_bw="28" op_9_bw="28" op_10_bw="28" op_11_bw="28" op_12_bw="28" op_13_bw="28" op_14_bw="28" op_15_bw="28" op_16_bw="28" op_17_bw="28" op_18_bw="28" op_19_bw="28" op_20_bw="28" op_21_bw="28" op_22_bw="28" op_23_bw="28" op_24_bw="28" op_25_bw="28" op_26_bw="28" op_27_bw="28" op_28_bw="28" op_29_bw="28" op_30_bw="28" op_31_bw="28" op_32_bw="28" op_33_bw="28" op_34_bw="28" op_35_bw="28" op_36_bw="28" op_37_bw="28" op_38_bw="28" op_39_bw="28" op_40_bw="28" op_41_bw="28" op_42_bw="28" op_43_bw="28" op_44_bw="28" op_45_bw="28" op_46_bw="28" op_47_bw="28" op_48_bw="28" op_49_bw="28" op_50_bw="28" op_51_bw="28" op_52_bw="28" op_53_bw="28" op_54_bw="28" op_55_bw="28" op_56_bw="28" op_57_bw="28" op_58_bw="28" op_59_bw="28" op_60_bw="28" op_61_bw="28" op_62_bw="28" op_63_bw="28" op_64_bw="28" op_65_bw="28" op_66_bw="28" op_67_bw="28" op_68_bw="28" op_69_bw="28" op_70_bw="28" op_71_bw="28" op_72_bw="28" op_73_bw="28" op_74_bw="28" op_75_bw="28" op_76_bw="28" op_77_bw="28" op_78_bw="28" op_79_bw="28" op_80_bw="28" op_81_bw="28" op_82_bw="28" op_83_bw="28" op_84_bw="28" op_85_bw="28" op_86_bw="28" op_87_bw="28" op_88_bw="28" op_89_bw="28" op_90_bw="28" op_91_bw="28" op_92_bw="28" op_93_bw="28" op_94_bw="28" op_95_bw="28" op_96_bw="28" op_97_bw="28" op_98_bw="28" op_99_bw="28" op_100_bw="28" op_101_bw="7">
<![CDATA[
split:227 %msg_V = mux i28 @_ssdm_op_Mux.ap_auto.100i28.i7, i28 %node_embedding_V_0_load, i28 %node_embedding_V_1_load, i28 %node_embedding_V_2_load, i28 %node_embedding_V_3_load, i28 %node_embedding_V_4_load, i28 %node_embedding_V_5_load, i28 %node_embedding_V_6_load, i28 %node_embedding_V_7_load, i28 %node_embedding_V_8_load, i28 %node_embedding_V_9_load, i28 %node_embedding_V_10_load, i28 %node_embedding_V_11_load, i28 %node_embedding_V_12_load, i28 %node_embedding_V_13_load, i28 %node_embedding_V_14_load, i28 %node_embedding_V_15_load, i28 %node_embedding_V_16_load, i28 %node_embedding_V_17_load, i28 %node_embedding_V_18_load, i28 %node_embedding_V_19_load, i28 %node_embedding_V_20_load, i28 %node_embedding_V_21_load, i28 %node_embedding_V_22_load, i28 %node_embedding_V_23_load, i28 %node_embedding_V_24_load, i28 %node_embedding_V_25_load, i28 %node_embedding_V_26_load, i28 %node_embedding_V_27_load, i28 %node_embedding_V_28_load, i28 %node_embedding_V_29_load, i28 %node_embedding_V_30_load, i28 %node_embedding_V_31_load, i28 %node_embedding_V_32_load, i28 %node_embedding_V_33_load, i28 %node_embedding_V_34_load, i28 %node_embedding_V_35_load, i28 %node_embedding_V_36_load, i28 %node_embedding_V_37_load, i28 %node_embedding_V_38_load, i28 %node_embedding_V_39_load, i28 %node_embedding_V_40_load, i28 %node_embedding_V_41_load, i28 %node_embedding_V_42_load, i28 %node_embedding_V_43_load, i28 %node_embedding_V_44_load, i28 %node_embedding_V_45_load, i28 %node_embedding_V_46_load, i28 %node_embedding_V_47_load, i28 %node_embedding_V_48_load, i28 %node_embedding_V_49_load, i28 %node_embedding_V_50_load, i28 %node_embedding_V_51_load, i28 %node_embedding_V_52_load, i28 %node_embedding_V_53_load, i28 %node_embedding_V_54_load, i28 %node_embedding_V_55_load, i28 %node_embedding_V_56_load, i28 %node_embedding_V_57_load, i28 %node_embedding_V_58_load, i28 %node_embedding_V_59_load, i28 %node_embedding_V_60_load, i28 %node_embedding_V_61_load, i28 %node_embedding_V_62_load, i28 %node_embedding_V_63_load, i28 %node_embedding_V_64_load, i28 %node_embedding_V_65_load, i28 %node_embedding_V_66_load, i28 %node_embedding_V_67_load, i28 %node_embedding_V_68_load, i28 %node_embedding_V_69_load, i28 %node_embedding_V_70_load, i28 %node_embedding_V_71_load, i28 %node_embedding_V_72_load, i28 %node_embedding_V_73_load, i28 %node_embedding_V_74_load, i28 %node_embedding_V_75_load, i28 %node_embedding_V_76_load, i28 %node_embedding_V_77_load, i28 %node_embedding_V_78_load, i28 %node_embedding_V_79_load, i28 %node_embedding_V_80_load, i28 %node_embedding_V_81_load, i28 %node_embedding_V_82_load, i28 %node_embedding_V_83_load, i28 %node_embedding_V_84_load, i28 %node_embedding_V_85_load, i28 %node_embedding_V_86_load, i28 %node_embedding_V_87_load, i28 %node_embedding_V_88_load, i28 %node_embedding_V_89_load, i28 %node_embedding_V_90_load, i28 %node_embedding_V_91_load, i28 %node_embedding_V_92_load, i28 %node_embedding_V_93_load, i28 %node_embedding_V_94_load, i28 %node_embedding_V_95_load, i28 %node_embedding_V_96_load, i28 %node_embedding_V_97_load, i28 %node_embedding_V_98_load, i28 %node_embedding_V_99_load, i7 %select_ln158

]]></Node>
<StgValue><ssdm name="msg_V"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="27" op_0_bw="28">
<![CDATA[
split:228 %trunc_ln174 = trunc i28 %msg_V

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
split:229 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %msg_V, i32 27

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
split:230 %msg_V_1 = select i1 %tmp, i27 0, i27 %trunc_ln174

]]></Node>
<StgValue><ssdm name="msg_V_1"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="28" op_0_bw="27">
<![CDATA[
split:231 %zext_ln174 = zext i27 %msg_V_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="28" op_0_bw="15">
<![CDATA[
split:232 %message_V_load = load i15 %message_V_addr_1

]]></Node>
<StgValue><ssdm name="message_V_load"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
split:233 %add_ln703 = add i28 %message_V_load, i28 %zext_ln174

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="28" op_1_bw="15" op_2_bw="0">
<![CDATA[
split:234 %store_ln703 = store i28 %add_ln703, i15 %message_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
split:236 %br_ln0 = br void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="381" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0">
<![CDATA[
:0 %ret_ln179 = ret

]]></Node>
<StgValue><ssdm name="ret_ln179"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
