{"Source Block": ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync_calcor.v@114:127@HdlStmFor", "  always @(posedge rx_clk) begin\n    rx_cor_enable_int = rx_enable_0 & rx_enable_1;\n  end\n\n  generate\n  for (n = 0; n <= 15; n = n + 1) begin: g_rx_cal_data\n  assign rx_cor_data[((n*32)+15):((n*32)+ 0)] = rx_cor_data_0_s[n][30:15];\n  assign rx_cor_data[((n*32)+31):((n*32)+16)] = rx_cor_data_1_s[n][30:15];\n  end\n  endgenerate\n\n  // gain\n\n  generate\n"], "Clone Blocks": [["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync_calcor.v@109:121", "\n  // offset & gain\n \n  assign rx_cor_enable = rx_cor_enable_int;\n\n  always @(posedge rx_clk) begin\n    rx_cor_enable_int = rx_enable_0 & rx_enable_1;\n  end\n\n  generate\n  for (n = 0; n <= 15; n = n + 1) begin: g_rx_cal_data\n  assign rx_cor_data[((n*32)+15):((n*32)+ 0)] = rx_cor_data_0_s[n][30:15];\n  assign rx_cor_data[((n*32)+31):((n*32)+16)] = rx_cor_data_1_s[n][30:15];\n"]], "Diff Content": {"Delete": [[120, "  assign rx_cor_data[((n*32)+15):((n*32)+ 0)] = rx_cor_data_0_s[n][30:15];\n"], [121, "  assign rx_cor_data[((n*32)+31):((n*32)+16)] = rx_cor_data_1_s[n][30:15];\n"]], "Add": [[121, "  assign rx_data[((n*32)+15):((n*32)+ 0)] = rx_cor_data_0_s[n][30:15];\n"], [121, "  assign rx_data[((n*32)+31):((n*32)+16)] = rx_cor_data_1_s[n][30:15];\n"]]}}