Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 25 11:29:14 2025
| Host         : ozy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/ALUop_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/id_ex_register/PCsrc_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu/id_ex_register/PCsrc_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu/id_ex_register/funct_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[26]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[27]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[28]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[29]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[30]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/if_id_register/instruction_reg[31]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.853        0.000                      0                 2965        0.107        0.000                      0                 2965        0.000        0.000                       0                   917  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_11M0592             {0.000 45.211}       90.422          11.059          
clk_50M                 {0.000 10.000}       20.000          50.000          
  clk_out1_pll_example  {0.000 100.000}      200.000         5.000           
  clkfbout_pll_example  {0.000 50.000}       100.000         10.000          
  cpuclk                {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_pll_example                                                                                                                                                   13.360        0.000                       0                     2  
  clkfbout_pll_example                                                                                                                                                    0.000        0.000                       0                     3  
  cpuclk                      5.645        0.000                      0                 2821        0.107        0.000                      0                 2821        8.870        0.000                       0                   911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cpuclk                clk_out1_pll_example        4.853        0.000                      0                   78        5.112        0.000                      0                   78  
clk_out1_pll_example  cpuclk                      8.411        0.000                      0                   97        3.348        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpuclk             cpuclk                  18.397        0.000                      0                    1        0.393        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  clk_out1_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_example
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_example
  To Clock:  clkfbout_pll_example

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_example
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         100.000     98.408     BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y3  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        5.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        13.905ns  (logic 6.950ns (49.982%)  route 6.955ns (50.018%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.859ns = ( 19.141 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.540 r  cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.540    cpu/alu/result0_carry__0_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.638 r  cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    cpu/alu/result0_carry__1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.903 r  cpu/alu/result0_carry__2/O[1]
                         net (fo=1, routed)           0.482    11.384    cpu/alu_control/EX_MEM_ALU_OUT[31]_i_4_0[1]
    SLICE_X12Y56         LUT5 (Prop_lut5_I2_O)        0.250    11.634 r  cpu/alu_control/EX_MEM_ALU_OUT[29]_i_6/O
                         net (fo=1, routed)           0.361    11.995    cpu/alu_control/EX_MEM_ALU_OUT[29]_i_6_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I0_O)        0.105    12.100 r  cpu/alu_control/EX_MEM_ALU_OUT[29]_i_3/O
                         net (fo=1, routed)           0.343    12.443    cpu/id_ex_register/EX_MEM_ALU_OUT_reg[29]
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.105    12.548 r  cpu/id_ex_register/EX_MEM_ALU_OUT[29]_i_2/O
                         net (fo=2, routed)           0.743    13.292    cpu/alu_control/EX_MEM_ALU_OUT_reg[29]
    SLICE_X11Y49         LUT2 (Prop_lut2_I1_O)        0.105    13.397 r  cpu/alu_control/EX_MEM_ALU_OUT[29]_i_1/O
                         net (fo=1, routed)           0.000    13.397    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[29]
    SLICE_X11Y49         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.680    19.141    cpu/ex_mem_register/clk_out1
    SLICE_X11Y49         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[29]/C
                         clock pessimism              0.344    19.485    
                         clock uncertainty           -0.473    19.012    
    SLICE_X11Y49         FDRE (Setup_fdre_C_D)        0.030    19.042    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[29]
  -------------------------------------------------------------------
                         required time                         19.042    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 6.867ns (49.405%)  route 7.032ns (50.595%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 19.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.540 r  cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.540    cpu/alu/result0_carry__0_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.638 r  cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    cpu/alu/result0_carry__1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.818 r  cpu/alu/result0_carry__2/O[0]
                         net (fo=1, routed)           0.527    11.345    cpu/alu_control/EX_MEM_ALU_OUT[31]_i_4_0[0]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.249    11.594 r  cpu/alu_control/EX_MEM_ALU_OUT[28]_i_6/O
                         net (fo=1, routed)           0.361    11.954    cpu/alu_control/EX_MEM_ALU_OUT[28]_i_6_n_0
    SLICE_X10Y57         LUT6 (Prop_lut6_I0_O)        0.105    12.059 r  cpu/alu_control/EX_MEM_ALU_OUT[28]_i_3/O
                         net (fo=1, routed)           0.477    12.536    cpu/id_ex_register/EX_MEM_ALU_OUT_reg[28]
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.105    12.641 r  cpu/id_ex_register/EX_MEM_ALU_OUT[28]_i_2/O
                         net (fo=2, routed)           0.642    13.283    cpu/alu_control/EX_MEM_ALU_OUT_reg[28]
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.108    13.391 r  cpu/alu_control/EX_MEM_ALU_OUT[28]_i_1/O
                         net (fo=1, routed)           0.000    13.391    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[28]
    SLICE_X9Y49          FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.678    19.139    cpu/ex_mem_register/clk_out1
    SLICE_X9Y49          FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[28]/C
                         clock pessimism              0.344    19.483    
                         clock uncertainty           -0.473    19.010    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)        0.069    19.079    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[28]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        13.738ns  (logic 6.854ns (49.892%)  route 6.884ns (50.108%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 19.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.540 r  cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.540    cpu/alu/result0_carry__0_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.800 r  cpu/alu/result0_carry__1/O[3]
                         net (fo=1, routed)           0.478    11.277    cpu/alu_control/EX_MEM_ALU_OUT[27]_i_3_0[3]
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.257    11.534 r  cpu/alu_control/EX_MEM_ALU_OUT[27]_i_6/O
                         net (fo=1, routed)           0.264    11.798    cpu/alu_control/EX_MEM_ALU_OUT[27]_i_6_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.105    11.903 r  cpu/alu_control/EX_MEM_ALU_OUT[27]_i_3/O
                         net (fo=1, routed)           0.521    12.424    cpu/id_ex_register/EX_MEM_ALU_OUT_reg[27]
    SLICE_X14Y55         LUT6 (Prop_lut6_I0_O)        0.105    12.529 r  cpu/id_ex_register/EX_MEM_ALU_OUT[27]_i_2/O
                         net (fo=2, routed)           0.595    13.125    cpu/alu_control/EX_MEM_ALU_OUT_reg[27]
    SLICE_X14Y49         LUT2 (Prop_lut2_I1_O)        0.105    13.230 r  cpu/alu_control/EX_MEM_ALU_OUT[27]_i_1/O
                         net (fo=1, routed)           0.000    13.230    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[27]
    SLICE_X14Y49         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.678    19.139    cpu/ex_mem_register/clk_out1
    SLICE_X14Y49         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[27]/C
                         clock pessimism              0.344    19.483    
                         clock uncertainty           -0.473    19.010    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.076    19.086    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[27]
  -------------------------------------------------------------------
                         required time                         19.086    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 6.888ns (50.373%)  route 6.786ns (49.627%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 19.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.540 r  cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.540    cpu/alu/result0_carry__0_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.638 r  cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    cpu/alu/result0_carry__1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.838 r  cpu/alu/result0_carry__2/O[2]
                         net (fo=1, routed)           0.340    11.178    cpu/alu_control/EX_MEM_ALU_OUT[31]_i_4_0[2]
    SLICE_X11Y57         LUT5 (Prop_lut5_I2_O)        0.253    11.431 r  cpu/alu_control/EX_MEM_ALU_OUT[30]_i_6/O
                         net (fo=1, routed)           0.469    11.900    cpu/alu_control/EX_MEM_ALU_OUT[30]_i_6_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.105    12.005 r  cpu/alu_control/EX_MEM_ALU_OUT[30]_i_3/O
                         net (fo=1, routed)           0.255    12.260    cpu/id_ex_register/EX_MEM_ALU_OUT_reg[30]
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.105    12.365 r  cpu/id_ex_register/EX_MEM_ALU_OUT[30]_i_2/O
                         net (fo=2, routed)           0.696    13.061    cpu/alu_control/EX_MEM_ALU_OUT_reg[30]
    SLICE_X13Y49         LUT2 (Prop_lut2_I1_O)        0.105    13.166 r  cpu/alu_control/EX_MEM_ALU_OUT[30]_i_1/O
                         net (fo=1, routed)           0.000    13.166    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[30]
    SLICE_X13Y49         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.678    19.139    cpu/ex_mem_register/clk_out1
    SLICE_X13Y49         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[30]/C
                         clock pessimism              0.344    19.483    
                         clock uncertainty           -0.473    19.010    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.030    19.040    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[30]
  -------------------------------------------------------------------
                         required time                         19.040    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        13.375ns  (logic 6.847ns (51.193%)  route 6.528ns (48.807%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 18.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.540 r  cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.540    cpu/alu/result0_carry__0_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.638 r  cpu/alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    cpu/alu/result0_carry__1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.898 r  cpu/alu/result0_carry__2/O[3]
                         net (fo=1, routed)           0.244    11.142    cpu/alu_control/EX_MEM_ALU_OUT[31]_i_4_0[3]
    SLICE_X9Y56          LUT5 (Prop_lut5_I2_O)        0.257    11.399 r  cpu/alu_control/EX_MEM_ALU_OUT[31]_i_8/O
                         net (fo=1, routed)           0.343    11.741    cpu/alu_control/EX_MEM_ALU_OUT[31]_i_8_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.105    11.846 r  cpu/alu_control/EX_MEM_ALU_OUT[31]_i_4/O
                         net (fo=2, routed)           0.504    12.350    cpu/alu_control/Extension_Data_reg[31]_6
    SLICE_X13Y54         LUT6 (Prop_lut6_I5_O)        0.105    12.455 r  cpu/alu_control/EX_MEM_ALU_OUT[31]_i_1/O
                         net (fo=2, routed)           0.411    12.866    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[31]
    SLICE_X8Y54          FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.530    18.991    cpu/ex_mem_register/clk_out1
    SLICE_X8Y54          FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]/C
                         clock pessimism              0.404    19.395    
                         clock uncertainty           -0.473    18.922    
    SLICE_X8Y54          FDRE (Setup_fdre_C_D)       -0.015    18.907    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        13.300ns  (logic 6.747ns (50.729%)  route 6.553ns (49.272%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 19.139 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.540 r  cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.540    cpu/alu/result0_carry__0_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.805 r  cpu/alu/result0_carry__1/O[1]
                         net (fo=1, routed)           0.541    11.346    cpu/alu_control/EX_MEM_ALU_OUT[27]_i_3_0[1]
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.250    11.596 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_6/O
                         net (fo=1, routed)           0.348    11.944    cpu/alu_control/EX_MEM_ALU_OUT[25]_i_6_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.105    12.049 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_3/O
                         net (fo=2, routed)           0.638    12.687    cpu/alu_control/Extension_Data_reg[25]
    SLICE_X14Y49         LUT3 (Prop_lut3_I2_O)        0.105    12.792 r  cpu/alu_control/EX_MEM_ALU_OUT[25]_i_1/O
                         net (fo=1, routed)           0.000    12.792    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[25]
    SLICE_X14Y49         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.678    19.139    cpu/ex_mem_register/clk_out1
    SLICE_X14Y49         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[25]/C
                         clock pessimism              0.344    19.483    
                         clock uncertainty           -0.473    19.010    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.072    19.082    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[25]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -12.792    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        12.990ns  (logic 6.649ns (51.187%)  route 6.341ns (48.813%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 18.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.707 r  cpu/alu/result0_carry__0/O[1]
                         net (fo=1, routed)           0.472    11.179    cpu/alu_control/EX_MEM_ALU_OUT[23]_i_4_0[1]
    SLICE_X9Y54          LUT5 (Prop_lut5_I2_O)        0.250    11.429 r  cpu/alu_control/EX_MEM_ALU_OUT[21]_i_7/O
                         net (fo=1, routed)           0.501    11.930    cpu/alu_control/EX_MEM_ALU_OUT[21]_i_7_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I0_O)        0.105    12.035 r  cpu/alu_control/EX_MEM_ALU_OUT[21]_i_4/O
                         net (fo=2, routed)           0.342    12.376    cpu/alu_control/EX_MEM_ALU_OUT[21]_i_4_n_0
    SLICE_X14Y54         LUT4 (Prop_lut4_I3_O)        0.105    12.481 r  cpu/alu_control/EX_MEM_ALU_OUT[21]_i_1/O
                         net (fo=1, routed)           0.000    12.481    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[21]
    SLICE_X14Y54         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.530    18.991    cpu/ex_mem_register/clk_out1
    SLICE_X14Y54         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[21]/C
                         clock pessimism              0.404    19.395    
                         clock uncertainty           -0.473    18.922    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)        0.076    18.998    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[21]
  -------------------------------------------------------------------
                         required time                         18.998    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        12.937ns  (logic 6.587ns (50.915%)  route 6.350ns (49.085%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 18.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.642 r  cpu/alu/result0_carry__0/O[2]
                         net (fo=1, routed)           0.538    11.180    cpu/alu_control/EX_MEM_ALU_OUT[23]_i_4_0[2]
    SLICE_X9Y54          LUT5 (Prop_lut5_I2_O)        0.253    11.433 r  cpu/alu_control/EX_MEM_ALU_OUT[22]_i_7/O
                         net (fo=1, routed)           0.313    11.746    cpu/alu_control/EX_MEM_ALU_OUT[22]_i_7_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.105    11.851 r  cpu/alu_control/EX_MEM_ALU_OUT[22]_i_4/O
                         net (fo=2, routed)           0.473    12.324    cpu/alu_control/EX_MEM_ALU_OUT[22]_i_4_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I3_O)        0.105    12.429 r  cpu/alu_control/EX_MEM_ALU_OUT[22]_i_1/O
                         net (fo=1, routed)           0.000    12.429    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[22]
    SLICE_X13Y53         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.530    18.991    cpu/ex_mem_register/clk_out1
    SLICE_X13Y53         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[22]/C
                         clock pessimism              0.404    19.395    
                         clock uncertainty           -0.473    18.922    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.030    18.952    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[22]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -12.429    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        12.922ns  (logic 6.661ns (51.547%)  route 6.261ns (48.453%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 18.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.540 r  cpu/alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.540    cpu/alu/result0_carry__0_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.720 r  cpu/alu/result0_carry__1/O[0]
                         net (fo=1, routed)           0.456    11.176    cpu/alu_control/EX_MEM_ALU_OUT[27]_i_3_0[0]
    SLICE_X8Y55          LUT5 (Prop_lut5_I2_O)        0.249    11.425 r  cpu/alu_control/EX_MEM_ALU_OUT[24]_i_9/O
                         net (fo=1, routed)           0.125    11.550    cpu/alu_control/EX_MEM_ALU_OUT[24]_i_9_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I0_O)        0.105    11.655 r  cpu/alu_control/EX_MEM_ALU_OUT[24]_i_4/O
                         net (fo=2, routed)           0.654    12.309    cpu/alu_control/Extension_Data_reg[24]
    SLICE_X14Y53         LUT4 (Prop_lut4_I3_O)        0.105    12.414 r  cpu/alu_control/EX_MEM_ALU_OUT[24]_i_1/O
                         net (fo=1, routed)           0.000    12.414    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[24]
    SLICE_X14Y53         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.530    18.991    cpu/ex_mem_register/clk_out1
    SLICE_X14Y53         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[24]/C
                         clock pessimism              0.404    19.395    
                         clock uncertainty           -0.473    18.922    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)        0.072    18.994    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[24]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        12.873ns  (logic 6.651ns (51.668%)  route 6.222ns (48.332%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.009ns = ( 18.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.701    -0.508    cpu/mem_wb_register/clk_out1
    SLICE_X3Y71          FDRE                                         r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.379    -0.129 r  cpu/mem_wb_register/MEM_WB_RegisterRd_reg[2]/Q
                         net (fo=99, routed)          1.321     1.191    cpu/mem_wb_register/MEM_WB_RegisterRd_reg[4]_1[2]
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.296 r  cpu/mem_wb_register/result0_i_85/O
                         net (fo=3, routed)           0.794     2.091    cpu/mem_wb_register/forward/p_3_in
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.105     2.196 r  cpu/mem_wb_register/result0_i_35/O
                         net (fo=32, routed)          1.337     3.533    cpu/ex_mem_register/result0__0[0]
    SLICE_X5Y52          LUT5 (Prop_lut5_I3_O)        0.105     3.638 r  cpu/ex_mem_register/result0__0_i_10/O
                         net (fo=4, routed)           0.863     4.501    cpu/alu/A[7]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      3.397     7.898 r  cpu/alu/result0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.900    cpu/alu/result0__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.271     9.171 r  cpu/alu/result0__1/P[0]
                         net (fo=2, routed)           0.709     9.880    cpu/alu/result0__1_n_105
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.105     9.985 r  cpu/alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     9.985    cpu/alu/result0_carry_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.442 r  cpu/alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.442    cpu/alu/result0_carry_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.702 r  cpu/alu/result0_carry__0/O[3]
                         net (fo=1, routed)           0.480    11.181    cpu/alu_control/EX_MEM_ALU_OUT[23]_i_4_0[3]
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.257    11.438 r  cpu/alu_control/EX_MEM_ALU_OUT[23]_i_7/O
                         net (fo=1, routed)           0.345    11.784    cpu/alu_control/EX_MEM_ALU_OUT[23]_i_7_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.105    11.889 r  cpu/alu_control/EX_MEM_ALU_OUT[23]_i_4/O
                         net (fo=2, routed)           0.370    12.259    cpu/alu_control/EX_MEM_ALU_OUT[23]_i_4_n_0
    SLICE_X12Y53         LUT4 (Prop_lut4_I3_O)        0.105    12.364 r  cpu/alu_control/EX_MEM_ALU_OUT[23]_i_1/O
                         net (fo=1, routed)           0.000    12.364    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[31]_1[23]
    SLICE_X12Y53         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.530    18.991    cpu/ex_mem_register/clk_out1
    SLICE_X12Y53         FDRE                                         r  cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[23]/C
                         clock pessimism              0.404    19.395    
                         clock uncertainty           -0.473    18.922    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.072    18.994    cpu/ex_mem_register/EX_MEM_ALU_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                         18.994    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  6.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/tag_reg_0_63_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.860%)  route 0.126ns (47.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.721    -0.593    cpu/id_ex_register/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/id_ex_register/PC_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/id_ex_register/PC_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.327    cpu/btb/tag_reg_0_63_15_17/DIA
    SLICE_X2Y66          RAMD64E                                      r  cpu/btb/tag_reg_0_63_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.995    -0.834    cpu/btb/tag_reg_0_63_15_17/WCLK
    SLICE_X2Y66          RAMD64E                                      r  cpu/btb/tag_reg_0_63_15_17/RAMA/CLK
                         clock pessimism              0.254    -0.580    
    SLICE_X2Y66          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.433    cpu/btb/tag_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/tag_reg_0_63_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.843%)  route 0.126ns (47.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.721    -0.593    cpu/id_ex_register/clk_out1
    SLICE_X1Y65          FDRE                                         r  cpu/id_ex_register/PC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/id_ex_register/PC_reg[11]/Q
                         net (fo=3, routed)           0.126    -0.327    cpu/btb/tag_reg_0_63_9_11/DIC
    SLICE_X2Y65          RAMD64E                                      r  cpu/btb/tag_reg_0_63_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.996    -0.833    cpu/btb/tag_reg_0_63_9_11/WCLK
    SLICE_X2Y65          RAMD64E                                      r  cpu/btb/tag_reg_0_63_9_11/RAMC/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X2Y65          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.435    cpu/btb/tag_reg_0_63_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/tag_reg_0_63_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.718    -0.596    cpu/id_ex_register/clk_out1
    SLICE_X3Y68          FDRE                                         r  cpu/id_ex_register/PC_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  cpu/id_ex_register/PC_reg[25]/Q
                         net (fo=3, routed)           0.136    -0.319    cpu/btb/tag_reg_0_63_24_26/DIB
    SLICE_X2Y68          RAMD64E                                      r  cpu/btb/tag_reg_0_63_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.993    -0.836    cpu/btb/tag_reg_0_63_24_26/WCLK
    SLICE_X2Y68          RAMD64E                                      r  cpu/btb/tag_reg_0_63_24_26/RAMB/CLK
                         clock pessimism              0.253    -0.583    
    SLICE_X2Y68          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.437    cpu/btb/tag_reg_0_63_24_26/RAMB
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/RegfileRt_Data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.246ns (41.162%)  route 0.352ns (58.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.725    -0.589    cpu/id_ex_register/clk_out1
    SLICE_X2Y53          FDRE                                         r  cpu/id_ex_register/RegfileRt_Data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  cpu/id_ex_register/RegfileRt_Data_reg[18]/Q
                         net (fo=2, routed)           0.352    -0.090    cpu/ex_mem_register/RegfileRt_Data[18]
    SLICE_X2Y47          LUT5 (Prop_lut5_I4_O)        0.098     0.008 r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data[18]_i_1/O
                         net (fo=1, routed)           0.000     0.008    cpu/ex_mem_register/p_0_in[18]
    SLICE_X2Y47          FDRE                                         r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.079    -0.750    cpu/ex_mem_register/clk_out1
    SLICE_X2Y47          FDRE                                         r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[18]/C
                         clock pessimism              0.506    -0.244    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.120    -0.124    cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/tag_reg_0_63_27_29/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.077%)  route 0.186ns (56.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.713    -0.601    cpu/id_ex_register/clk_out1
    SLICE_X5Y70          FDRE                                         r  cpu/id_ex_register/PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  cpu/id_ex_register/PC_reg[27]/Q
                         net (fo=3, routed)           0.186    -0.274    cpu/btb/tag_reg_0_63_27_29/DIA
    SLICE_X2Y69          RAMD64E                                      r  cpu/btb/tag_reg_0_63_27_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.992    -0.837    cpu/btb/tag_reg_0_63_27_29/WCLK
    SLICE_X2Y69          RAMD64E                                      r  cpu/btb/tag_reg_0_63_27_29/RAMA/CLK
                         clock pessimism              0.277    -0.560    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.413    cpu/btb/tag_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/tag_reg_0_63_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.049%)  route 0.165ns (53.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.719    -0.595    cpu/id_ex_register/clk_out1
    SLICE_X1Y67          FDRE                                         r  cpu/id_ex_register/PC_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  cpu/id_ex_register/PC_reg[14]/Q
                         net (fo=3, routed)           0.165    -0.289    cpu/btb/tag_reg_0_63_12_14/DIC
    SLICE_X2Y67          RAMD64E                                      r  cpu/btb/tag_reg_0_63_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.994    -0.835    cpu/btb/tag_reg_0_63_12_14/WCLK
    SLICE_X2Y67          RAMD64E                                      r  cpu/btb/tag_reg_0_63_12_14/RAMC/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X2Y67          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.437    cpu/btb/tag_reg_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/target_reg_0_63_21_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.316%)  route 0.357ns (71.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X13Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[2]/Q
                         net (fo=210, routed)         0.357    -0.130    cpu/btb/target_reg_0_63_21_23/ADDRD0
    SLICE_X10Y68         RAMD64E                                      r  cpu/btb/target_reg_0_63_21_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.963    -0.866    cpu/btb/target_reg_0_63_21_23/WCLK
    SLICE_X10Y68         RAMD64E                                      r  cpu/btb/target_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.277    -0.589    
    SLICE_X10Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.279    cpu/btb/target_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/target_reg_0_63_21_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.316%)  route 0.357ns (71.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X13Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[2]/Q
                         net (fo=210, routed)         0.357    -0.130    cpu/btb/target_reg_0_63_21_23/ADDRD0
    SLICE_X10Y68         RAMD64E                                      r  cpu/btb/target_reg_0_63_21_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.963    -0.866    cpu/btb/target_reg_0_63_21_23/WCLK
    SLICE_X10Y68         RAMD64E                                      r  cpu/btb/target_reg_0_63_21_23/RAMB/CLK
                         clock pessimism              0.277    -0.589    
    SLICE_X10Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.279    cpu/btb/target_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/target_reg_0_63_21_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.316%)  route 0.357ns (71.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X13Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[2]/Q
                         net (fo=210, routed)         0.357    -0.130    cpu/btb/target_reg_0_63_21_23/ADDRD0
    SLICE_X10Y68         RAMD64E                                      r  cpu/btb/target_reg_0_63_21_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.963    -0.866    cpu/btb/target_reg_0_63_21_23/WCLK
    SLICE_X10Y68         RAMD64E                                      r  cpu/btb/target_reg_0_63_21_23/RAMC/CLK
                         clock pessimism              0.277    -0.589    
    SLICE_X10Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.279    cpu/btb/target_reg_0_63_21_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cpu/id_ex_register/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/btb/target_reg_0_63_21_23/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.316%)  route 0.357ns (71.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.686    -0.628    cpu/id_ex_register/clk_out1
    SLICE_X13Y70         FDRE                                         r  cpu/id_ex_register/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  cpu/id_ex_register/PC_reg[2]/Q
                         net (fo=210, routed)         0.357    -0.130    cpu/btb/target_reg_0_63_21_23/ADDRD0
    SLICE_X10Y68         RAMD64E                                      r  cpu/btb/target_reg_0_63_21_23/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.963    -0.866    cpu/btb/target_reg_0_63_21_23/WCLK
    SLICE_X10Y68         RAMD64E                                      r  cpu/btb/target_reg_0_63_21_23/RAMD/CLK
                         clock pessimism              0.277    -0.589    
    SLICE_X10Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.279    cpu/btb/target_reg_0_63_21_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/clk_out1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X12Y82  reset_of_clk10M_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X12Y80  rst_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X11Y76  cpu/bht/counter_reg[0][0]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X9Y75   cpu/bht/counter_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X9Y78   cpu/bht/counter_reg[10][0]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X9Y77   cpu/bht/counter_reg[10][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X10Y78  cpu/bht/counter_reg[11][0]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X10Y76  cpu/bht/counter_reg[11][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X10Y78  cpu/bht/counter_reg[12][0]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X10Y76  cpu/bht/counter_reg[12][1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y48   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y48   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y48   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y48   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y48   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y48   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y53   cpu/regfile/regfile_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y48   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y48   cpu/regfile/regfile_reg_r2_0_31_24_29/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cpuclk
  To Clock:  clk_out1_pll_example

Setup :            0  Failing Endpoints,  Worst Slack        4.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[23]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        9.336ns  (logic 3.683ns (39.456%)  route 5.652ns (60.544%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          5.652   185.520    ext_ram_data_IOBUF[23]_inst/T
    AA15                 OBUFT (TriStatE_obuft_T_O)
                                                      3.304   188.824 r  ext_ram_data_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   188.824    ext_ram_data[23]
    AA15                                                              r  ext_ram_data[23] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -188.824    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[22]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        9.228ns  (logic 3.684ns (39.921%)  route 5.544ns (60.079%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          5.544   185.412    ext_ram_data_IOBUF[22]_inst/T
    Y15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.305   188.717 r  ext_ram_data_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   188.717    ext_ram_data[22]
    Y15                                                               r  ext_ram_data[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -188.717    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[21]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        9.115ns  (logic 3.687ns (40.453%)  route 5.427ns (59.547%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          5.427   185.295    ext_ram_data_IOBUF[21]_inst/T
    AC16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.308   188.603 r  ext_ram_data_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   188.603    ext_ram_data[21]
    AC16                                                              r  ext_ram_data[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -188.603    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[16]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        8.988ns  (logic 3.677ns (40.914%)  route 5.311ns (59.086%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          5.311   185.178    ext_ram_data_IOBUF[16]_inst/T
    AB16                 OBUFT (TriStatE_obuft_T_O)
                                                      3.298   188.477 r  ext_ram_data_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   188.477    ext_ram_data[16]
    AB16                                                              r  ext_ram_data[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -188.477    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[24]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        8.773ns  (logic 3.699ns (42.161%)  route 5.074ns (57.839%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          5.074   184.942    ext_ram_data_IOBUF[24]_inst/T
    AD17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.320   188.262 r  ext_ram_data_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   188.262    ext_ram_data[24]
    AD17                                                              r  ext_ram_data[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -188.262    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[25]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        8.652ns  (logic 3.694ns (42.701%)  route 4.958ns (57.299%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          4.958   184.825    ext_ram_data_IOBUF[25]_inst/T
    AC17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.315   188.141 r  ext_ram_data_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   188.141    ext_ram_data[25]
    AC17                                                              r  ext_ram_data[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -188.141    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[18]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        8.524ns  (logic 3.683ns (43.208%)  route 4.841ns (56.792%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          4.841   184.708    ext_ram_data_IOBUF[18]_inst/T
    AB17                 OBUFT (TriStatE_obuft_T_O)
                                                      3.304   188.012 r  ext_ram_data_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   188.012    ext_ram_data[18]
    AB17                                                              r  ext_ram_data[18] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -188.012    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[20]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        8.241ns  (logic 3.701ns (44.904%)  route 4.541ns (55.096%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          4.541   184.408    ext_ram_data_IOBUF[20]_inst/T
    AD18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.322   187.730 r  ext_ram_data_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   187.730    ext_ram_data[20]
    AD18                                                              r  ext_ram_data[20] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -187.730    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[19]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        8.131ns  (logic 3.698ns (45.484%)  route 4.433ns (54.516%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 f  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          4.433   184.300    ext_ram_data_IOBUF[19]_inst/T
    AC18                 OBUFT (TriStatE_obuft_T_O)
                                                      3.319   187.620 r  ext_ram_data_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000   187.620    ext_ram_data[19]
    AC18                                                              r  ext_ram_data[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -187.620    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_we_n
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_out1_pll_example rise@200.000ns - cpuclk rise@180.000ns)
  Data Path Delay:        8.007ns  (logic 3.668ns (45.812%)  route 4.339ns (54.188%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.104ns = ( 195.896 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.511ns = ( 179.489 - 180.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)   180.000   180.000 r  
    K21                                               0.000   180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   180.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394   181.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065   182.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308   176.151 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559   177.710    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   177.791 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.698   179.489    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.379   179.868 r  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          4.339   184.206    ext_ram_we_n_OBUF
    AD19                 OBUF (Prop_obuf_I_O)         3.289   187.496 r  ext_ram_we_n_OBUF_inst/O
                         net (fo=0)                   0.000   187.496    ext_ram_we_n
    AD19                                                              r  ext_ram_we_n (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                    200.000   200.000 r  
    K21                                               0.000   200.000 r  clk_50M (IN)
                         net (fo=0)                   0.000   200.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328   201.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   202.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436   195.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.255   196.151    
                         clock uncertainty           -0.473   195.678    
                         output delay                -2.000   193.678    
  -------------------------------------------------------------------
                         required time                        193.678    
                         arrival time                        -187.496    
  -------------------------------------------------------------------
                         slack                                  6.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.112ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[31]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 1.427ns (81.765%)  route 0.318ns (18.235%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.797    -0.518    cpu/ex_mem_register/clk_out1
    SLICE_X3Y46          FDRE                                         r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[31]/Q
                         net (fo=1, routed)           0.318    -0.059    ext_ram_data_IOBUF[31]_inst/I
    AC23                 OBUFT (Prop_obuft_I_O)       1.286     1.227 r  ext_ram_data_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.227    ext_ram_data[31]
    AC23                                                              r  ext_ram_data[31] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.115ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[11]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.965ns (52.712%)  route 0.866ns (47.288%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.713    -0.601    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          0.866     0.405    ext_ram_data_IOBUF[11]_inst/T
    V24                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.229 r  ext_ram_data_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.229    ext_ram_data[11]
    V24                                                               r  ext_ram_data[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.180ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[17]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 1.386ns (72.186%)  route 0.534ns (27.814%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.689    -0.625    cpu/pc/clk_out1
    SLICE_X9Y67          FDRE                                         r  cpu/pc/temp_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  cpu/pc/temp_pc_reg[19]/Q
                         net (fo=5, routed)           0.534     0.050    base_ram_addr_OBUF[17]
    W20                  OBUF (Prop_obuf_I_O)         1.245     1.294 r  base_ram_addr_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.294    base_ram_addr[17]
    W20                                                               r  base_ram_addr[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.181ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[0]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 1.427ns (78.611%)  route 0.388ns (21.389%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.795    -0.520    cpu/ex_mem_register/clk_out1
    SLICE_X4Y46          FDRE                                         r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[0]/Q
                         net (fo=1, routed)           0.388     0.010    ext_ram_data_IOBUF[0]_inst/I
    AF24                 OBUFT (Prop_obuft_I_O)       1.286     1.296 r  ext_ram_data_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.296    ext_ram_data[0]
    AF24                                                              r  ext_ram_data[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.207ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[1]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 1.410ns (73.809%)  route 0.500ns (26.191%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.726    -0.588    cpu/ex_mem_register/clk_out1
    SLICE_X3Y50          FDRE                                         r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[1]/Q
                         net (fo=1, routed)           0.500     0.053    ext_ram_data_IOBUF[1]_inst/I
    AE23                 OBUFT (Prop_obuft_I_O)       1.269     1.321 r  ext_ram_data_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.321    ext_ram_data[1]
    AE23                                                              r  ext_ram_data[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.216ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[1]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 1.345ns (68.870%)  route 0.608ns (31.130%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.692    -0.622    cpu/pc/clk_out1
    SLICE_X9Y62          FDRE                                         r  cpu/pc/temp_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  cpu/pc/temp_pc_reg[3]/Q
                         net (fo=103, routed)         0.608     0.127    base_ram_addr_OBUF[1]
    V18                  OBUF (Prop_obuf_I_O)         1.204     1.331 r  base_ram_addr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.331    base_ram_addr[1]
    V18                                                               r  base_ram_addr[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.217ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[16]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 1.380ns (70.514%)  route 0.577ns (29.486%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.689    -0.625    cpu/pc/clk_out1
    SLICE_X9Y67          FDRE                                         r  cpu/pc/temp_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  cpu/pc/temp_pc_reg[18]/Q
                         net (fo=5, routed)           0.577     0.093    base_ram_addr_OBUF[16]
    W21                  OBUF (Prop_obuf_I_O)         1.239     1.332 r  base_ram_addr_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.332    base_ram_addr[16]
    W21                                                               r  base_ram_addr[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.237ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/MemWrite_reg/C
                            (rising edge-triggered cell FDSE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[8]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.965ns (49.420%)  route 0.988ns (50.580%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.713    -0.601    cpu/ex_mem_register/clk_out1
    SLICE_X0Y73          FDSE                                         r  cpu/ex_mem_register/MemWrite_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  cpu/ex_mem_register/MemWrite_reg/Q
                         net (fo=34, routed)          0.988     0.527    ext_ram_data_IOBUF[8]_inst/T
    Y26                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.351 r  ext_ram_data_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.351    ext_ram_data[8]
    Y26                                                               r  ext_ram_data[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.244ns  (arrival time - required time)
  Source:                 cpu/pc/temp_pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            base_ram_addr[15]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 1.367ns (68.891%)  route 0.617ns (31.109%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.689    -0.625    cpu/pc/clk_out1
    SLICE_X13Y67         FDRE                                         r  cpu/pc/temp_pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  cpu/pc/temp_pc_reg[17]/Q
                         net (fo=5, routed)           0.617     0.133    base_ram_addr_OBUF[15]
    W19                  OBUF (Prop_obuf_I_O)         1.226     1.359 r  base_ram_addr_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.359    base_ram_addr[15]
    W19                                                               r  base_ram_addr[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.257ns  (arrival time - required time)
  Source:                 cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data[28]
                            (output port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_pll_example
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_out1_pll_example rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 1.394ns (73.766%)  route 0.496ns (26.234%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.452ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.796    -0.519    cpu/ex_mem_register/clk_out1
    SLICE_X4Y47          FDRE                                         r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  cpu/ex_mem_register/EX_MEM_Ext_ram_Data_reg[28]/Q
                         net (fo=1, routed)           0.496     0.118    ext_ram_data_IOBUF[28]_inst/I
    AD21                 OBUFT (Prop_obuft_I_O)       1.253     1.371 r  ext_ram_data_IOBUF[28]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.371    ext_ram_data[28]
    AD21                                                              r  ext_ram_data[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.567    -1.885    
                         output delay                -2.000    -3.885    
  -------------------------------------------------------------------
                         required time                          3.885    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  5.257    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_example
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        8.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 1.932ns (20.912%)  route 7.306ns (79.088%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 18.986 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          2.415    10.284    cpu/id_ex_register/is_branch
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105    10.389 r  cpu/id_ex_register/temp_pc[8]_i_1/O
                         net (fo=1, routed)           0.000    10.389    cpu/pc/D[8]
    SLICE_X9Y64          FDRE                                         r  cpu/pc/temp_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.525    18.986    cpu/pc/clk_out1
    SLICE_X9Y64          FDRE                                         r  cpu/pc/temp_pc_reg[8]/C
                         clock pessimism              0.255    19.241    
                         clock uncertainty           -0.473    18.767    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)        0.032    18.799    cpu/pc/temp_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 1.932ns (21.236%)  route 7.165ns (78.764%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.013ns = ( 18.987 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          2.022     9.891    cpu/id_ex_register/is_branch
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.105     9.996 r  cpu/id_ex_register/temp_pc[2]_i_1/O
                         net (fo=1, routed)           0.252    10.248    cpu/pc/D[2]
    SLICE_X9Y63          FDRE                                         r  cpu/pc/temp_pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.526    18.987    cpu/pc/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu/pc/temp_pc_reg[2]/C
                         clock pessimism              0.255    19.242    
                         clock uncertainty           -0.473    18.768    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)       -0.047    18.721    cpu/pc/temp_pc_reg[2]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 1.932ns (21.363%)  route 7.111ns (78.637%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns = ( 19.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          2.220    10.089    cpu/id_ex_register/is_branch
    SLICE_X6Y62          LUT6 (Prop_lut6_I3_O)        0.105    10.194 r  cpu/id_ex_register/temp_pc[0]_i_1/O
                         net (fo=1, routed)           0.000    10.194    cpu/pc/D[0]
    SLICE_X6Y62          FDRE                                         r  cpu/pc/temp_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.596    19.057    cpu/pc/clk_out1
    SLICE_X6Y62          FDRE                                         r  cpu/pc/temp_pc_reg[0]/C
                         clock pessimism              0.255    19.312    
                         clock uncertainty           -0.473    18.838    
    SLICE_X6Y62          FDRE (Setup_fdre_C_D)        0.072    18.910    cpu/pc/temp_pc_reg[0]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.803ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.932ns (21.667%)  route 6.984ns (78.333%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.944ns = ( 19.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          2.093     9.962    cpu/id_ex_register/is_branch
    SLICE_X7Y63          LUT6 (Prop_lut6_I3_O)        0.105    10.067 r  cpu/id_ex_register/temp_pc[1]_i_1/O
                         net (fo=1, routed)           0.000    10.067    cpu/pc/D[1]
    SLICE_X7Y63          FDRE                                         r  cpu/pc/temp_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.595    19.056    cpu/pc/clk_out1
    SLICE_X7Y63          FDRE                                         r  cpu/pc/temp_pc_reg[1]/C
                         clock pessimism              0.255    19.311    
                         clock uncertainty           -0.473    18.837    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.032    18.869    cpu/pc/temp_pc_reg[1]
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  8.803    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 1.932ns (22.045%)  route 6.831ns (77.955%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.012ns = ( 18.988 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          1.680     9.549    cpu/id_ex_register/is_branch
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.105     9.654 r  cpu/id_ex_register/temp_pc[3]_i_1/O
                         net (fo=1, routed)           0.260     9.914    cpu/pc/D[3]
    SLICE_X9Y62          FDRE                                         r  cpu/pc/temp_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.527    18.988    cpu/pc/clk_out1
    SLICE_X9Y62          FDRE                                         r  cpu/pc/temp_pc_reg[3]/C
                         clock pessimism              0.255    19.243    
                         clock uncertainty           -0.473    18.769    
    SLICE_X9Y62          FDRE (Setup_fdre_C_D)       -0.047    18.722    cpu/pc/temp_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  8.809    

Slack (MET) :             8.904ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 1.932ns (22.098%)  route 6.810ns (77.902%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 18.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          1.919     9.788    cpu/id_ex_register/is_branch
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.105     9.893 r  cpu/id_ex_register/temp_pc[12]_i_1/O
                         net (fo=1, routed)           0.000     9.893    cpu/pc/D[12]
    SLICE_X13Y66         FDRE                                         r  cpu/pc/temp_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.524    18.985    cpu/pc/clk_out1
    SLICE_X13Y66         FDRE                                         r  cpu/pc/temp_pc_reg[12]/C
                         clock pessimism              0.255    19.240    
                         clock uncertainty           -0.473    18.766    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.030    18.796    cpu/pc/temp_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  8.904    

Slack (MET) :             8.906ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 1.932ns (22.098%)  route 6.810ns (77.902%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.015ns = ( 18.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          1.919     9.788    cpu/id_ex_register/is_branch
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.105     9.893 r  cpu/id_ex_register/temp_pc[14]_i_1/O
                         net (fo=1, routed)           0.000     9.893    cpu/pc/D[14]
    SLICE_X13Y66         FDRE                                         r  cpu/pc/temp_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.524    18.985    cpu/pc/clk_out1
    SLICE_X13Y66         FDRE                                         r  cpu/pc/temp_pc_reg[14]/C
                         clock pessimism              0.255    19.240    
                         clock uncertainty           -0.473    18.766    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.032    18.798    cpu/pc/temp_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  8.906    

Slack (MET) :             8.929ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 1.932ns (22.153%)  route 6.788ns (77.847%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.013ns = ( 18.987 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          1.897     9.766    cpu/id_ex_register/is_branch
    SLICE_X9Y63          LUT6 (Prop_lut6_I3_O)        0.105     9.871 r  cpu/id_ex_register/temp_pc[4]_i_1/O
                         net (fo=1, routed)           0.000     9.871    cpu/pc/D[4]
    SLICE_X9Y63          FDRE                                         r  cpu/pc/temp_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.526    18.987    cpu/pc/clk_out1
    SLICE_X9Y63          FDRE                                         r  cpu/pc/temp_pc_reg[4]/C
                         clock pessimism              0.255    19.242    
                         clock uncertainty           -0.473    18.768    
    SLICE_X9Y63          FDRE (Setup_fdre_C_D)        0.032    18.800    cpu/pc/temp_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  8.929    

Slack (MET) :             9.035ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 1.932ns (22.437%)  route 6.678ns (77.563%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.016ns = ( 18.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          1.787     9.656    cpu/id_ex_register/is_branch
    SLICE_X13Y67         LUT6 (Prop_lut6_I3_O)        0.105     9.761 r  cpu/id_ex_register/temp_pc[17]_i_1/O
                         net (fo=1, routed)           0.000     9.761    cpu/pc/D[17]
    SLICE_X13Y67         FDRE                                         r  cpu/pc/temp_pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.523    18.984    cpu/pc/clk_out1
    SLICE_X13Y67         FDRE                                         r  cpu/pc/temp_pc_reg[17]/C
                         clock pessimism              0.255    19.239    
                         clock uncertainty           -0.473    18.765    
    SLICE_X13Y67         FDRE (Setup_fdre_C_D)        0.030    18.795    cpu/pc/temp_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  9.035    

Slack (MET) :             9.060ns  (required time - arrival time)
  Source:                 base_ram_data[17]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/pc/temp_pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        8.586ns  (logic 1.932ns (22.498%)  route 6.655ns (77.502%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=3)
  Input Delay:            5.000ns
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.014ns = ( 18.986 - 20.000 ) 
    Source Clock Delay      (SCD):    -3.849ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     1.151    
    M21                                               0.000     1.151 f  base_ram_data[17] (INOUT)
                         net (fo=0)                   0.000     1.151    base_ram_data[17]
    M21                  IBUF (Prop_ibuf_I_O)         1.407     2.558 f  base_ram_data_IBUF[17]_inst/O
                         net (fo=2, routed)           3.129     5.687    cpu/pc/base_ram_data_IBUF[17]
    SLICE_X0Y74          LUT4 (Prop_lut4_I1_O)        0.105     5.792 f  cpu/pc/IS_JR_i_8/O
                         net (fo=1, routed)           0.687     6.479    cpu/pc/IS_JR_i_8_n_0
    SLICE_X0Y76          LUT6 (Prop_lut6_I5_O)        0.105     6.584 r  cpu/pc/IS_JR_i_5/O
                         net (fo=1, routed)           0.513     7.097    cpu/pc/IS_JR_i_5_n_0
    SLICE_X0Y77          LUT6 (Prop_lut6_I5_O)        0.105     7.202 r  cpu/pc/IS_JR_i_3/O
                         net (fo=2, routed)           0.561     7.764    cpu/pc/IF_IS_JR
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.105     7.869 r  cpu/pc/temp_pc[31]_i_7/O
                         net (fo=32, routed)          1.764     9.632    cpu/id_ex_register/is_branch
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105     9.737 r  cpu/id_ex_register/temp_pc[5]_i_1/O
                         net (fo=1, routed)           0.000     9.737    cpu/pc/D[5]
    SLICE_X9Y64          FDRE                                         r  cpu/pc/temp_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.525    18.986    cpu/pc/clk_out1
    SLICE_X9Y64          FDRE                                         r  cpu/pc/temp_pc_reg[5]/C
                         clock pessimism              0.255    19.241    
                         clock uncertainty           -0.473    18.767    
    SLICE_X9Y64          FDRE (Setup_fdre_C_D)        0.030    18.797    cpu/pc/temp_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  9.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.348ns  (arrival time - required time)
  Source:                 ext_ram_data[1]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.378ns (68.331%)  route 0.639ns (31.669%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AE23                                              0.000     0.896 r  ext_ram_data[1] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[1]_inst/IO
    AE23                 IBUF (Prop_ibuf_I_O)         1.378     2.274 r  ext_ram_data_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           0.639     2.913    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[1]
    SLICE_X1Y43          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.871    -0.338    cpu/mem_wb_register/clk_out1
    SLICE_X1Y43          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[1]/C
                         clock pessimism             -0.255    -0.593    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.158    -0.435    cpu/mem_wb_register/Ext_ram_Data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.350ns  (arrival time - required time)
  Source:                 ext_ram_data[2]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 1.391ns (69.281%)  route 0.617ns (30.719%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AF23                                              0.000     0.896 r  ext_ram_data[2] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[2]_inst/IO
    AF23                 IBUF (Prop_ibuf_I_O)         1.391     2.288 r  ext_ram_data_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           0.617     2.904    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[2]
    SLICE_X0Y40          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.870    -0.339    cpu/mem_wb_register/clk_out1
    SLICE_X0Y40          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[2]/C
                         clock pessimism             -0.255    -0.594    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.148    -0.446    cpu/mem_wb_register/Ext_ram_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.422ns  (arrival time - required time)
  Source:                 base_ram_data[15]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/if_id_register/instruction_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 1.330ns (69.839%)  route 0.574ns (30.161%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    U21                                               0.000     0.896 r  base_ram_data[15] (INOUT)
                         net (fo=0)                   0.000     0.896    base_ram_data[15]
    U21                  IBUF (Prop_ibuf_I_O)         1.330     2.226 r  base_ram_data_IBUF[15]_inst/O
                         net (fo=2, routed)           0.574     2.800    cpu/if_id_register/base_ram_data_IBUF[15]
    SLICE_X0Y74          FDRE                                         r  cpu/if_id_register/instruction_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.697    -0.512    cpu/if_id_register/clk_out1
    SLICE_X0Y74          FDRE                                         r  cpu/if_id_register/instruction_reg[15]/C
                         clock pessimism             -0.255    -0.767    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.145    -0.622    cpu/if_id_register/instruction_reg[15]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.434ns  (arrival time - required time)
  Source:                 ext_ram_data[0]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 1.396ns (66.272%)  route 0.710ns (33.728%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AF24                                              0.000     0.896 r  ext_ram_data[0] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[0]_inst/IO
    AF24                 IBUF (Prop_ibuf_I_O)         1.396     2.292 r  ext_ram_data_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           0.710     3.002    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[0]
    SLICE_X4Y46          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.870    -0.339    cpu/mem_wb_register/clk_out1
    SLICE_X4Y46          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[0]/C
                         clock pessimism             -0.255    -0.594    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.162    -0.432    cpu/mem_wb_register/Ext_ram_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.454ns  (arrival time - required time)
  Source:                 ext_ram_data[31]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.395ns (65.567%)  route 0.733ns (34.433%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AC23                                              0.000     0.896 r  ext_ram_data[31] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[31]_inst/IO
    AC23                 IBUF (Prop_ibuf_I_O)         1.395     2.291 r  ext_ram_data_IOBUF[31]_inst/IBUF/O
                         net (fo=1, routed)           0.733     3.024    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[31]
    SLICE_X3Y49          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.872    -0.337    cpu/mem_wb_register/clk_out1
    SLICE_X3Y49          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[31]/C
                         clock pessimism             -0.255    -0.592    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.162    -0.430    cpu/mem_wb_register/Ext_ram_Data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.540ns  (arrival time - required time)
  Source:                 ext_ram_data[26]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.362ns (60.749%)  route 0.880ns (39.251%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AD20                                              0.000     0.896 r  ext_ram_data[26] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[26]_inst/IO
    AD20                 IBUF (Prop_ibuf_I_O)         1.362     2.258 r  ext_ram_data_IOBUF[26]_inst/IBUF/O
                         net (fo=1, routed)           0.880     3.139    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[26]
    SLICE_X2Y42          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.871    -0.338    cpu/mem_wb_register/clk_out1
    SLICE_X2Y42          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[26]/C
                         clock pessimism             -0.255    -0.593    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.191    -0.402    cpu/mem_wb_register/Ext_ram_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.546ns  (arrival time - required time)
  Source:                 ext_ram_data[28]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 1.363ns (61.800%)  route 0.842ns (38.200%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AD21                                              0.000     0.896 r  ext_ram_data[28] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[28]_inst/IO
    AD21                 IBUF (Prop_ibuf_I_O)         1.363     2.259 r  ext_ram_data_IOBUF[28]_inst/IBUF/O
                         net (fo=1, routed)           0.842     3.101    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[28]
    SLICE_X0Y43          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.871    -0.338    cpu/mem_wb_register/clk_out1
    SLICE_X0Y43          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[28]/C
                         clock pessimism             -0.255    -0.593    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.148    -0.445    cpu/mem_wb_register/Ext_ram_Data_reg[28]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.547ns  (arrival time - required time)
  Source:                 ext_ram_data[7]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.385ns (62.353%)  route 0.836ns (37.647%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AF20                                              0.000     0.896 r  ext_ram_data[7] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[7]_inst/IO
    AF20                 IBUF (Prop_ibuf_I_O)         1.385     2.281 r  ext_ram_data_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           0.836     3.117    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[7]
    SLICE_X0Y40          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.870    -0.339    cpu/mem_wb_register/clk_out1
    SLICE_X0Y40          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[7]/C
                         clock pessimism             -0.255    -0.594    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.164    -0.430    cpu/mem_wb_register/Ext_ram_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.557ns  (arrival time - required time)
  Source:                 ext_ram_data[5]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.374ns (61.571%)  route 0.858ns (38.429%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AE21                                              0.000     0.896 r  ext_ram_data[5] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[5]_inst/IO
    AE21                 IBUF (Prop_ibuf_I_O)         1.374     2.271 r  ext_ram_data_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           0.858     3.129    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[5]
    SLICE_X0Y43          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.871    -0.338    cpu/mem_wb_register/clk_out1
    SLICE_X0Y43          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[5]/C
                         clock pessimism             -0.255    -0.593    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.164    -0.429    cpu/mem_wb_register/Ext_ram_Data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.558ns  (arrival time - required time)
  Source:                 ext_ram_data[27]
                            (input port clocked by clk_out1_pll_example  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cpu/mem_wb_register/Ext_ram_Data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpuclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - clk_out1_pll_example rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.355ns (59.642%)  route 0.917ns (40.358%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -4.104ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_example rise edge)
                                                      0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    -4.104 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     0.896    
    AB21                                              0.000     0.896 r  ext_ram_data[27] (INOUT)
                         net (fo=1, unset)            0.000     0.896    ext_ram_data_IOBUF[27]_inst/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.355     2.252 r  ext_ram_data_IOBUF[27]_inst/IBUF/O
                         net (fo=1, routed)           0.917     3.169    cpu/mem_wb_register/Ext_ram_Data_reg[31]_0[27]
    SLICE_X2Y42          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.871    -0.338    cpu/mem_wb_register/clk_out1
    SLICE_X2Y42          FDRE                                         r  cpu/mem_wb_register/Ext_ram_Data_reg[27]/C
                         clock pessimism             -0.255    -0.593    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.204    -0.389    cpu/mem_wb_register/Ext_ram_Data_reg[27]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  3.558    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpuclk
  To Clock:  cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       18.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.397ns  (required time - arrival time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_reg/PRE
                            (recovery check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpuclk rise@20.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.433ns (53.401%)  route 0.378ns (46.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 18.982 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.473ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.943ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.459    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.308    -3.849 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    -2.290    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.209 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.638    -0.571    clk_10M
    SLICE_X12Y82         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.433    -0.138 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.378     0.240    reset_of_clk10M
    SLICE_X12Y80         FDPE                                         f  rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)    20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.332    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.436    15.896 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    17.384    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.461 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         1.521    18.982    clk_10M
    SLICE_X12Y80         FDPE                                         r  rst_reg/C
                         clock pessimism              0.420    19.402    
                         clock uncertainty           -0.473    18.929    
    SLICE_X12Y80         FDPE (Recov_fdpe_C_PRE)     -0.292    18.637    rst_reg
  -------------------------------------------------------------------
                         required time                         18.637    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                 18.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 reset_of_clk10M_reg/C
                            (rising edge-triggered cell FDPE clocked by cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rst_reg/PRE
                            (removal check against rising-edge clock cpuclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpuclk rise@0.000ns - cpuclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.124%)  route 0.170ns (50.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.557    -1.885 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.341    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.315 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.689    -0.625    clk_10M
    SLICE_X12Y82         FDPE                                         r  reset_of_clk10M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDPE (Prop_fdpe_C_Q)         0.164    -0.461 f  reset_of_clk10M_reg/Q
                         net (fo=1, routed)           0.170    -0.292    reset_of_clk10M
    SLICE_X12Y80         FDPE                                         f  rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpuclk rise edge)     0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.899    clock_gen/inst/clk_in1_pll_example
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.351    -2.452 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.858    clock_gen/inst/clk_out1_pll_example
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.829 r  clock_gen/inst/clkout1_buf/O
                         net (fo=911, routed)         0.961    -0.868    clk_10M
    SLICE_X12Y80         FDPE                                         r  rst_reg/C
                         clock pessimism              0.255    -0.613    
    SLICE_X12Y80         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.684    rst_reg
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.393    





