0.7
2020.1
May 27 2020
19:59:15
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/AESL_automem_data_in.v,1636283607,systemVerilog,,,,AESL_automem_data_in,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/AESL_automem_data_out.v,1636283607,systemVerilog,,,,AESL_automem_data_out,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/AESL_automem_scale.v,1636283607,systemVerilog,,,,AESL_automem_scale,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/foo_b.autotb.v,1636283607,systemVerilog,,,,apatb_foo_b_top,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/foo_b.v,1636283581,systemVerilog,,,,foo_b,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/sokrat/project/learn/Hybridsystem/homework/hw4+/lab4_z4/lab4_z4b_prj/sol1/sim/verilog/foo_b_temp1.v,1636283581,systemVerilog,,,,foo_b_temp1;foo_b_temp1_ram,/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
