$date
	Wed May 15 21:37:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! data_out $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ rst $end
$var wire 1 ! data_out $end
$var reg 4 % temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
1"
#20
0"
1#
#25
b1000 %
1"
#30
0"
0#
#35
b100 %
1"
#40
0"
1#
#45
b1010 %
1"
#50
0"
#55
1!
b1101 %
1"
#60
0"
0#
#65
0!
b110 %
1"
#70
0"
1#
#75
1!
b1011 %
1"
#80
0"
