{
  "section_index": 190,
  "section_id": "3.1.4.27",
  "title": "3.1.4.27 Offset E14h: PMRMSCL – Persistent Memory Region Memory Space Control Lower",
  "level": 4,
  "pages": {
    "start": 99,
    "end": 100,
    "count": 2
  },
  "content": {
    "text": "This optional property and the PMRMSCU property specify how the controller references the Persistent\nMemory Region with host-supplied addresses. If the controller supports the Persistent Memory Region’s\ncontroller memory space (PMRCAP.CMSS), this property is mandatory. Otherwise, this property is\nreserved.\nFor a memory-based controller, the host shall access this property with aligned 32-bit accesses.\nThis property shall not be reset by a Controller Level Reset initiated by a Controller Reset.",
    "tables": [],
    "figures": [
      {
        "id": "figure_100_141",
        "page": 100,
        "bbox": [
          114.0,
          141.0,
          881.0,
          527.0
        ],
        "detected_title": "Figure 63: Offset E14h: PMRMSCL – Persistent Memory Region Memory Space Control Lower",
        "title": "Figure 63: Offset E14h: PMRMSCL – Persistent Memory Region Memory Space Control Lower",
        "image_path": "Figure_3_1_4_27_Offset_E14h_PMRMSCL_Persistent_Memory_Region_Memory_Space_Control_Lower.png"
      }
    ]
  },
  "statistics": {
    "table_count": 0,
    "figure_count": 1
  }
}