'GCBASIC/GCGB Chip Data File
'Chip: 16LF1765
'Main Format last revised:   14/07/2017
'Header Format last revised: 22/05/2021

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the examples below

'This constant is exposed as ChipWORDS
Prog=8192

'This constant is exposed as ChipEEPROM
EEPROM=0

'This constant is exposed as ChipRAM
RAM=1024

'This constant is exposed as ChipIO
I/O=12

'This constant is exposed as ChipADC
ADC=8

'This constant is exposed as ChipMhz
MaxMHz=32

'This constant is exposed with only the first parameter (if more than one)
IntOsc=32, 16, 8, 4, 2, 1, 0.5, 0.25, 0.125

'This constant is exposed as ChipPins
Pins=14

'This constant is exposed as ChipFamily
Family=15

'This constant is exposed as ChipSubFamily
SubFamily=15000

'This constant is exposed as ChipConfWords
ConfigWords=2

'This constant is exposed as ChipPSP
PSP=0

'This constant is exposed as ChipUSART
USART=1

'This constant is exposed as ChipMaxAddress
MaxAddress=4095

';Microcontroller specific configuration Constants used in specific libraries, compiler or user programs
';This section of constants is specific to a microcontroller, so the constants may not be present for all microcontrollers

'ChipHEFMemWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the HEF operations
HEFMemWords=128

'ChipsEraseRowSizeWords is used within hefsaf.h.  This constant provides information with respect to the register used for setting the HEFSAF operations
EraseRowSizeWords=32

'ChipStacks constant can be used in user programs and provides the available stack depth
Stacks=16

'ChipUserIDAddress constant is used in user programs and provides the User ID address
UserIDAddress=32768

'ChipUserIDLength constant is used in user programs to provide the length of the UserID (in words)
UserIDLength=4

'WriteFlashBlocksize constant is used in user programs that write to flash memory in bytes
WriteFlashBlockSize=32

'EraseFlashBlockSize constant is used in user programs that write to flash memory in bytes
EraseFlashBlockSize=32

'ChipSelfWrite constant is used within the compiler to indicate the chip is self write capable
SelfWrite=1

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the Great Cow BASIC identifier used in user code to expose the specific interrupt
ADCReady:ADIE,ADIF
CCP1:CCP1IE,CCP1IF
COG:COG1IE,COG1IF
Comp1Change:C1IE,C1IF
Comp2Change:C2IE,C2IF
ExtInt0:INTE,INTF
LogicCell1Event:CLC1IE,CLC1IF
LogicCell2Event:CLC2IE,CLC2IF
LogicCell3Event:CLC3IE,CLC3IF
OscillatorFail:OSFIE,OSFIF
PORTAChange:IOCIE,IOCIF
PWM5MatchEvent:PWM5IE,PWM5IF
PortChange:IOCIE,IOCIF
SSP1Collision:BCL1IE,BCL1IF
SSP1Ready:SSP1IE,SSP1IF
Timer0Overflow:TMR0IE,TMR0IF
Timer1Gate:TMR1GIE,TMR1GIF
Timer1Overflow:TMR1IE,TMR1IF
Timer2Match:TMR2IE,TMR2IF
Timer3Gate:TMR3GIE,TMR3GIF
Timer3Overflow:TMR3IE,TMR3IF
Timer4Match:TMR4IE,TMR4IF
Timer5Gate:TMR5GIE,TMR5GIF
Timer5Overflow:TMR5IE,TMR5IF
Timer6Match:TMR6IE,TMR6IF
UsartRX1Ready:RCIE,RCIF
UsartTX1Ready:TXIE,TXIF
ZeroCrossDetect:ZCDIE,ZCDIF

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the Great Cow BASIC register name used in user code to expose the specific register
INDF0,0
INDF1,1
PCL,2
STATUS,3
FSR0,4
FSR0L,4
FSR0H,5
FSR1,6
FSR1L,6
FSR1H,7
BSR,8
WREG,9
PCLATH,10
INTCON,11
PORTA,12
PORTC,14
PIR1,17
PIR2,18
PIR3,19
PIR4,20
TMR0,21
TMR1,22
TMR1L,22
TMR1H,23
T1CON,24
T1GCON,25
T2TMR,26
TMR2,26
PR2,27
T2PR,27
T2CON,28
T2HLT,29
T2CLKCON,30
T2RST,31
TRISA,140
TRISC,142
PIE1,145
PIE2,146
PIE3,147
PIE4,148
OPTION_REG,149
PCON,150
WDTCON,151
OSCTUNE,152
OSCCON,153
OSCSTAT,154
ADRES,155
ADRESL,155
ADRESH,156
ADCON0,157
ADCON1,158
ADCON2,159
LATA,268
LATC,270
CMOUT,271
CM1CON0,272
CM1CON1,273
CM1NSEL,274
CM1PSEL,275
CM2CON0,276
CM2CON1,277
CM2NSEL,278
CM2PSEL,279
ANSELA,396
ANSELC,398
PMADR,401
PMADRL,401
PMADRH,402
PMDAT,403
PMDATL,403
PMDATH,404
PMCON1,405
PMCON2,406
RC1REG,409
RCREG,409
RCREG1,409
TX1REG,410
TXREG,410
TXREG1,410
SP1BRG,411
SP1BRGL,411
SPBRG,411
SPBRG1,411
SPBRGL,411
SP1BRGH,412
SPBRGH,412
SPBRGH1,412
RC1STA,413
RCSTA,413
RCSTA1,413
TX1STA,414
TXSTA,414
TXSTA1,414
BAUD1CON,415
BAUDCON,415
BAUDCON1,415
BAUDCTL,415
BAUDCTL1,415
WPUA,524
WPUC,526
SSP1BUF,529
SSPBUF,529
SSP1ADD,530
SSPADD,530
SSP1MSK,531
SSPMSK,531
SSP1STAT,532
SSPSTAT,532
SSP1CON,533
SSP1CON1,533
SSPCON,533
SSPCON1,533
SSP1CON2,534
SSPCON2,534
SSP1CON3,535
SSPCON3,535
BORCON,541
FVRCON,542
ZCD1CON,543
ODCONA,652
ODCONC,654
CCPR1,657
CCPR1L,657
CCPR1H,658
CCP1CON,659
CCP1CAP,660
CCPTMRS,670
SLRCONA,780
SLRCONC,782
INLVLA,908
INLVLC,910
IOCAP,913
IOCAN,914
IOCAF,915
IOCCP,919
IOCCN,920
IOCCF,921
MD1CON0,923
MD1CON1,924
MD1SRC,925
MD1CARL,926
MD1CARH,927
HIDRVC,1038
T4TMR,1043
TMR4,1043
PR4,1044
T4PR,1044
T4CON,1045
T4HLT,1046
T4CLKCON,1047
T4RST,1048
T6TMR,1050
TMR6,1050
PR6,1051
T6PR,1051
T6CON,1052
T6HLT,1053
T6CLKCON,1054
T6RST,1055
TMR3,1171
TMR3L,1171
TMR3H,1172
T3CON,1173
T3GCON,1174
TMR5,1178
TMR5L,1178
TMR5H,1179
T5CON,1180
T5GCON,1181
OPA1NCHS,1295
OPA1PCHS,1296
OPA1CON,1297
OPA1ORS,1298
DACLD,1424
DAC1CON0,1425
DAC1CON1,1426
DAC1REF,1426
DAC1REFL,1426
DAC1CON2,1427
DAC1REFH,1427
DAC3CON0,1431
DAC3CON1,1432
DAC3REF,1432
PWM3DC,1559
PWM3DCL,1559
PWM3DCH,1560
PWM3CON,1561
COG1PHR,1677
COG1PHF,1678
COG1BLKR,1679
COG1BLKF,1680
COG1DBR,1681
COG1DBF,1682
COG1CON0,1683
COG1CON1,1684
COG1RIS0,1685
COG1RIS1,1686
COG1RSIM0,1687
COG1RSIM1,1688
COG1FIS0,1689
COG1FIS1,1690
COG1FSIM0,1691
COG1FSIM1,1692
COG1ASD0,1693
COG1ASD1,1694
COG1STR,1695
PRG1RTSS,1940
PRG1FTSS,1941
PRG1INS,1942
PRG1CON0,1943
PRG1CON1,1944
PRG1CON2,1945
PWMEN,3470
PWMLD,3471
PWMOUT,3472
PWM5PH,3473
PWM5PHL,3473
PWM5PHH,3474
PWM5DC,3475
PWM5DCL,3475
PWM5DCH,3476
PWM5PR,3477
PWM5PRL,3477
PWM5PRH,3478
PWM5OF,3479
PWM5OFL,3479
PWM5OFH,3480
PWM5TMR,3481
PWM5TMRL,3481
PWM5TMRH,3482
PWM5CON,3483
PWM5INTCON,3484
PWM5INTE,3484
PWM5INTF,3485
PWM5INTFLG,3485
PWM5CLKCON,3486
PWM5LDCON,3487
PWM5OFCON,3488
PPSLOCK,3599
INTPPS,3600
T0CKIPPS,3601
T1CKIPPS,3602
T1GPPS,3603
CCP1PPS,3604
COG1INPPS,3606
T2CKIPPS,3609
T2INPPS,3609
T2PPS,3609
T3CKIPPS,3610
T3GPPS,3611
T4CKIPPS,3612
T4INPPS,3612
T4PPS,3612
T5CKIPPS,3613
T5GPPS,3614
T6CKIPPS,3615
T6INPPS,3615
T6PPS,3615
SSPCLKPPS,3616
SSPDATPPS,3617
SSPSSPPS,3618
RXPPS,3620
CKPPS,3621
CLCIN0PPS,3624
CLCIN1PPS,3625
CLCIN2PPS,3626
CLCIN3PPS,3627
PRG1RPPS,3628
PRG1FPPS,3629
MD1CHPPS,3632
MD1CLPPS,3633
MD1MODPPS,3634
RA0PPS,3728
RA1PPS,3729
RA2PPS,3730
RA4PPS,3732
RA5PPS,3733
RC0PPS,3744
RC1PPS,3745
RC2PPS,3746
RC3PPS,3747
RC4PPS,3748
RC5PPS,3749
CLCDATA,3855
CLC1CON,3856
CLC1POL,3857
CLC1SEL0,3858
CLC1SEL1,3859
CLC1SEL2,3860
CLC1SEL3,3861
CLC1GLS0,3862
CLC1GLS1,3863
CLC1GLS2,3864
CLC1GLS3,3865
CLC2CON,3866
CLC2POL,3867
CLC2SEL0,3868
CLC2SEL1,3869
CLC2SEL2,3870
CLC2SEL3,3871
CLC2GLS0,3872
CLC2GLS1,3873
CLC2GLS2,3874
CLC2GLS3,3875
CLC3CON,3876
CLC3POL,3877
CLC3SEL0,3878
CLC3SEL1,3879
CLC3SEL2,3880
CLC3SEL3,3881
CLC3GLS0,3882
CLC3GLS1,3883
CLC3GLS2,3884
CLC3GLS3,3885
STATUS_SHAD,4068
WREG_SHAD,4069
BSR_SHAD,4070
PCLATH_SHAD,4071
FSR0L_SHAD,4072
FSR0H_SHAD,4073
FSR1L_SHAD,4074
FSR1H_SHAD,4075
STKPTR,4077
TOSL,4078
TOSH,4079

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the Great Cow BASIC bit name used in user code to expose the specific registerbit
TMR1IF,PIR1,0
TMR2IF,PIR1,1
CCP1IF,PIR1,2
SSP1IF,PIR1,3
TXIF,PIR1,4
RCIF,PIR1,5
ADIF,PIR1,6
TMR1GIF,PIR1,7
CCPIF,PIR1,2
ON_T1CON,T1CON,0
NOT_SYNC,T1CON,2
OSCEN,T1CON,3
TMRON,T1CON,0
SYNC_T1CON,T1CON,2
SOSCEN,T1CON,3
CKPS0,T1CON,4
CKPS1,T1CON,5
CS0_T1CON,T1CON,6
CS1_T1CON,T1CON,7
TMR1ON,T1CON,0
NOT_T1SYNC,T1CON,2
T1OSCEN,T1CON,3
T1CS0,T1CON,6
T1CS1,T1CON,7
T1ON,T1CON,0
T1CKPS0,T1CON,4
T1CKPS1,T1CON,5
TMR1CS0,T1CON,6
TMR1CS1,T1CON,7
TMR1IE,PIE1,0
TMR2IE,PIE1,1
CCP1IE,PIE1,2
SSP1IE,PIE1,3
TXIE,PIE1,4
RCIE,PIE1,5
ADIE,PIE1,6
TMR1GIE,PIE1,7
CCPIE,PIE1,2
ADNREF,ADCON1,2
ADFM,ADCON1,7
ADPREF0,ADCON1,0
ADPREF1,ADCON1,1
SYNC_CM1CON0,CM1CON0,0
HYS,CM1CON0,1
RESERVED,CM1CON0,2
ZLF,CM1CON0,3
POL_CM1CON0,CM1CON0,4
OUT_CM1CON0,CM1CON0,6
ON_CM1CON0,CM1CON0,7
C1SYNC,CM1CON0,0
C1HYS,CM1CON0,1
C1SP,CM1CON0,2
C1ZLF,CM1CON0,3
C1POL,CM1CON0,4
C1OUT,CM1CON0,6
C1ON,CM1CON0,7
INTN_CM1CON1,CM1CON1,0
INTP_CM1CON1,CM1CON1,1
C1INTN,CM1CON1,0
C1INTP,CM1CON1,1
NCH0,CM1NSEL,0
NCH1,CM1NSEL,1
NCH2,CM1NSEL,2
C1NCH0,CM1NSEL,0
C1NCH1,CM1NSEL,1
C1NCH2,CM1NSEL,2
PCH0,CM1PSEL,0
PCH1,CM1PSEL,1
PCH2,CM1PSEL,2
PCH3,CM1PSEL,3
C1PCH0,CM1PSEL,0
C1PCH1,CM1PSEL,1
C1PCH2,CM1PSEL,2
C1PCH3,CM1PSEL,3
CKP,SSP1CON1,4
SSPEN,SSP1CON1,5
SSPOV,SSP1CON1,6
WCOL,SSP1CON1,7
SSPM0,SSP1CON1,0
SSPM1,SSP1CON1,1
SSPM2,SSP1CON1,2
SSPM3,SSP1CON1,3
SSPCON1_CKP,SSPCON1,4
SSPCON1_SSPEN,SSPCON1,5
SSPCON1_SSPOV,SSPCON1,6
SSPCON1_WCOL,SSPCON1,7
SSPCON1_SSPM0,SSPCON1,0
SSPCON1_SSPM1,SSPCON1,1
SSPCON1_SSPM2,SSPCON1,2
SSPCON1_SSPM3,SSPCON1,3
GVAL,T1GCON,2
GGO_NOT_DONE,T1GCON,3
GSPM,T1GCON,4
GTM,T1GCON,5
GPOL,T1GCON,6
GE,T1GCON,7
GSS0,T1GCON,0
GSS1,T1GCON,1
T1GE,T1GCON,7
T1GVAL,T1GCON,2
T1GGO_NOT_DONE,T1GCON,3
T1GSPM,T1GCON,4
T1GTM,T1GCON,5
T1GPOL,T1GCON,6
TMR1GE,T1GCON,7
T1GSS0,T1GCON,0
T1GSS1,T1GCON,1
REF0,DAC1CON1,0
REF1,DAC1CON1,1
REF2,DAC1CON1,2
REF3,DAC1CON1,3
REF4,DAC1CON1,4
REF5,DAC1CON1,5
REF6,DAC1CON1,6
REF7,DAC1CON1,7
DAC1REF0,DAC1CON1,0
DAC1REF1,DAC1CON1,1
DAC1REF2,DAC1CON1,2
DAC1REF3,DAC1CON1,3
DAC1REF4,DAC1CON1,4
DAC1REF5,DAC1CON1,5
DAC1REF6,DAC1CON1,6
DAC1REF7,DAC1CON1,7
R0,DAC1CON1,0
R1,DAC1CON1,1
R2,DAC1CON1,2
R3,DAC1CON1,3
R4,DAC1CON1,4
R5,DAC1CON1,5
R6,DAC1CON1,6
R7,DAC1CON1,7
DAC1R0,DAC1CON1,0
DAC1R1,DAC1CON1,1
DAC1R2,DAC1CON1,2
DAC1R3,DAC1CON1,3
DAC1R4,DAC1CON1,4
DAC1R5,DAC1CON1,5
DAC1R6,DAC1CON1,6
DAC1R7,DAC1CON1,7
OE1,DAC1CON0,5
FM,DAC1CON0,6
EN,DAC1CON0,7
NSS0,DAC1CON0,0
PSS0,DAC1CON0,2
PSS1,DAC1CON0,3
OE,DAC1CON0,5
DACOE1,DAC1CON0,5
DACFM,DAC1CON0,6
DACEN,DAC1CON0,7
DACNSS0,DAC1CON0,0
DACPSS0,DAC1CON0,2
DACPSS1,DAC1CON0,3
DACOE,DAC1CON0,5
DAC1OE1,DAC1CON0,5
DAC1FM,DAC1CON0,6
DAC1EN,DAC1CON0,7
DAC1NSS0,DAC1CON0,0
DAC1PSS0,DAC1CON0,2
DAC1PSS1,DAC1CON0,3
RPOL,PRG1CON1,0
FPOL,PRG1CON1,1
RDY,PRG1CON1,2
RG1RPOL,PRG1CON1,0
RG1FPOL,PRG1CON1,1
RG1RDY,PRG1CON1,2
LC1D2S0,CLC1SEL1,0
LC1D2S1,CLC1SEL1,1
LC1D2S2,CLC1SEL1,2
LC1D2S3,CLC1SEL1,3
LC1D2S4,CLC1SEL1,4
D2S0,CLC1SEL1,0
D2S1,CLC1SEL1,1
D2S2,CLC1SEL1,2
D2S3,CLC1SEL1,3
D2S4,CLC1SEL1,4
LC1G2D1N,CLC1GLS1,0
LC1G2D1T,CLC1GLS1,1
LC1G2D2N,CLC1GLS1,2
LC1G2D2T,CLC1GLS1,3
LC1G2D3N,CLC1GLS1,4
LC1G2D3T,CLC1GLS1,5
LC1G2D4N,CLC1GLS1,6
LC1G2D4T,CLC1GLS1,7
D1N,CLC1GLS1,0
D1T,CLC1GLS1,1
D2N,CLC1GLS1,2
D2T,CLC1GLS1,3
D3N,CLC1GLS1,4
D3T,CLC1GLS1,5
D4N,CLC1GLS1,6
D4T,CLC1GLS1,7
LC1INTN,CLC1CON,3
LC1INTP,CLC1CON,4
LC1OUT,CLC1CON,5
LC1EN,CLC1CON,7
LC1MODE0,CLC1CON,0
LC1MODE1,CLC1CON,1
LC1MODE2,CLC1CON,2
INTN_CLC1CON,CLC1CON,3
INTP_CLC1CON,CLC1CON,4
OUT_CLC1CON,CLC1CON,5
CLC1CON_EN,CLC1CON,7
MODE0_CLC1CON,CLC1CON,0
MODE1_CLC1CON,CLC1CON,1
MODE2,CLC1CON,2
LC1G1POL,CLC1POL,0
LC1G2POL,CLC1POL,1
LC1G3POL,CLC1POL,2
LC1G4POL,CLC1POL,3
LC1POL,CLC1POL,7
G1POL,CLC1POL,0
G2POL,CLC1POL,1
G3POL,CLC1POL,2
G4POL,CLC1POL,3
POL_CLC1POL,CLC1POL,7
LC1D1S0,CLC1SEL0,0
LC1D1S1,CLC1SEL0,1
LC1D1S2,CLC1SEL0,2
LC1D1S3,CLC1SEL0,3
LC1D1S4,CLC1SEL0,4
D1S0,CLC1SEL0,0
D1S1,CLC1SEL0,1
D1S2,CLC1SEL0,2
D1S3,CLC1SEL0,3
D1S4,CLC1SEL0,4
LC1D3S0,CLC1SEL2,0
LC1D3S1,CLC1SEL2,1
LC1D3S2,CLC1SEL2,2
LC1D3S3,CLC1SEL2,3
LC1D3S4,CLC1SEL2,4
D3S0,CLC1SEL2,0
D3S1,CLC1SEL2,1
D3S2,CLC1SEL2,2
D3S3,CLC1SEL2,3
D3S4,CLC1SEL2,4
LC1D4S0,CLC1SEL3,0
LC1D4S1,CLC1SEL3,1
LC1D4S2,CLC1SEL3,2
LC1D4S3,CLC1SEL3,3
LC1D4S4,CLC1SEL3,4
D4S0,CLC1SEL3,0
D4S1,CLC1SEL3,1
D4S2,CLC1SEL3,2
D4S3,CLC1SEL3,3
D4S4,CLC1SEL3,4
LC1G1D1N,CLC1GLS0,0
LC1G1D1T,CLC1GLS0,1
LC1G1D2N,CLC1GLS0,2
LC1G1D2T,CLC1GLS0,3
LC1G1D3N,CLC1GLS0,4
LC1G1D3T,CLC1GLS0,5
LC1G1D4N,CLC1GLS0,6
LC1G1D4T,CLC1GLS0,7
CLC1GLS0_D1N,CLC1GLS0,0
CLC1GLS0_D1T,CLC1GLS0,1
CLC1GLS0_D2N,CLC1GLS0,2
CLC1GLS0_D2T,CLC1GLS0,3
CLC1GLS0_D3N,CLC1GLS0,4
CLC1GLS0_D3T,CLC1GLS0,5
CLC1GLS0_D4N,CLC1GLS0,6
CLC1GLS0_D4T,CLC1GLS0,7
LC1G3D1N,CLC1GLS2,0
LC1G3D1T,CLC1GLS2,1
LC1G3D2N,CLC1GLS2,2
LC1G3D2T,CLC1GLS2,3
LC1G3D3N,CLC1GLS2,4
LC1G3D3T,CLC1GLS2,5
LC1G3D4N,CLC1GLS2,6
LC1G3D4T,CLC1GLS2,7
CLC1GLS2_D1N,CLC1GLS2,0
CLC1GLS2_D1T,CLC1GLS2,1
CLC1GLS2_D2N,CLC1GLS2,2
CLC1GLS2_D2T,CLC1GLS2,3
CLC1GLS2_D3N,CLC1GLS2,4
CLC1GLS2_D3T,CLC1GLS2,5
CLC1GLS2_D4N,CLC1GLS2,6
CLC1GLS2_D4T,CLC1GLS2,7
LC1G4D1N,CLC1GLS3,0
LC1G4D1T,CLC1GLS3,1
LC1G4D2N,CLC1GLS3,2
LC1G4D2T,CLC1GLS3,3
LC1G4D3N,CLC1GLS3,4
LC1G4D3T,CLC1GLS3,5
LC1G4D4N,CLC1GLS3,6
LC1G4D4T,CLC1GLS3,7
G4D1N,CLC1GLS3,0
G4D1T,CLC1GLS3,1
G4D2N,CLC1GLS3,2
G4D2T,CLC1GLS3,3
G4D3N,CLC1GLS3,4
G4D3T,CLC1GLS3,5
G4D4N,CLC1GLS3,6
G4D4T,CLC1GLS3,7
LC3D2S0,CLC3SEL1,0
LC3D2S1,CLC3SEL1,1
LC3D2S2,CLC3SEL1,2
LC3D2S3,CLC3SEL1,3
LC3D2S4,CLC3SEL1,4
CLC3SEL1_D2S0,CLC3SEL1,0
CLC3SEL1_D2S1,CLC3SEL1,1
CLC3SEL1_D2S2,CLC3SEL1,2
CLC3SEL1_D2S3,CLC3SEL1,3
CLC3SEL1_D2S4,CLC3SEL1,4
LC3G2D1N,CLC3GLS1,0
LC3G2D1T,CLC3GLS1,1
LC3G2D2N,CLC3GLS1,2
LC3G2D2T,CLC3GLS1,3
LC3G2D3N,CLC3GLS1,4
LC3G2D3T,CLC3GLS1,5
LC3G2D4N,CLC3GLS1,6
LC3G2D4T,CLC3GLS1,7
CLC3GLS1_D1N,CLC3GLS1,0
CLC3GLS1_D1T,CLC3GLS1,1
CLC3GLS1_D2N,CLC3GLS1,2
CLC3GLS1_D2T,CLC3GLS1,3
CLC3GLS1_D3N,CLC3GLS1,4
CLC3GLS1_D3T,CLC3GLS1,5
CLC3GLS1_D4N,CLC3GLS1,6
CLC3GLS1_D4T,CLC3GLS1,7
C,STATUS,0
DC,STATUS,1
Z,STATUS,2
NOT_PD,STATUS,3
NOT_TO,STATUS,4
BSR0,BSR,0
BSR1,BSR,1
BSR2,BSR,2
BSR3,BSR,3
BSR4,BSR,4
IOCIF,INTCON,0
INTF,INTCON,1
TMR0IF,INTCON,2
IOCIE,INTCON,3
INTE,INTCON,4
TMR0IE,INTCON,5
PEIE,INTCON,6
GIE,INTCON,7
T0IF,INTCON,2
T0IE,INTCON,5
RA0,PORTA,0
RA1,PORTA,1
RA2,PORTA,2
RA3,PORTA,3
RA4,PORTA,4
RA5,PORTA,5
RC0,PORTC,0
RC1,PORTC,1
RC2,PORTC,2
RC3,PORTC,3
RC4,PORTC,4
RC5,PORTC,5
BCL1IF,PIR2,3
C1IF,PIR2,5
C2IF,PIR2,6
OSFIF,PIR2,7
CLC1IF,PIR3,0
CLC2IF,PIR3,1
CLC3IF,PIR3,2
ZCDIF,PIR3,4
COG1IF,PIR3,5
PWM5IF,PIR3,6
TMR4IF,PIR4,0
TMR6IF,PIR4,1
TMR3IF,PIR4,2
TMR3GIF,PIR4,3
TMR5IF,PIR4,4
TMR5GIF,PIR4,5
ON_T2CON,T2CON,7
OUTPS0,T2CON,0
OUTPS1,T2CON,1
OUTPS2,T2CON,2
OUTPS3,T2CON,3
T2CON_CKPS0,T2CON,4
T2CON_CKPS1,T2CON,5
CKPS2,T2CON,6
T2ON,T2CON,7
T2OUTPS0,T2CON,0
T2OUTPS1,T2CON,1
T2OUTPS2,T2CON,2
T2OUTPS3,T2CON,3
T2CKPS0,T2CON,4
T2CKPS1,T2CON,5
T2CKPS2,T2CON,6
TMR2ON,T2CON,7
CKSYNC,T2HLT,5
CKPOL,T2HLT,6
PSYNC,T2HLT,7
MODE0_T2HLT,T2HLT,0
MODE1_T2HLT,T2HLT,1
T2HLT_MODE2,T2HLT,2
MODE3,T2HLT,3
MODE4,T2HLT,4
T2CKSYNC,T2HLT,5
T2CKPOL,T2HLT,6
T2PSYNC,T2HLT,7
T2MODE0,T2HLT,0
T2MODE1,T2HLT,1
T2MODE2,T2HLT,2
T2MODE3,T2HLT,3
T2MODE4,T2HLT,4
CS0_T2CLKCON,T2CLKCON,0
CS1_T2CLKCON,T2CLKCON,1
CS2,T2CLKCON,2
CS3,T2CLKCON,3
T2CS0,T2CLKCON,0
T2CS1,T2CLKCON,1
T2CS2,T2CLKCON,2
T2CS3,T2CLKCON,3
RSEL0,T2RST,0
RSEL1,T2RST,1
RSEL2,T2RST,2
RSEL3,T2RST,3
T2RSEL0,T2RST,0
T2RSEL1,T2RST,1
T2RSEL2,T2RST,2
T2RSEL3,T2RST,3
TRISA0,TRISA,0
TRISA1,TRISA,1
TRISA2,TRISA,2
TRISA4,TRISA,4
TRISA5,TRISA,5
TRISC0,TRISC,0
TRISC1,TRISC,1
TRISC2,TRISC,2
TRISC3,TRISC,3
TRISC4,TRISC,4
TRISC5,TRISC,5
BCL1IE,PIE2,3
C1IE,PIE2,5
C2IE,PIE2,6
OSFIE,PIE2,7
CLC1IE,PIE3,0
CLC2IE,PIE3,1
CLC3IE,PIE3,2
ZCDIE,PIE3,4
COG1IE,PIE3,5
PWM5IE,PIE3,6
TMR4IE,PIE4,0
TMR6IE,PIE4,1
TMR3IE,PIE4,2
TMR3GIE,PIE4,3
TMR5IE,PIE4,4
TMR5GIE,PIE4,5
PSA,OPTION_REG,3
TMR0SE,OPTION_REG,4
TMR0CS,OPTION_REG,5
INTEDG,OPTION_REG,6
NOT_WPUEN,OPTION_REG,7
PS0_OPTION_REG,OPTION_REG,0
PS1_OPTION_REG,OPTION_REG,1
PS2_OPTION_REG,OPTION_REG,2
T0SE,OPTION_REG,4
T0CS,OPTION_REG,5
NOT_BOR,PCON,0
NOT_POR,PCON,1
NOT_RI,PCON,2
NOT_RMCLR,PCON,3
NOT_RWDT,PCON,4
STKUNF,PCON,6
STKOVF,PCON,7
SWDTEN,WDTCON,0
WDTPS0,WDTCON,1
WDTPS1,WDTCON,2
WDTPS2,WDTCON,3
WDTPS3,WDTCON,4
WDTPS4,WDTCON,5
TUN0,OSCTUNE,0
TUN1,OSCTUNE,1
TUN2,OSCTUNE,2
TUN3,OSCTUNE,3
TUN4,OSCTUNE,4
TUN5,OSCTUNE,5
SPLLEN,OSCCON,7
SCS0,OSCCON,0
SCS1,OSCCON,1
IRCF0,OSCCON,3
IRCF1,OSCCON,4
IRCF2,OSCCON,5
IRCF3,OSCCON,6
HFIOFS,OSCSTAT,0
LFIOFR,OSCSTAT,1
MFIOFR,OSCSTAT,2
HFIOFL,OSCSTAT,3
HFIOFR,OSCSTAT,4
OSTS,OSCSTAT,5
PLLR,OSCSTAT,6
SOSCR,OSCSTAT,7
ADON,ADCON0,0
GO_DONE,ADCON0,1
GO_NOT_DONE,ADCON0,1
ADGO,ADCON0,1
CHS0,ADCON0,2
CHS1,ADCON0,3
CHS2,ADCON0,4
CHS3,ADCON0,5
CHS4,ADCON0,6
GO_ADCON0,ADCON0,1
TRIGSEL0,ADCON2,3
TRIGSEL1,ADCON2,4
TRIGSEL2,ADCON2,5
TRIGSEL3,ADCON2,6
TRIGSEL4,ADCON2,7
LATA0,LATA,0
LATA1,LATA,1
LATA2,LATA,2
LATA4,LATA,4
LATA5,LATA,5
LATC0,LATC,0
LATC1,LATC,1
LATC2,LATC,2
LATC3,LATC,3
LATC4,LATC,4
LATC5,LATC,5
MC1OUT,CMOUT,0
MC2OUT,CMOUT,1
SYNC_CM2CON0,CM2CON0,0
CM2CON0_HYS,CM2CON0,1
CM2CON0_RESERVED,CM2CON0,2
CM2CON0_ZLF,CM2CON0,3
POL_CM2CON0,CM2CON0,4
OUT_CM2CON0,CM2CON0,6
ON_CM2CON0,CM2CON0,7
C2SYNC,CM2CON0,0
C2HYS,CM2CON0,1
C2SP,CM2CON0,2
C2ZLF,CM2CON0,3
C2POL,CM2CON0,4
C2OUT,CM2CON0,6
C2ON,CM2CON0,7
INTN_CM2CON1,CM2CON1,0
INTP_CM2CON1,CM2CON1,1
C2INTN,CM2CON1,0
C2INTP,CM2CON1,1
CM2NSEL_NCH0,CM2NSEL,0
CM2NSEL_NCH1,CM2NSEL,1
CM2NSEL_NCH2,CM2NSEL,2
C2NCH0,CM2NSEL,0
C2NCH1,CM2NSEL,1
C2NCH2,CM2NSEL,2
CM2PSEL_PCH0,CM2PSEL,0
CM2PSEL_PCH1,CM2PSEL,1
CM2PSEL_PCH2,CM2PSEL,2
CM2PSEL_PCH3,CM2PSEL,3
C2PCH0,CM2PSEL,0
C2PCH1,CM2PSEL,1
C2PCH2,CM2PSEL,2
C2PCH3,CM2PSEL,3
ANSA0,ANSELA,0
ANSA1,ANSELA,1
ANSA2,ANSELA,2
ANSA4,ANSELA,4
ANSC0,ANSELC,0
ANSC1,ANSELC,1
ANSC2,ANSELC,2
ANSC3,ANSELC,3
RD,PMCON1,0
WR,PMCON1,1
WREN,PMCON1,2
WRERR,PMCON1,3
FREE,PMCON1,4
LWLO,PMCON1,5
CFGS,PMCON1,6
RX9D,RC1STA,0
OERR,RC1STA,1
FERR,RC1STA,2
ADDEN,RC1STA,3
CREN,RC1STA,4
SREN,RC1STA,5
RX9,RC1STA,6
SPEN,RC1STA,7
RCSTA_RX9D,RCSTA,0
RCSTA_OERR,RCSTA,1
RCSTA_FERR,RCSTA,2
RCSTA_ADDEN,RCSTA,3
RCSTA_CREN,RCSTA,4
RCSTA_SREN,RCSTA,5
RCSTA_RX9,RCSTA,6
RCSTA_SPEN,RCSTA,7
RCSTA1_RX9D,RCSTA1,0
RCSTA1_OERR,RCSTA1,1
RCSTA1_FERR,RCSTA1,2
RCSTA1_ADDEN,RCSTA1,3
RCSTA1_CREN,RCSTA1,4
RCSTA1_SREN,RCSTA1,5
RCSTA1_RX9,RCSTA1,6
RCSTA1_SPEN,RCSTA1,7
TX9D,TX1STA,0
TRMT,TX1STA,1
BRGH,TX1STA,2
SENDB,TX1STA,3
SYNC_TX1STA,TX1STA,4
TXEN,TX1STA,5
TX9,TX1STA,6
CSRC,TX1STA,7
TXSTA_TX9D,TXSTA,0
TXSTA_TRMT,TXSTA,1
TXSTA_BRGH,TXSTA,2
TXSTA_SENDB,TXSTA,3
SYNC_TXSTA,TXSTA,4
TXSTA_TXEN,TXSTA,5
TXSTA_TX9,TXSTA,6
TXSTA_CSRC,TXSTA,7
TXSTA1_TX9D,TXSTA1,0
TXSTA1_TRMT,TXSTA1,1
TXSTA1_BRGH,TXSTA1,2
TXSTA1_SENDB,TXSTA1,3
SYNC_TXSTA1,TXSTA1,4
TXSTA1_TXEN,TXSTA1,5
TXSTA1_TX9,TXSTA1,6
TXSTA1_CSRC,TXSTA1,7
ABDEN,BAUD1CON,0
WUE,BAUD1CON,1
BRG16,BAUD1CON,3
SCKP,BAUD1CON,4
RCIDL,BAUD1CON,6
ABDOVF,BAUD1CON,7
BAUDCON_ABDEN,BAUDCON,0
BAUDCON_WUE,BAUDCON,1
BAUDCON_BRG16,BAUDCON,3
BAUDCON_SCKP,BAUDCON,4
BAUDCON_RCIDL,BAUDCON,6
BAUDCON_ABDOVF,BAUDCON,7
BAUDCON1_ABDEN,BAUDCON1,0
BAUDCON1_WUE,BAUDCON1,1
BAUDCON1_BRG16,BAUDCON1,3
BAUDCON1_SCKP,BAUDCON1,4
BAUDCON1_RCIDL,BAUDCON1,6
BAUDCON1_ABDOVF,BAUDCON1,7
BAUDCTL_ABDEN,BAUDCTL,0
BAUDCTL_WUE,BAUDCTL,1
BAUDCTL_BRG16,BAUDCTL,3
BAUDCTL_SCKP,BAUDCTL,4
BAUDCTL_RCIDL,BAUDCTL,6
BAUDCTL_ABDOVF,BAUDCTL,7
BAUDCTL1_ABDEN,BAUDCTL1,0
BAUDCTL1_WUE,BAUDCTL1,1
BAUDCTL1_BRG16,BAUDCTL1,3
BAUDCTL1_SCKP,BAUDCTL1,4
BAUDCTL1_RCIDL,BAUDCTL1,6
BAUDCTL1_ABDOVF,BAUDCTL1,7
WPUA0,WPUA,0
WPUA1,WPUA,1
WPUA2,WPUA,2
WPUA3,WPUA,3
WPUA4,WPUA,4
WPUA5,WPUA,5
WPUC0,WPUC,0
WPUC1,WPUC,1
WPUC2,WPUC,2
WPUC3,WPUC,3
WPUC4,WPUC,4
WPUC5,WPUC,5
SSP1BUF0,SSP1BUF,0
SSP1BUF1,SSP1BUF,1
SSP1BUF2,SSP1BUF,2
SSP1BUF3,SSP1BUF,3
SSP1BUF4,SSP1BUF,4
SSP1BUF5,SSP1BUF,5
SSP1BUF6,SSP1BUF,6
SSP1BUF7,SSP1BUF,7
BUF0,SSP1BUF,0
BUF1,SSP1BUF,1
BUF2,SSP1BUF,2
BUF3,SSP1BUF,3
BUF4,SSP1BUF,4
BUF5,SSP1BUF,5
BUF6,SSP1BUF,6
BUF7,SSP1BUF,7
SSPBUF_SSP1BUF0,SSPBUF,0
SSPBUF_SSP1BUF1,SSPBUF,1
SSPBUF_SSP1BUF2,SSPBUF,2
SSPBUF_SSP1BUF3,SSPBUF,3
SSPBUF_SSP1BUF4,SSPBUF,4
SSPBUF_SSP1BUF5,SSPBUF,5
SSPBUF_SSP1BUF6,SSPBUF,6
SSPBUF_SSP1BUF7,SSPBUF,7
SSPBUF_BUF0,SSPBUF,0
SSPBUF_BUF1,SSPBUF,1
SSPBUF_BUF2,SSPBUF,2
SSPBUF_BUF3,SSPBUF,3
SSPBUF_BUF4,SSPBUF,4
SSPBUF_BUF5,SSPBUF,5
SSPBUF_BUF6,SSPBUF,6
SSPBUF_BUF7,SSPBUF,7
SSP1ADD0,SSP1ADD,0
SSP1ADD1,SSP1ADD,1
SSP1ADD2,SSP1ADD,2
SSP1ADD3,SSP1ADD,3
SSP1ADD4,SSP1ADD,4
SSP1ADD5,SSP1ADD,5
SSP1ADD6,SSP1ADD,6
SSP1ADD7,SSP1ADD,7
ADD0,SSP1ADD,0
ADD1,SSP1ADD,1
ADD2,SSP1ADD,2
ADD3,SSP1ADD,3
ADD4,SSP1ADD,4
ADD5,SSP1ADD,5
ADD6,SSP1ADD,6
ADD7,SSP1ADD,7
SSPADD_SSP1ADD0,SSPADD,0
SSPADD_SSP1ADD1,SSPADD,1
SSPADD_SSP1ADD2,SSPADD,2
SSPADD_SSP1ADD3,SSPADD,3
SSPADD_SSP1ADD4,SSPADD,4
SSPADD_SSP1ADD5,SSPADD,5
SSPADD_SSP1ADD6,SSPADD,6
SSPADD_SSP1ADD7,SSPADD,7
SSPADD_ADD0,SSPADD,0
SSPADD_ADD1,SSPADD,1
SSPADD_ADD2,SSPADD,2
SSPADD_ADD3,SSPADD,3
SSPADD_ADD4,SSPADD,4
SSPADD_ADD5,SSPADD,5
SSPADD_ADD6,SSPADD,6
SSPADD_ADD7,SSPADD,7
SSP1MSK0,SSP1MSK,0
SSP1MSK1,SSP1MSK,1
SSP1MSK2,SSP1MSK,2
SSP1MSK3,SSP1MSK,3
SSP1MSK4,SSP1MSK,4
SSP1MSK5,SSP1MSK,5
SSP1MSK6,SSP1MSK,6
SSP1MSK7,SSP1MSK,7
MSK0,SSP1MSK,0
MSK1,SSP1MSK,1
MSK2,SSP1MSK,2
MSK3,SSP1MSK,3
MSK4,SSP1MSK,4
MSK5,SSP1MSK,5
MSK6,SSP1MSK,6
MSK7,SSP1MSK,7
SSPMSK_SSP1MSK0,SSPMSK,0
SSPMSK_SSP1MSK1,SSPMSK,1
SSPMSK_SSP1MSK2,SSPMSK,2
SSPMSK_SSP1MSK3,SSPMSK,3
SSPMSK_SSP1MSK4,SSPMSK,4
SSPMSK_SSP1MSK5,SSPMSK,5
SSPMSK_SSP1MSK6,SSPMSK,6
SSPMSK_SSP1MSK7,SSPMSK,7
SSPMSK_MSK0,SSPMSK,0
SSPMSK_MSK1,SSPMSK,1
SSPMSK_MSK2,SSPMSK,2
SSPMSK_MSK3,SSPMSK,3
SSPMSK_MSK4,SSPMSK,4
SSPMSK_MSK5,SSPMSK,5
SSPMSK_MSK6,SSPMSK,6
SSPMSK_MSK7,SSPMSK,7
BF,SSP1STAT,0
UA,SSP1STAT,1
R_NOT_W,SSP1STAT,2
S,SSP1STAT,3
P,SSP1STAT,4
D_NOT_A,SSP1STAT,5
CKE,SSP1STAT,6
SMP,SSP1STAT,7
SSPSTAT_BF,SSPSTAT,0
SSPSTAT_UA,SSPSTAT,1
SSPSTAT_R_NOT_W,SSPSTAT,2
SSPSTAT_S,SSPSTAT,3
SSPSTAT_P,SSPSTAT,4
SSPSTAT_D_NOT_A,SSPSTAT,5
SSPSTAT_CKE,SSPSTAT,6
SSPSTAT_SMP,SSPSTAT,7
SSP1CON_CKP,SSP1CON,4
SSP1CON_SSPEN,SSP1CON,5
SSP1CON_SSPOV,SSP1CON,6
SSP1CON_WCOL,SSP1CON,7
SSP1CON_SSPM0,SSP1CON,0
SSP1CON_SSPM1,SSP1CON,1
SSP1CON_SSPM2,SSP1CON,2
SSP1CON_SSPM3,SSP1CON,3
SSPCON_CKP,SSPCON,4
SSPCON_SSPEN,SSPCON,5
SSPCON_SSPOV,SSPCON,6
SSPCON_WCOL,SSPCON,7
SSPCON_SSPM0,SSPCON,0
SSPCON_SSPM1,SSPCON,1
SSPCON_SSPM2,SSPCON,2
SSPCON_SSPM3,SSPCON,3
SEN,SSP1CON2,0
RSEN,SSP1CON2,1
PEN,SSP1CON2,2
RCEN,SSP1CON2,3
ACKEN,SSP1CON2,4
ACKDT,SSP1CON2,5
ACKSTAT,SSP1CON2,6
GCEN,SSP1CON2,7
SSPCON2_SEN,SSPCON2,0
SSPCON2_RSEN,SSPCON2,1
SSPCON2_PEN,SSPCON2,2
SSPCON2_RCEN,SSPCON2,3
SSPCON2_ACKEN,SSPCON2,4
SSPCON2_ACKDT,SSPCON2,5
SSPCON2_ACKSTAT,SSPCON2,6
SSPCON2_GCEN,SSPCON2,7
DHEN,SSP1CON3,0
AHEN,SSP1CON3,1
SBCDE,SSP1CON3,2
SDAHT,SSP1CON3,3
BOEN,SSP1CON3,4
SCIE,SSP1CON3,5
PCIE,SSP1CON3,6
ACKTIM,SSP1CON3,7
SSPCON3_DHEN,SSPCON3,0
SSPCON3_AHEN,SSPCON3,1
SSPCON3_SBCDE,SSPCON3,2
SSPCON3_SDAHT,SSPCON3,3
SSPCON3_BOEN,SSPCON3,4
SSPCON3_SCIE,SSPCON3,5
SSPCON3_PCIE,SSPCON3,6
SSPCON3_ACKTIM,SSPCON3,7
BORRDY,BORCON,0
BORFS,BORCON,6
SBOREN,BORCON,7
TSRNG,FVRCON,4
TSEN,FVRCON,5
FVRRDY,FVRCON,6
FVREN,FVRCON,7
ZCD1INTN,ZCD1CON,0
ZCD1INTP,ZCD1CON,1
ZCD1POL,ZCD1CON,4
ZCD1OUT,ZCD1CON,5
ZCD1EN,ZCD1CON,7
ODA0,ODCONA,0
ODA1,ODCONA,1
ODA2,ODCONA,2
ODA4,ODCONA,4
ODA5,ODCONA,5
ODC0,ODCONC,0
ODC1,ODCONC,1
ODC2,ODCONC,2
ODC3,ODCONC,3
ODC4,ODCONC,4
ODC5,ODCONC,5
FMT,CCP1CON,4
OUT_CCP1CON,CCP1CON,5
CCP1CON_EN,CCP1CON,7
MODE0_CCP1CON,CCP1CON,0
MODE1_CCP1CON,CCP1CON,1
CCP1CON_MODE2,CCP1CON,2
CCP1CON_MODE3,CCP1CON,3
CCP1FMT,CCP1CON,4
CCP1OUT,CCP1CON,5
CCP1EN,CCP1CON,7
CCP1MODE0,CCP1CON,0
CCP1MODE1,CCP1CON,1
CCP1MODE2,CCP1CON,2
CCP1MODE3,CCP1CON,3
CTS0,CCP1CAP,0
CTS1,CCP1CAP,1
CTS2,CCP1CAP,2
CCP1CTS0,CCP1CAP,0
CCP1CTS1,CCP1CAP,1
CCP1CTS2,CCP1CAP,2
C1TSEL0,CCPTMRS,0
C1TSEL1,CCPTMRS,1
P3TSEL0,CCPTMRS,4
P3TSEL1,CCPTMRS,5
SLRA0,SLRCONA,0
SLRA1,SLRCONA,1
SLRA2,SLRCONA,2
SLRA4,SLRCONA,4
SLRA5,SLRCONA,5
SLRC0,SLRCONC,0
SLRC1,SLRCONC,1
SLRC2,SLRCONC,2
SLRC3,SLRCONC,3
SLRC4,SLRCONC,4
SLRC5,SLRCONC,5
INLVLA0,INLVLA,0
INLVLA1,INLVLA,1
INLVLA2,INLVLA,2
INLVLA3,INLVLA,3
INLVLA4,INLVLA,4
INLVLA5,INLVLA,5
INLVLC0,INLVLC,0
INLVLC1,INLVLC,1
INLVLC2,INLVLC,2
INLVLC3,INLVLC,3
INLVLC4,INLVLC,4
INLVLC5,INLVLC,5
IOCAP0,IOCAP,0
IOCAP1,IOCAP,1
IOCAP2,IOCAP,2
IOCAP3,IOCAP,3
IOCAP4,IOCAP,4
IOCAP5,IOCAP,5
IOCAN0,IOCAN,0
IOCAN1,IOCAN,1
IOCAN2,IOCAN,2
IOCAN3,IOCAN,3
IOCAN4,IOCAN,4
IOCAN5,IOCAN,5
IOCAF0,IOCAF,0
IOCAF1,IOCAF,1
IOCAF2,IOCAF,2
IOCAF3,IOCAF,3
IOCAF4,IOCAF,4
IOCAF5,IOCAF,5
IOCCP0,IOCCP,0
IOCCP1,IOCCP,1
IOCCP2,IOCCP,2
IOCCP3,IOCCP,3
IOCCP4,IOCCP,4
IOCCP5,IOCCP,5
IOCCN0,IOCCN,0
IOCCN1,IOCCN,1
IOCCN2,IOCCN,2
IOCCN3,IOCCN,3
IOCCN4,IOCCN,4
IOCCN5,IOCCN,5
IOCCF0,IOCCF,0
IOCCF1,IOCCF,1
IOCCF2,IOCCF,2
IOCCF3,IOCCF,3
IOCCF4,IOCCF,4
IOCCF5,IOCCF,5
BIT,MD1CON0,0
OPOL,MD1CON0,4
OUT_MD1CON0,MD1CON0,5
MD1CON0_EN,MD1CON0,7
MD1BIT,MD1CON0,0
MD1OPOL,MD1CON0,4
MD1OUT,MD1CON0,5
MD1EN,MD1CON0,7
CLSYNC,MD1CON1,0
CLPOL,MD1CON1,1
CHSYNC,MD1CON1,4
CHPOL,MD1CON1,5
MD1CLSYNC,MD1CON1,0
MD1CLPOL,MD1CON1,1
MD1CHSYNC,MD1CON1,4
MD1CHPOL,MD1CON1,5
MS0,MD1SRC,0
MS1,MD1SRC,1
MS2,MD1SRC,2
MS3,MD1SRC,3
MS4,MD1SRC,4
MD1MS0,MD1SRC,0
MD1MS1,MD1SRC,1
MD1MS2,MD1SRC,2
MD1MS3,MD1SRC,3
MD1MS4,MD1SRC,4
CL0,MD1CARL,0
CL1,MD1CARL,1
CL2,MD1CARL,2
CL3,MD1CARL,3
MD1CL0,MD1CARL,0
MD1CL1,MD1CARL,1
MD1CL2,MD1CARL,2
MD1CL3,MD1CARL,3
CH0,MD1CARH,0
CH1,MD1CARH,1
CH2,MD1CARH,2
CH3,MD1CARH,3
MD1CH0,MD1CARH,0
MD1CH1,MD1CARH,1
MD1CH2,MD1CARH,2
MD1CH3,MD1CARH,3
HIDC4,HIDRVC,4
HIDC5,HIDRVC,5
ON_T4CON,T4CON,7
T4CON_OUTPS0,T4CON,0
T4CON_OUTPS1,T4CON,1
T4CON_OUTPS2,T4CON,2
T4CON_OUTPS3,T4CON,3
T4CON_CKPS0,T4CON,4
T4CON_CKPS1,T4CON,5
T4CON_CKPS2,T4CON,6
T4ON,T4CON,7
T4OUTPS0,T4CON,0
T4OUTPS1,T4CON,1
T4OUTPS2,T4CON,2
T4OUTPS3,T4CON,3
T4CKPS0,T4CON,4
T4CKPS1,T4CON,5
T4CKPS2,T4CON,6
TMR4ON,T4CON,7
T4HLT_CKSYNC,T4HLT,5
T4HLT_CKPOL,T4HLT,6
T4HLT_PSYNC,T4HLT,7
MODE0_T4HLT,T4HLT,0
MODE1_T4HLT,T4HLT,1
T4HLT_MODE2,T4HLT,2
T4HLT_MODE3,T4HLT,3
T4HLT_MODE4,T4HLT,4
T4CKSYNC,T4HLT,5
T4CKPOL,T4HLT,6
T4PSYNC,T4HLT,7
T4MODE0,T4HLT,0
T4MODE1,T4HLT,1
T4MODE2,T4HLT,2
T4MODE3,T4HLT,3
T4MODE4,T4HLT,4
CS0_T4CLKCON,T4CLKCON,0
CS1_T4CLKCON,T4CLKCON,1
T4CLKCON_CS2,T4CLKCON,2
T4CLKCON_CS3,T4CLKCON,3
T4CS0,T4CLKCON,0
T4CS1,T4CLKCON,1
T4CS2,T4CLKCON,2
T4CS3,T4CLKCON,3
T4RST_RSEL0,T4RST,0
T4RST_RSEL1,T4RST,1
T4RST_RSEL2,T4RST,2
T4RST_RSEL3,T4RST,3
T4RSEL0,T4RST,0
T4RSEL1,T4RST,1
T4RSEL2,T4RST,2
T4RSEL3,T4RST,3
ON_T6CON,T6CON,7
T6CON_OUTPS0,T6CON,0
T6CON_OUTPS1,T6CON,1
T6CON_OUTPS2,T6CON,2
T6CON_OUTPS3,T6CON,3
T6CON_CKPS0,T6CON,4
T6CON_CKPS1,T6CON,5
T6CON_CKPS2,T6CON,6
T6ON,T6CON,7
T6OUTPS0,T6CON,0
T6OUTPS1,T6CON,1
T6OUTPS2,T6CON,2
T6OUTPS3,T6CON,3
T6CKPS0,T6CON,4
T6CKPS1,T6CON,5
T6CKPS2,T6CON,6
TMR6ON,T6CON,7
T6HLT_CKSYNC,T6HLT,5
T6HLT_CKPOL,T6HLT,6
T6HLT_PSYNC,T6HLT,7
MODE0_T6HLT,T6HLT,0
MODE1_T6HLT,T6HLT,1
T6HLT_MODE2,T6HLT,2
T6HLT_MODE3,T6HLT,3
T6HLT_MODE4,T6HLT,4
T6CKSYNC,T6HLT,5
T6CKPOL,T6HLT,6
T6PSYNC,T6HLT,7
T6MODE0,T6HLT,0
T6MODE1,T6HLT,1
T6MODE2,T6HLT,2
T6MODE3,T6HLT,3
T6MODE4,T6HLT,4
CS0_T6CLKCON,T6CLKCON,0
CS1_T6CLKCON,T6CLKCON,1
T6CLKCON_CS2,T6CLKCON,2
T6CLKCON_CS3,T6CLKCON,3
T6CS0,T6CLKCON,0
T6CS1,T6CLKCON,1
T6CS2,T6CLKCON,2
T6CS3,T6CLKCON,3
T6RST_RSEL0,T6RST,0
T6RST_RSEL1,T6RST,1
T6RST_RSEL2,T6RST,2
T6RST_RSEL3,T6RST,3
T6RSEL0,T6RST,0
T6RSEL1,T6RST,1
T6RSEL2,T6RST,2
T6RSEL3,T6RST,3
ON_T3CON,T3CON,0
T3CON_NOT_SYNC,T3CON,2
T3CON_TMRON,T3CON,0
SYNC_T3CON,T3CON,2
T3CON_CKPS0,T3CON,4
T3CON_CKPS1,T3CON,5
CS0_T3CON,T3CON,6
CS1_T3CON,T3CON,7
TMR3ON,T3CON,0
NOT_T3SYNC,T3CON,2
T3CS0,T3CON,6
T3CS1,T3CON,7
T3ON,T3CON,0
T3CKPS0,T3CON,4
T3CKPS1,T3CON,5
TMR3CS0,T3CON,6
TMR3CS1,T3CON,7
T3GCON_GVAL,T3GCON,2
T3GCON_GGO_NOT_DONE,T3GCON,3
T3GCON_GSPM,T3GCON,4
T3GCON_GTM,T3GCON,5
T3GCON_GPOL,T3GCON,6
T3GCON_GE,T3GCON,7
T3GCON_GSS0,T3GCON,0
T3GCON_GSS1,T3GCON,1
T3GE,T3GCON,7
T3GVAL,T3GCON,2
T3GGO_NOT_DONE,T3GCON,3
T3GSPM,T3GCON,4
T3GTM,T3GCON,5
T3GPOL,T3GCON,6
TMR3GE,T3GCON,7
T3GSS0,T3GCON,0
T3GSS1,T3GCON,1
ON_T5CON,T5CON,0
T5CON_NOT_SYNC,T5CON,2
T5CON_TMRON,T5CON,0
SYNC_T5CON,T5CON,2
T5CON_CKPS0,T5CON,4
T5CON_CKPS1,T5CON,5
CS0_T5CON,T5CON,6
CS1_T5CON,T5CON,7
TMR5ON,T5CON,0
NOT_T5SYNC,T5CON,2
T5CS0,T5CON,6
T5CS1,T5CON,7
T5ON,T5CON,0
T5CKPS0,T5CON,4
T5CKPS1,T5CON,5
TMR5CS0,T5CON,6
TMR5CS1,T5CON,7
T5GCON_GVAL,T5GCON,2
T5GCON_GGO_NOT_DONE,T5GCON,3
T5GCON_GSPM,T5GCON,4
T5GCON_GTM,T5GCON,5
T5GCON_GPOL,T5GCON,6
T5GCON_GE,T5GCON,7
T5GCON_GSS0,T5GCON,0
T5GCON_GSS1,T5GCON,1
T5GE,T5GCON,7
T5GVAL,T5GCON,2
T5GGO_NOT_DONE,T5GCON,3
T5GSPM,T5GCON,4
T5GTM,T5GCON,5
T5GPOL,T5GCON,6
TMR5GE,T5GCON,7
T5GSS0,T5GCON,0
T5GSS1,T5GCON,1
ORPOL,OPA1CON,2
UG,OPA1CON,4
OPA1CON_EN,OPA1CON,7
ORM0,OPA1CON,0
ORM1,OPA1CON,1
OPA1ORPOL,OPA1CON,2
OPA1UG,OPA1CON,4
OPA1EN,OPA1CON,7
OPA1ORM0,OPA1CON,0
OPA1ORM1,OPA1CON,1
DAC1LD,DACLD,0
DAC1REFL_REF0,DAC1REFL,0
DAC1REFL_REF1,DAC1REFL,1
DAC1REFL_REF2,DAC1REFL,2
DAC1REFL_REF3,DAC1REFL,3
DAC1REFL_REF4,DAC1REFL,4
DAC1REFL_REF5,DAC1REFL,5
DAC1REFL_REF6,DAC1REFL,6
DAC1REFL_REF7,DAC1REFL,7
DAC1REFL_DAC1REF0,DAC1REFL,0
DAC1REFL_DAC1REF1,DAC1REFL,1
DAC1REFL_DAC1REF2,DAC1REFL,2
DAC1REFL_DAC1REF3,DAC1REFL,3
DAC1REFL_DAC1REF4,DAC1REFL,4
DAC1REFL_DAC1REF5,DAC1REFL,5
DAC1REFL_DAC1REF6,DAC1REFL,6
DAC1REFL_DAC1REF7,DAC1REFL,7
DAC1REFL_R0,DAC1REFL,0
DAC1REFL_R1,DAC1REFL,1
DAC1REFL_R2,DAC1REFL,2
DAC1REFL_R3,DAC1REFL,3
DAC1REFL_R4,DAC1REFL,4
DAC1REFL_R5,DAC1REFL,5
DAC1REFL_R6,DAC1REFL,6
DAC1REFL_R7,DAC1REFL,7
DAC1REFL_DAC1R0,DAC1REFL,0
DAC1REFL_DAC1R1,DAC1REFL,1
DAC1REFL_DAC1R2,DAC1REFL,2
DAC1REFL_DAC1R3,DAC1REFL,3
DAC1REFL_DAC1R4,DAC1REFL,4
DAC1REFL_DAC1R5,DAC1REFL,5
DAC1REFL_DAC1R6,DAC1REFL,6
DAC1REFL_DAC1R7,DAC1REFL,7
REF8,DAC1CON2,0
REF9,DAC1CON2,1
REF10,DAC1CON2,2
REF11,DAC1CON2,3
REF12,DAC1CON2,4
REF13,DAC1CON2,5
REF14,DAC1CON2,6
REF15,DAC1CON2,7
DAC1REF8,DAC1CON2,0
DAC1REF9,DAC1CON2,1
DAC1REF10,DAC1CON2,2
DAC1REF11,DAC1CON2,3
DAC1REF12,DAC1CON2,4
DAC1REF13,DAC1CON2,5
DAC1REF14,DAC1CON2,6
DAC1REF15,DAC1CON2,7
R8,DAC1CON2,0
R9,DAC1CON2,1
R10,DAC1CON2,2
R11,DAC1CON2,3
R12,DAC1CON2,4
R13,DAC1CON2,5
R14,DAC1CON2,6
R15,DAC1CON2,7
DAC1R8,DAC1CON2,0
DAC1R9,DAC1CON2,1
DAC1R10,DAC1CON2,2
DAC1R11,DAC1CON2,3
DAC1R12,DAC1CON2,4
DAC1R13,DAC1CON2,5
DAC1R14,DAC1CON2,6
DAC1R15,DAC1CON2,7
DAC1REFH_REF8,DAC1REFH,0
DAC1REFH_REF9,DAC1REFH,1
DAC1REFH_REF10,DAC1REFH,2
DAC1REFH_REF11,DAC1REFH,3
DAC1REFH_REF12,DAC1REFH,4
DAC1REFH_REF13,DAC1REFH,5
DAC1REFH_REF14,DAC1REFH,6
DAC1REFH_REF15,DAC1REFH,7
DAC1REFH_DAC1REF8,DAC1REFH,0
DAC1REFH_DAC1REF9,DAC1REFH,1
DAC1REFH_DAC1REF10,DAC1REFH,2
DAC1REFH_DAC1REF11,DAC1REFH,3
DAC1REFH_DAC1REF12,DAC1REFH,4
DAC1REFH_DAC1REF13,DAC1REFH,5
DAC1REFH_DAC1REF14,DAC1REFH,6
DAC1REFH_DAC1REF15,DAC1REFH,7
DAC1REFH_R8,DAC1REFH,0
DAC1REFH_R9,DAC1REFH,1
DAC1REFH_R10,DAC1REFH,2
DAC1REFH_R11,DAC1REFH,3
DAC1REFH_R12,DAC1REFH,4
DAC1REFH_R13,DAC1REFH,5
DAC1REFH_R14,DAC1REFH,6
DAC1REFH_R15,DAC1REFH,7
DAC1REFH_DAC1R8,DAC1REFH,0
DAC1REFH_DAC1R9,DAC1REFH,1
DAC1REFH_DAC1R10,DAC1REFH,2
DAC1REFH_DAC1R11,DAC1REFH,3
DAC1REFH_DAC1R12,DAC1REFH,4
DAC1REFH_DAC1R13,DAC1REFH,5
DAC1REFH_DAC1R14,DAC1REFH,6
DAC1REFH_DAC1R15,DAC1REFH,7
NSS,DAC3CON0,0
DAC3CON0_OE1,DAC3CON0,5
DAC3CON0_EN,DAC3CON0,7
DAC3CON0_PSS0,DAC3CON0,2
DAC3CON0_PSS1,DAC3CON0,3
DACNSS,DAC3CON0,0
DAC3CON0_DACOE1,DAC3CON0,5
DAC3CON0_DACEN,DAC3CON0,7
DAC3CON0_DACPSS0,DAC3CON0,2
DAC3CON0_DACPSS1,DAC3CON0,3
DAC3NSS,DAC3CON0,0
DAC3OE1,DAC3CON0,5
DAC3EN,DAC3CON0,7
DAC3PSS0,DAC3CON0,2
DAC3PSS1,DAC3CON0,3
DACR0,DAC3CON1,0
DACR1,DAC3CON1,1
DACR2,DAC3CON1,2
DACR3,DAC3CON1,3
DACR4,DAC3CON1,4
DAC3CON1_R0,DAC3CON1,0
DAC3CON1_R1,DAC3CON1,1
DAC3CON1_R2,DAC3CON1,2
DAC3CON1_R3,DAC3CON1,3
DAC3CON1_R4,DAC3CON1,4
DAC3R0,DAC3CON1,0
DAC3R1,DAC3CON1,1
DAC3R2,DAC3CON1,2
DAC3R3,DAC3CON1,3
DAC3R4,DAC3CON1,4
DAC3CON1_REF0,DAC3CON1,0
DAC3CON1_REF1,DAC3CON1,1
DAC3CON1_REF2,DAC3CON1,2
DAC3CON1_REF3,DAC3CON1,3
DAC3CON1_REF4,DAC3CON1,4
DAC3CON1_REF5,DAC3CON1,5
DAC3REF0,DAC3CON1,0
DAC3REF1,DAC3CON1,1
DAC3REF2,DAC3CON1,2
DAC3REF3,DAC3CON1,3
DAC3REF4,DAC3CON1,4
DAC3REF5,DAC3CON1,5
DAC3REF_DACR0,DAC3REF,0
DAC3REF_DACR1,DAC3REF,1
DAC3REF_DACR2,DAC3REF,2
DAC3REF_DACR3,DAC3REF,3
DAC3REF_DACR4,DAC3REF,4
DAC3REF_R0,DAC3REF,0
DAC3REF_R1,DAC3REF,1
DAC3REF_R2,DAC3REF,2
DAC3REF_R3,DAC3REF,3
DAC3REF_R4,DAC3REF,4
DAC3REF_DAC3R0,DAC3REF,0
DAC3REF_DAC3R1,DAC3REF,1
DAC3REF_DAC3R2,DAC3REF,2
DAC3REF_DAC3R3,DAC3REF,3
DAC3REF_DAC3R4,DAC3REF,4
DAC3REF_REF0,DAC3REF,0
DAC3REF_REF1,DAC3REF,1
DAC3REF_REF2,DAC3REF,2
DAC3REF_REF3,DAC3REF,3
DAC3REF_REF4,DAC3REF,4
DAC3REF_REF5,DAC3REF,5
DAC3REF_DAC3REF0,DAC3REF,0
DAC3REF_DAC3REF1,DAC3REF,1
DAC3REF_DAC3REF2,DAC3REF,2
DAC3REF_DAC3REF3,DAC3REF,3
DAC3REF_DAC3REF4,DAC3REF,4
DAC3REF_DAC3REF5,DAC3REF,5
DC0,PWM3DCL,6
DC1,PWM3DCL,7
PWM3DC0,PWM3DCL,6
PWM3DC1,PWM3DCL,7
PWMPW0,PWM3DCL,6
PWMPW1,PWM3DCL,7
DC2,PWM3DCH,0
DC3,PWM3DCH,1
DC4,PWM3DCH,2
DC5,PWM3DCH,3
DC6,PWM3DCH,4
DC7,PWM3DCH,5
DC8,PWM3DCH,6
DC9,PWM3DCH,7
PWM3DC2,PWM3DCH,0
PWM3DC3,PWM3DCH,1
PWM3DC4,PWM3DCH,2
PWM3DC5,PWM3DCH,3
PWM3DC6,PWM3DCH,4
PWM3DC7,PWM3DCH,5
PWM3DC8,PWM3DCH,6
PWM3DC9,PWM3DCH,7
PWMPW2,PWM3DCH,0
PWMPW3,PWM3DCH,1
PWMPW4,PWM3DCH,2
PWMPW5,PWM3DCH,3
PWMPW6,PWM3DCH,4
PWMPW7,PWM3DCH,5
PWMPW8,PWM3DCH,6
PWMPW9,PWM3DCH,7
POL_PWM3CON,PWM3CON,4
OUT_PWM3CON,PWM3CON,5
PWM3CON_EN,PWM3CON,7
PWM3POL,PWM3CON,4
PWM3OUT,PWM3CON,5
PWM3EN,PWM3CON,7
PHR0,COG1PHR,0
PHR1,COG1PHR,1
PHR2,COG1PHR,2
PHR3,COG1PHR,3
PHR4,COG1PHR,4
PHR5,COG1PHR,5
G1PHR0,COG1PHR,0
G1PHR1,COG1PHR,1
G1PHR2,COG1PHR,2
G1PHR3,COG1PHR,3
G1PHR4,COG1PHR,4
G1PHR5,COG1PHR,5
PHF0,COG1PHF,0
PHF1,COG1PHF,1
PHF2,COG1PHF,2
PHF3,COG1PHF,3
PHF4,COG1PHF,4
PHF5,COG1PHF,5
G1PHF0,COG1PHF,0
G1PHF1,COG1PHF,1
G1PHF2,COG1PHF,2
G1PHF3,COG1PHF,3
G1PHF4,COG1PHF,4
G1PHF5,COG1PHF,5
BLKR0,COG1BLKR,0
BLKR1,COG1BLKR,1
BLKR2,COG1BLKR,2
BLKR3,COG1BLKR,3
BLKR4,COG1BLKR,4
BLKR5,COG1BLKR,5
G1BLKR0,COG1BLKR,0
G1BLKR1,COG1BLKR,1
G1BLKR2,COG1BLKR,2
G1BLKR3,COG1BLKR,3
G1BLKR4,COG1BLKR,4
G1BLKR5,COG1BLKR,5
BLKF0,COG1BLKF,0
BLKF1,COG1BLKF,1
BLKF2,COG1BLKF,2
BLKF3,COG1BLKF,3
BLKF4,COG1BLKF,4
BLKF5,COG1BLKF,5
G1BLKF0,COG1BLKF,0
G1BLKF1,COG1BLKF,1
G1BLKF2,COG1BLKF,2
G1BLKF3,COG1BLKF,3
G1BLKF4,COG1BLKF,4
G1BLKF5,COG1BLKF,5
DBR0,COG1DBR,0
DBR1,COG1DBR,1
DBR2,COG1DBR,2
DBR3,COG1DBR,3
DBR4,COG1DBR,4
DBR5,COG1DBR,5
G1DBR0,COG1DBR,0
G1DBR1,COG1DBR,1
G1DBR2,COG1DBR,2
G1DBR3,COG1DBR,3
G1DBR4,COG1DBR,4
G1DBR5,COG1DBR,5
DBF0,COG1DBF,0
DBF1,COG1DBF,1
DBF2,COG1DBF,2
DBF3,COG1DBF,3
DBF4,COG1DBF,4
DBF5,COG1DBF,5
G1DBF0,COG1DBF,0
G1DBF1,COG1DBF,1
G1DBF2,COG1DBF,2
G1DBF3,COG1DBF,3
G1DBF4,COG1DBF,4
G1DBF5,COG1DBF,5
LD,COG1CON0,6
COG1CON0_EN,COG1CON0,7
MD0,COG1CON0,0
MD1,COG1CON0,1
MD2,COG1CON0,2
CS0_COG1CON0,COG1CON0,3
CS1_COG1CON0,COG1CON0,4
G1LD,COG1CON0,6
G1EN,COG1CON0,7
G1MD0,COG1CON0,0
G1MD1,COG1CON0,1
G1MD2,COG1CON0,2
G1CS0,COG1CON0,3
G1CS1,COG1CON0,4
POLA,COG1CON1,0
POLB,COG1CON1,1
POLC,COG1CON1,2
POLD,COG1CON1,3
FDBS,COG1CON1,6
RDBS,COG1CON1,7
G1POLA,COG1CON1,0
G1POLB,COG1CON1,1
G1POLC,COG1CON1,2
G1POLD,COG1CON1,3
G1FDBS,COG1CON1,6
G1RDBS,COG1CON1,7
RIS0,COG1RIS0,0
RIS1,COG1RIS0,1
RIS2,COG1RIS0,2
RIS3,COG1RIS0,3
RIS4,COG1RIS0,4
RIS5,COG1RIS0,5
RIS6,COG1RIS0,6
RIS7,COG1RIS0,7
G1RIS0,COG1RIS0,0
G1RIS1,COG1RIS0,1
G1RIS2,COG1RIS0,2
G1RIS3,COG1RIS0,3
G1RIS4,COG1RIS0,4
G1RIS5,COG1RIS0,5
G1RIS6,COG1RIS0,6
G1RIS7,COG1RIS0,7
RIS8,COG1RIS1,0
RIS9,COG1RIS1,1
RIS10,COG1RIS1,2
RIS11,COG1RIS1,3
RIS12,COG1RIS1,4
RIS13,COG1RIS1,5
RIS14,COG1RIS1,6
G1RIS8,COG1RIS1,0
G1RIS9,COG1RIS1,1
G1RIS10,COG1RIS1,2
G1RIS11,COG1RIS1,3
G1RIS12,COG1RIS1,4
G1RIS13,COG1RIS1,5
G1RIS14,COG1RIS1,6
RSIM0,COG1RSIM0,0
RSIM1,COG1RSIM0,1
RSIM2,COG1RSIM0,2
RSIM3,COG1RSIM0,3
RSIM4,COG1RSIM0,4
RSIM5,COG1RSIM0,5
RSIM6,COG1RSIM0,6
RSIM7,COG1RSIM0,7
G1RSIM0,COG1RSIM0,0
G1RSIM1,COG1RSIM0,1
G1RSIM2,COG1RSIM0,2
G1RSIM3,COG1RSIM0,3
G1RSIM4,COG1RSIM0,4
G1RSIM5,COG1RSIM0,5
G1RSIM6,COG1RSIM0,6
G1RSIM7,COG1RSIM0,7
RSIM8,COG1RSIM1,0
RSIM9,COG1RSIM1,1
RSIM10,COG1RSIM1,2
RSIM11,COG1RSIM1,3
RSIM12,COG1RSIM1,4
RSIM13,COG1RSIM1,5
RSIM14,COG1RSIM1,6
G1RSIM8,COG1RSIM1,0
G1RSIM9,COG1RSIM1,1
G1RSIM10,COG1RSIM1,2
G1RSIM11,COG1RSIM1,3
G1RSIM12,COG1RSIM1,4
G1RSIM13,COG1RSIM1,5
G1RSIM14,COG1RSIM1,6
FIS0,COG1FIS0,0
FIS1,COG1FIS0,1
FIS2,COG1FIS0,2
FIS3,COG1FIS0,3
FIS4,COG1FIS0,4
FIS5,COG1FIS0,5
FIS6,COG1FIS0,6
FIS7,COG1FIS0,7
G1FIS0,COG1FIS0,0
G1FIS1,COG1FIS0,1
G1FIS2,COG1FIS0,2
G1FIS3,COG1FIS0,3
G1FIS4,COG1FIS0,4
G1FIS5,COG1FIS0,5
G1FIS6,COG1FIS0,6
G1FIS7,COG1FIS0,7
FIS8,COG1FIS1,0
FIS9,COG1FIS1,1
FIS10,COG1FIS1,2
FIS11,COG1FIS1,3
FIS12,COG1FIS1,4
FIS13,COG1FIS1,5
FIS14,COG1FIS1,6
G1FIS8,COG1FIS1,0
G1FIS9,COG1FIS1,1
G1FIS10,COG1FIS1,2
G1FIS11,COG1FIS1,3
G1FIS12,COG1FIS1,4
G1FIS13,COG1FIS1,5
G1FIS14,COG1FIS1,6
FSIM0,COG1FSIM0,0
FSIM1,COG1FSIM0,1
FSIM2,COG1FSIM0,2
FSIM3,COG1FSIM0,3
FSIM4,COG1FSIM0,4
FSIM5,COG1FSIM0,5
FSIM6,COG1FSIM0,6
FSIM7,COG1FSIM0,7
G1FSIM0,COG1FSIM0,0
G1FSIM1,COG1FSIM0,1
G1FSIM2,COG1FSIM0,2
G1FSIM3,COG1FSIM0,3
G1FSIM4,COG1FSIM0,4
G1FSIM5,COG1FSIM0,5
G1FSIM6,COG1FSIM0,6
G1FSIM7,COG1FSIM0,7
FSIM8,COG1FSIM1,0
FSIM9,COG1FSIM1,1
FSIM10,COG1FSIM1,2
FSIM11,COG1FSIM1,3
FSIM12,COG1FSIM1,4
FSIM13,COG1FSIM1,5
FSIM14,COG1FSIM1,6
G1FSIM8,COG1FSIM1,0
G1FSIM9,COG1FSIM1,1
G1FSIM10,COG1FSIM1,2
G1FSIM11,COG1FSIM1,3
G1FSIM12,COG1FSIM1,4
G1FSIM13,COG1FSIM1,5
G1FSIM14,COG1FSIM1,6
ASREN,COG1ASD0,6
ASE,COG1ASD0,7
ASDAC0,COG1ASD0,2
ASDAC1,COG1ASD0,3
ASDBD0,COG1ASD0,4
ASDBD1,COG1ASD0,5
ARSEN,COG1ASD0,6
G1ARSEN,COG1ASD0,6
G1ASE,COG1ASD0,7
G1ASDAC0,COG1ASD0,2
G1ASDAC1,COG1ASD0,3
G1ASDBD0,COG1ASD0,4
G1ASDBD1,COG1ASD0,5
G1ASREN,COG1ASD0,6
AS0E,COG1ASD1,0
AS1E,COG1ASD1,1
AS2E,COG1ASD1,2
AS3E,COG1ASD1,3
AS4E,COG1ASD1,4
AS5E,COG1ASD1,5
AS6E,COG1ASD1,6
AS7E,COG1ASD1,7
G1AS0E,COG1ASD1,0
G1AS1E,COG1ASD1,1
G1AS2E,COG1ASD1,2
G1AS3E,COG1ASD1,3
G1AS4E,COG1ASD1,4
G1AS5E,COG1ASD1,5
G1AS6E,COG1ASD1,6
G1AS7E,COG1ASD1,7
STRA,COG1STR,0
STRB,COG1STR,1
STRC,COG1STR,2
STRD,COG1STR,3
SDATA,COG1STR,4
SDATB,COG1STR,5
SDATC,COG1STR,6
SDATD,COG1STR,7
G1STRA,COG1STR,0
G1STRB,COG1STR,1
G1STRC,COG1STR,2
G1STRD,COG1STR,3
G1SDATA,COG1STR,4
G1SDATB,COG1STR,5
G1SDATC,COG1STR,6
G1SDATD,COG1STR,7
RTSS0,PRG1RTSS,0
RTSS1,PRG1RTSS,1
RTSS2,PRG1RTSS,2
RTSS3,PRG1RTSS,3
RG1RTSS0,PRG1RTSS,0
RG1RTSS1,PRG1RTSS,1
RG1RTSS2,PRG1RTSS,2
RG1RTSS3,PRG1RTSS,3
FTSS0,PRG1FTSS,0
FTSS1,PRG1FTSS,1
FTSS2,PRG1FTSS,2
FTSS3,PRG1FTSS,3
RG1FTSS0,PRG1FTSS,0
RG1FTSS1,PRG1FTSS,1
RG1FTSS2,PRG1FTSS,2
RG1FTSS3,PRG1FTSS,3
INS0,PRG1INS,0
INS1,PRG1INS,1
INS2,PRG1INS,2
INS3,PRG1INS,3
RG1INS0,PRG1INS,0
RG1INS1,PRG1INS,1
RG1INS2,PRG1INS,2
RG1INS3,PRG1INS,3
GO_PRG1CON0,PRG1CON0,0
OS,PRG1CON0,1
REDG,PRG1CON0,4
FEDG,PRG1CON0,5
PRG1CON0_EN,PRG1CON0,7
MODE0_PRG1CON0,PRG1CON0,2
MODE1_PRG1CON0,PRG1CON0,3
RG1GO,PRG1CON0,0
RG1OS,PRG1CON0,1
RG1REDG,PRG1CON0,4
RG1FEDG,PRG1CON0,5
RG1EN,PRG1CON0,7
RG1MODE0,PRG1CON0,2
RG1MODE1,PRG1CON0,3
ISET0,PRG1CON2,0
ISET1,PRG1CON2,1
ISET2,PRG1CON2,2
ISET3,PRG1CON2,3
ISET4,PRG1CON2,4
RG1ISET0,PRG1CON2,0
RG1ISET1,PRG1CON2,1
RG1ISET2,PRG1CON2,2
RG1ISET3,PRG1CON2,3
RG1ISET4,PRG1CON2,4
MPWM5EN,PWMEN,4
MPWM5LD,PWMLD,4
MPWM5OUT,PWMOUT,4
PWM5PHL0,PWM5PHL,0
PWM5PHL1,PWM5PHL,1
PWM5PHL2,PWM5PHL,2
PWM5PHL3,PWM5PHL,3
PWM5PHL4,PWM5PHL,4
PWM5PHL5,PWM5PHL,5
PWM5PHL6,PWM5PHL,6
PWM5PHL7,PWM5PHL,7
PWM5PHH0,PWM5PHH,0
PWM5PHH1,PWM5PHH,1
PWM5PHH2,PWM5PHH,2
PWM5PHH3,PWM5PHH,3
PWM5PHH4,PWM5PHH,4
PWM5PHH5,PWM5PHH,5
PWM5PHH6,PWM5PHH,6
PWM5PHH7,PWM5PHH,7
PWM5DCL0,PWM5DCL,0
PWM5DCL1,PWM5DCL,1
PWM5DCL2,PWM5DCL,2
PWM5DCL3,PWM5DCL,3
PWM5DCL4,PWM5DCL,4
PWM5DCL5,PWM5DCL,5
PWM5DCL6,PWM5DCL,6
PWM5DCL7,PWM5DCL,7
PWM5DCH0,PWM5DCH,0
PWM5DCH1,PWM5DCH,1
PWM5DCH2,PWM5DCH,2
PWM5DCH3,PWM5DCH,3
PWM5DCH4,PWM5DCH,4
PWM5DCH5,PWM5DCH,5
PWM5DCH6,PWM5DCH,6
PWM5DCH7,PWM5DCH,7
PWM5PRL0,PWM5PRL,0
PWM5PRL1,PWM5PRL,1
PWM5PRL2,PWM5PRL,2
PWM5PRL3,PWM5PRL,3
PWM5PRL4,PWM5PRL,4
PWM5PRL5,PWM5PRL,5
PWM5PRL6,PWM5PRL,6
PWM5PRL7,PWM5PRL,7
PWM5PRH0,PWM5PRH,0
PWM5PRH1,PWM5PRH,1
PWM5PRH2,PWM5PRH,2
PWM5PRH3,PWM5PRH,3
PWM5PRH4,PWM5PRH,4
PWM5PRH5,PWM5PRH,5
PWM5PRH6,PWM5PRH,6
PWM5PRH7,PWM5PRH,7
PWM5OFL0,PWM5OFL,0
PWM5OFL1,PWM5OFL,1
PWM5OFL2,PWM5OFL,2
PWM5OFL3,PWM5OFL,3
PWM5OFL4,PWM5OFL,4
PWM5OFL5,PWM5OFL,5
PWM5OFL6,PWM5OFL,6
PWM5OFL7,PWM5OFL,7
PWM5OFH0,PWM5OFH,0
PWM5OFH1,PWM5OFH,1
PWM5OFH2,PWM5OFH,2
PWM5OFH3,PWM5OFH,3
PWM5OFH4,PWM5OFH,4
PWM5OFH5,PWM5OFH,5
PWM5OFH6,PWM5OFH,6
PWM5OFH7,PWM5OFH,7
PWM5TMRL0,PWM5TMRL,0
PWM5TMRL1,PWM5TMRL,1
PWM5TMRL2,PWM5TMRL,2
PWM5TMRL3,PWM5TMRL,3
PWM5TMRL4,PWM5TMRL,4
PWM5TMRL5,PWM5TMRL,5
PWM5TMRL6,PWM5TMRL,6
PWM5TMRL7,PWM5TMRL,7
PWM5TMRH0,PWM5TMRH,0
PWM5TMRH1,PWM5TMRH,1
PWM5TMRH2,PWM5TMRH,2
PWM5TMRH3,PWM5TMRH,3
PWM5TMRH4,PWM5TMRH,4
PWM5TMRH5,PWM5TMRH,5
PWM5TMRH6,PWM5TMRH,6
PWM5TMRH7,PWM5TMRH,7
POL_PWM5CON,PWM5CON,4
OUT_PWM5CON,PWM5CON,5
PWM5CON_EN,PWM5CON,7
PWM5MODE0,PWM5CON,2
PWM5MODE1,PWM5CON,3
PWM5POL,PWM5CON,4
PWM5OUT,PWM5CON,5
PWM5EN,PWM5CON,7
MODE0_PWM5CON,PWM5CON,2
MODE1_PWM5CON,PWM5CON,3
PRIE,PWM5INTCON,0
DCIE,PWM5INTCON,1
PHIE,PWM5INTCON,2
OFIE,PWM5INTCON,3
PWM5PRIE,PWM5INTCON,0
PWM5DCIE,PWM5INTCON,1
PWM5PHIE,PWM5INTCON,2
PWM5OFIE,PWM5INTCON,3
PWM5INTE_PRIE,PWM5INTE,0
PWM5INTE_DCIE,PWM5INTE,1
PWM5INTE_PHIE,PWM5INTE,2
PWM5INTE_OFIE,PWM5INTE,3
PWM5INTE_PWM5PRIE,PWM5INTE,0
PWM5INTE_PWM5DCIE,PWM5INTE,1
PWM5INTE_PWM5PHIE,PWM5INTE,2
PWM5INTE_PWM5OFIE,PWM5INTE,3
PRIF,PWM5INTF,0
DCIF,PWM5INTF,1
PHIF,PWM5INTF,2
OFIF,PWM5INTF,3
PWM5PRIF,PWM5INTF,0
PWM5DCIF,PWM5INTF,1
PWM5PHIF,PWM5INTF,2
PWM5OFIF,PWM5INTF,3
PWM5INTFLG_PRIF,PWM5INTFLG,0
PWM5INTFLG_DCIF,PWM5INTFLG,1
PWM5INTFLG_PHIF,PWM5INTFLG,2
PWM5INTFLG_OFIF,PWM5INTFLG,3
PWM5INTFLG_PWM5PRIF,PWM5INTFLG,0
PWM5INTFLG_PWM5DCIF,PWM5INTFLG,1
PWM5INTFLG_PWM5PHIF,PWM5INTFLG,2
PWM5INTFLG_PWM5OFIF,PWM5INTFLG,3
PWM5CS0,PWM5CLKCON,0
PWM5CS1,PWM5CLKCON,1
PWM5CS2,PWM5CLKCON,2
PWM5PS0,PWM5CLKCON,4
PWM5PS1,PWM5CLKCON,5
PWM5PS2,PWM5CLKCON,6
CS0_PWM5CLKCON,PWM5CLKCON,0
CS1_PWM5CLKCON,PWM5CLKCON,1
PWM5CLKCON_CS2,PWM5CLKCON,2
PS0_PWM5CLKCON,PWM5CLKCON,4
PS1_PWM5CLKCON,PWM5CLKCON,5
PS2_PWM5CLKCON,PWM5CLKCON,6
LDA,PWM5LDCON,7
PWM5LD,PWM5LDCON,7
OFO,PWM5OFCON,4
PWM5OFMC,PWM5OFCON,4
PPSLOCKED,PPSLOCK,0
MCLC1OUT,CLCDATA,0
MCLC2OUT,CLCDATA,1
MCLC3OUT,CLCDATA,2
LC2INTN,CLC2CON,3
LC2INTP,CLC2CON,4
LC2OUT,CLC2CON,5
LC2EN,CLC2CON,7
LC2MODE0,CLC2CON,0
LC2MODE1,CLC2CON,1
LC2MODE2,CLC2CON,2
INTN_CLC2CON,CLC2CON,3
INTP_CLC2CON,CLC2CON,4
OUT_CLC2CON,CLC2CON,5
CLC2CON_EN,CLC2CON,7
MODE0_CLC2CON,CLC2CON,0
MODE1_CLC2CON,CLC2CON,1
CLC2CON_MODE2,CLC2CON,2
LC2G1POL,CLC2POL,0
LC2G2POL,CLC2POL,1
LC2G3POL,CLC2POL,2
LC2G4POL,CLC2POL,3
LC2POL,CLC2POL,7
CLC2POL_G1POL,CLC2POL,0
CLC2POL_G2POL,CLC2POL,1
CLC2POL_G3POL,CLC2POL,2
CLC2POL_G4POL,CLC2POL,3
POL_CLC2POL,CLC2POL,7
LC2D1S0,CLC2SEL0,0
LC2D1S1,CLC2SEL0,1
LC2D1S2,CLC2SEL0,2
LC2D1S3,CLC2SEL0,3
LC2D1S4,CLC2SEL0,4
CLC2SEL0_D1S0,CLC2SEL0,0
CLC2SEL0_D1S1,CLC2SEL0,1
CLC2SEL0_D1S2,CLC2SEL0,2
CLC2SEL0_D1S3,CLC2SEL0,3
CLC2SEL0_D1S4,CLC2SEL0,4
LC2D2S0,CLC2SEL1,0
LC2D2S1,CLC2SEL1,1
LC2D2S2,CLC2SEL1,2
LC2D2S3,CLC2SEL1,3
LC2D2S4,CLC2SEL1,4
CLC2SEL1_D2S0,CLC2SEL1,0
CLC2SEL1_D2S1,CLC2SEL1,1
CLC2SEL1_D2S2,CLC2SEL1,2
CLC2SEL1_D2S3,CLC2SEL1,3
CLC2SEL1_D2S4,CLC2SEL1,4
LC2D3S0,CLC2SEL2,0
LC2D3S1,CLC2SEL2,1
LC2D3S2,CLC2SEL2,2
LC2D3S3,CLC2SEL2,3
LC2D3S4,CLC2SEL2,4
CLC2SEL2_D3S0,CLC2SEL2,0
CLC2SEL2_D3S1,CLC2SEL2,1
CLC2SEL2_D3S2,CLC2SEL2,2
CLC2SEL2_D3S3,CLC2SEL2,3
CLC2SEL2_D3S4,CLC2SEL2,4
LC2D4S0,CLC2SEL3,0
LC2D4S1,CLC2SEL3,1
LC2D4S2,CLC2SEL3,2
LC2D4S3,CLC2SEL3,3
LC2D4S4,CLC2SEL3,4
CLC2SEL3_D4S0,CLC2SEL3,0
CLC2SEL3_D4S1,CLC2SEL3,1
CLC2SEL3_D4S2,CLC2SEL3,2
CLC2SEL3_D4S3,CLC2SEL3,3
CLC2SEL3_D4S4,CLC2SEL3,4
LC2G1D1N,CLC2GLS0,0
LC2G1D1T,CLC2GLS0,1
LC2G1D2N,CLC2GLS0,2
LC2G1D2T,CLC2GLS0,3
LC2G1D3N,CLC2GLS0,4
LC2G1D3T,CLC2GLS0,5
LC2G1D4N,CLC2GLS0,6
LC2G1D4T,CLC2GLS0,7
CLC2GLS0_D1N,CLC2GLS0,0
CLC2GLS0_D1T,CLC2GLS0,1
CLC2GLS0_D2N,CLC2GLS0,2
CLC2GLS0_D2T,CLC2GLS0,3
CLC2GLS0_D3N,CLC2GLS0,4
CLC2GLS0_D3T,CLC2GLS0,5
CLC2GLS0_D4N,CLC2GLS0,6
CLC2GLS0_D4T,CLC2GLS0,7
LC2G2D1N,CLC2GLS1,0
LC2G2D1T,CLC2GLS1,1
LC2G2D2N,CLC2GLS1,2
LC2G2D2T,CLC2GLS1,3
LC2G2D3N,CLC2GLS1,4
LC2G2D3T,CLC2GLS1,5
LC2G2D4N,CLC2GLS1,6
LC2G2D4T,CLC2GLS1,7
CLC2GLS1_D1N,CLC2GLS1,0
CLC2GLS1_D1T,CLC2GLS1,1
CLC2GLS1_D2N,CLC2GLS1,2
CLC2GLS1_D2T,CLC2GLS1,3
CLC2GLS1_D3N,CLC2GLS1,4
CLC2GLS1_D3T,CLC2GLS1,5
CLC2GLS1_D4N,CLC2GLS1,6
CLC2GLS1_D4T,CLC2GLS1,7
LC2G3D1N,CLC2GLS2,0
LC2G3D1T,CLC2GLS2,1
LC2G3D2N,CLC2GLS2,2
LC2G3D2T,CLC2GLS2,3
LC2G3D3N,CLC2GLS2,4
LC2G3D3T,CLC2GLS2,5
LC2G3D4N,CLC2GLS2,6
LC2G3D4T,CLC2GLS2,7
CLC2GLS2_D1N,CLC2GLS2,0
CLC2GLS2_D1T,CLC2GLS2,1
CLC2GLS2_D2N,CLC2GLS2,2
CLC2GLS2_D2T,CLC2GLS2,3
CLC2GLS2_D3N,CLC2GLS2,4
CLC2GLS2_D3T,CLC2GLS2,5
CLC2GLS2_D4N,CLC2GLS2,6
CLC2GLS2_D4T,CLC2GLS2,7
LC2G4D1N,CLC2GLS3,0
LC2G4D1T,CLC2GLS3,1
LC2G4D2N,CLC2GLS3,2
LC2G4D2T,CLC2GLS3,3
LC2G4D3N,CLC2GLS3,4
LC2G4D3T,CLC2GLS3,5
LC2G4D4N,CLC2GLS3,6
LC2G4D4T,CLC2GLS3,7
CLC2GLS3_G4D1N,CLC2GLS3,0
CLC2GLS3_G4D1T,CLC2GLS3,1
CLC2GLS3_G4D2N,CLC2GLS3,2
CLC2GLS3_G4D2T,CLC2GLS3,3
CLC2GLS3_G4D3N,CLC2GLS3,4
CLC2GLS3_G4D3T,CLC2GLS3,5
CLC2GLS3_G4D4N,CLC2GLS3,6
CLC2GLS3_G4D4T,CLC2GLS3,7
LC3INTN,CLC3CON,3
LC3INTP,CLC3CON,4
LC3OUT,CLC3CON,5
LC3EN,CLC3CON,7
LC3MODE0,CLC3CON,0
LC3MODE1,CLC3CON,1
LC3MODE2,CLC3CON,2
INTN_CLC3CON,CLC3CON,3
INTP_CLC3CON,CLC3CON,4
OUT_CLC3CON,CLC3CON,5
CLC3CON_EN,CLC3CON,7
MODE0_CLC3CON,CLC3CON,0
MODE1_CLC3CON,CLC3CON,1
CLC3CON_MODE2,CLC3CON,2
LC3G1POL,CLC3POL,0
LC3G2POL,CLC3POL,1
LC3G3POL,CLC3POL,2
LC3G4POL,CLC3POL,3
LC3POL,CLC3POL,7
CLC3POL_G1POL,CLC3POL,0
CLC3POL_G2POL,CLC3POL,1
CLC3POL_G3POL,CLC3POL,2
CLC3POL_G4POL,CLC3POL,3
POL_CLC3POL,CLC3POL,7
LC3D1S0,CLC3SEL0,0
LC3D1S1,CLC3SEL0,1
LC3D1S2,CLC3SEL0,2
LC3D1S3,CLC3SEL0,3
LC3D1S4,CLC3SEL0,4
CLC3SEL0_D1S0,CLC3SEL0,0
CLC3SEL0_D1S1,CLC3SEL0,1
CLC3SEL0_D1S2,CLC3SEL0,2
CLC3SEL0_D1S3,CLC3SEL0,3
CLC3SEL0_D1S4,CLC3SEL0,4
LC3D3S0,CLC3SEL2,0
LC3D3S1,CLC3SEL2,1
LC3D3S2,CLC3SEL2,2
LC3D3S3,CLC3SEL2,3
LC3D3S4,CLC3SEL2,4
CLC3SEL2_D3S0,CLC3SEL2,0
CLC3SEL2_D3S1,CLC3SEL2,1
CLC3SEL2_D3S2,CLC3SEL2,2
CLC3SEL2_D3S3,CLC3SEL2,3
CLC3SEL2_D3S4,CLC3SEL2,4
LC3D4S0,CLC3SEL3,0
LC3D4S1,CLC3SEL3,1
LC3D4S2,CLC3SEL3,2
LC3D4S3,CLC3SEL3,3
LC3D4S4,CLC3SEL3,4
CLC3SEL3_D4S0,CLC3SEL3,0
CLC3SEL3_D4S1,CLC3SEL3,1
CLC3SEL3_D4S2,CLC3SEL3,2
CLC3SEL3_D4S3,CLC3SEL3,3
CLC3SEL3_D4S4,CLC3SEL3,4
LC3G1D1N,CLC3GLS0,0
LC3G1D1T,CLC3GLS0,1
LC3G1D2N,CLC3GLS0,2
LC3G1D2T,CLC3GLS0,3
LC3G1D3N,CLC3GLS0,4
LC3G1D3T,CLC3GLS0,5
LC3G1D4N,CLC3GLS0,6
LC3G1D4T,CLC3GLS0,7
CLC3GLS0_D1N,CLC3GLS0,0
CLC3GLS0_D1T,CLC3GLS0,1
CLC3GLS0_D2N,CLC3GLS0,2
CLC3GLS0_D2T,CLC3GLS0,3
CLC3GLS0_D3N,CLC3GLS0,4
CLC3GLS0_D3T,CLC3GLS0,5
CLC3GLS0_D4N,CLC3GLS0,6
CLC3GLS0_D4T,CLC3GLS0,7
LC3G3D1N,CLC3GLS2,0
LC3G3D1T,CLC3GLS2,1
LC3G3D2N,CLC3GLS2,2
LC3G3D2T,CLC3GLS2,3
LC3G3D3N,CLC3GLS2,4
LC3G3D3T,CLC3GLS2,5
LC3G3D4N,CLC3GLS2,6
LC3G3D4T,CLC3GLS2,7
CLC3GLS2_D1N,CLC3GLS2,0
CLC3GLS2_D1T,CLC3GLS2,1
CLC3GLS2_D2N,CLC3GLS2,2
CLC3GLS2_D2T,CLC3GLS2,3
CLC3GLS2_D3N,CLC3GLS2,4
CLC3GLS2_D3T,CLC3GLS2,5
CLC3GLS2_D4N,CLC3GLS2,6
CLC3GLS2_D4T,CLC3GLS2,7
LC3G4D1N,CLC3GLS3,0
LC3G4D1T,CLC3GLS3,1
LC3G4D2N,CLC3GLS3,2
LC3G4D2T,CLC3GLS3,3
LC3G4D3N,CLC3GLS3,4
LC3G4D3T,CLC3GLS3,5
LC3G4D4N,CLC3GLS3,6
LC3G4D4T,CLC3GLS3,7
CLC3GLS3_G4D1N,CLC3GLS3,0
CLC3GLS3_G4D1T,CLC3GLS3,1
CLC3GLS3_G4D2N,CLC3GLS3,2
CLC3GLS3_G4D2T,CLC3GLS3,3
CLC3GLS3_G4D3N,CLC3GLS3,4
CLC3GLS3_G4D3T,CLC3GLS3,5
CLC3GLS3_G4D4N,CLC3GLS3,6
CLC3GLS3_G4D4T,CLC3GLS3,7
C_SHAD,STATUS_SHAD,0
DC_SHAD,STATUS_SHAD,1
Z_SHAD,STATUS_SHAD,2
_BOREN_SBODEN,BORCON,15359
ADCS0,ADCON1,4
ADCS1,ADCON1,5
ADCS2,ADCON1,6

[FreeRAM]
20:7F
A0:EF
120:16F
1A0:1EF
220:26F
2A0:2EF
320:36F
3A0:3EF
420:46F
4A0:4EF
520:56F
5A0:5EF
620:64F

[NoBankRAM]
'NoBankRAM is somewhat misnamed - it is used for the defintion of (any) access bank locations
'If a memory location is defined in both NoBankRAM and FreeRAM, then the compiler knows that it is access bank RAM.
'If an SFR location is in one of the NoBankRAM ranges, then the compiler knows not to do any bank selection when accessing that register.

'The NoBankRAM section must include two ranges, one for access bank RAM, one for access bank SFRs, or there will be issues.
'The first range MUST be the ACCESS RAM range
'The first range is the FAST SFR range

'If there are no ranges defined in NoBankRAM, the compiler will try to guess them.
'On 18Fs, it will guess based on where the lowest SFR is, and from what the total RAM on the chip is. If there's only one range defined
'in the NoBankRAM locations, the compiler will assume that is the range for the RAM, and then will guess where the range for the access bank SFRs is.
70:7F

[Pins-DIP]
13,RA0(IO)
12,RA1(IO)
11,RA2(IO)
4,RA3(IO)
3,RA4(IO)
2,RA5(IO)
10,RC0(IO)
9,RC1(IO)
8,RC2(IO)
7,RC3(IO),SCL(IO),SCK(IO)
6,RC4(IO),SDA(IO),SDI(I)
5,RC5(IO),SDO(O)
14,Vss
1,Vdd

[ConfigOps]
'For details of the config options see the microcontroller datasheet
'The first parameter is the configuration field that can be used to expose specific configuration bits
'The other parameters are the configuration field options that can be set
OSC=LP,XT,HS,EXTRC,INTOSC,ECL,ECM,ECH
WDTE=OFF,SWDTEN,NSLEEP,ON
PWRTE=ON,OFF
MCLRE=OFF,ON
CP=ON,OFF
BOREN=OFF,SBODEN,NSLEEP,ON
CLKOUTEN=ON,OFF
IESO=OFF,ON
FCMEN=OFF,ON
WRT=ALL,HALF,BOOT,OFF
PPS1WAY=OFF,ON
ZCD=ON,OFF
PLLEN=OFF,ON
STVREN=OFF,ON
BORV=HI,LO
LPBOR=ON,OFF
LVP=OFF,ON

[Config]
'For details of the config addresses see the microcontroller datasheet
FOSC_LP,1,16376
FOSC_XT,1,16377
FOSC_HS,1,16378
FOSC_EXTRC,1,16379
FOSC_INTOSC,1,16380
FOSC_ECL,1,16381
FOSC_ECM,1,16382
FOSC_ECH,1,16383
WDTE_OFF,1,16359
WDTE_SWDTEN,1,16367
WDTE_NSLEEP,1,16375
WDTE_ON,1,16383
PWRTE_ON,1,16351
PWRTE_OFF,1,16383
MCLRE_OFF,1,16319
MCLRE_ON,1,16383
CP_ON,1,16255
CP_OFF,1,16383
BOREN_OFF,1,14847
BOREN_SBODEN,1,15359
BOREN_NSLEEP,1,15871
BOREN_ON,1,16383
CLKOUTEN_ON,1,14335
CLKOUTEN_OFF,1,16383
IESO_OFF,1,12287
IESO_ON,1,16383
FCMEN_OFF,1,8191
FCMEN_ON,1,16383
WRT_ALL,2,16380
WRT_HALF,2,16381
WRT_BOOT,2,16382
WRT_OFF,2,16383
PPS1WAY_OFF,2,16379
PPS1WAY_ON,2,16383
ZCD_ON,2,16255
ZCD_OFF,2,16383
PLLEN_OFF,2,16127
PLLEN_ON,2,16383
STVREN_OFF,2,15871
STVREN_ON,2,16383
BORV_HI,2,15359
BORV_LO,2,16383
LPBOR_ON,2,14335
LPBOR_OFF,2,16383
LVP_OFF,2,8191
LVP_ON,2,16383
DEVID1,2,32774
IDLOC0,2,32768
IDLOC1,2,32769
IDLOC2,2,32770
IDLOC3,2,32771

