
FreeRTOS_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069c4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  08006b64  08006b64  00016b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006cd0  08006cd0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006cd0  08006cd0  00016cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006cd8  08006cd8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006cd8  08006cd8  00016cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006cdc  08006cdc  00016cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006ce0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ae0  20000074  08006d54  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004b54  08006d54  00024b54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f61  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032f3  00000000  00000000  00039005  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  0003c2f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001338  00000000  00000000  0003d758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000044a2  00000000  00000000  0003ea90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015f17  00000000  00000000  00042f32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099e57  00000000  00000000  00058e49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f2ca0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005de4  00000000  00000000  000f2cf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006b4c 	.word	0x08006b4c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08006b4c 	.word	0x08006b4c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800058c:	1d39      	adds	r1, r7, #4
 800058e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000592:	2201      	movs	r2, #1
 8000594:	4803      	ldr	r0, [pc, #12]	; (80005a4 <__io_putchar+0x20>)
 8000596:	f001 fdd2 	bl	800213e <HAL_UART_Transmit>
	return ch;
 800059a:	687b      	ldr	r3, [r7, #4]
}
 800059c:	4618      	mov	r0, r3
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	20000090 	.word	0x20000090

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ae:	f000 fb6d 	bl	8000c8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b2:	f000 f833 	bl	800061c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b6:	f000 f8c5 	bl	8000744 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005ba:	f000 f899 	bl	80006f0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Kernel Init\r\n");
 80005be:	480f      	ldr	r0, [pc, #60]	; (80005fc <main+0x54>)
 80005c0:	f005 fc68 	bl	8005e94 <puts>

  uint32_t num = 1234;
 80005c4:	f240 43d2 	movw	r3, #1234	; 0x4d2
 80005c8:	607b      	str	r3, [r7, #4]
  Task1Handle = osThreadNew(StartTask1, &num, &Task1_attributes);
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	4a0c      	ldr	r2, [pc, #48]	; (8000600 <main+0x58>)
 80005ce:	4619      	mov	r1, r3
 80005d0:	480c      	ldr	r0, [pc, #48]	; (8000604 <main+0x5c>)
 80005d2:	f002 f9b7 	bl	8002944 <osThreadNew>
 80005d6:	4603      	mov	r3, r0
 80005d8:	4a0b      	ldr	r2, [pc, #44]	; (8000608 <main+0x60>)
 80005da:	6013      	str	r3, [r2, #0]
  Task2Handle = osThreadNew(StartTask2, NULL, &Task2_attributes);
 80005dc:	4a0b      	ldr	r2, [pc, #44]	; (800060c <main+0x64>)
 80005de:	2100      	movs	r1, #0
 80005e0:	480b      	ldr	r0, [pc, #44]	; (8000610 <main+0x68>)
 80005e2:	f002 f9af 	bl	8002944 <osThreadNew>
 80005e6:	4603      	mov	r3, r0
 80005e8:	4a0a      	ldr	r2, [pc, #40]	; (8000614 <main+0x6c>)
 80005ea:	6013      	str	r3, [r2, #0]
  printf("Task Init Successful\r\n");
 80005ec:	480a      	ldr	r0, [pc, #40]	; (8000618 <main+0x70>)
 80005ee:	f005 fc51 	bl	8005e94 <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005f2:	f002 f95d 	bl	80028b0 <osKernelInitialize>
/**
* @}
*/

  /* Start scheduler */
  osKernelStart();
 80005f6:	f002 f97f 	bl	80028f8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005fa:	e7fe      	b.n	80005fa <main+0x52>
 80005fc:	08006b7c 	.word	0x08006b7c
 8000600:	08006bd8 	.word	0x08006bd8
 8000604:	08000821 	.word	0x08000821
 8000608:	200000d4 	.word	0x200000d4
 800060c:	08006bfc 	.word	0x08006bfc
 8000610:	08000875 	.word	0x08000875
 8000614:	200000d8 	.word	0x200000d8
 8000618:	08006b8c 	.word	0x08006b8c

0800061c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b094      	sub	sp, #80	; 0x50
 8000620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000622:	f107 0320 	add.w	r3, r7, #32
 8000626:	2230      	movs	r2, #48	; 0x30
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f005 fb0f 	bl	8005c4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]
 800063e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000640:	2300      	movs	r3, #0
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	4b28      	ldr	r3, [pc, #160]	; (80006e8 <SystemClock_Config+0xcc>)
 8000646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000648:	4a27      	ldr	r2, [pc, #156]	; (80006e8 <SystemClock_Config+0xcc>)
 800064a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800064e:	6413      	str	r3, [r2, #64]	; 0x40
 8000650:	4b25      	ldr	r3, [pc, #148]	; (80006e8 <SystemClock_Config+0xcc>)
 8000652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000658:	60bb      	str	r3, [r7, #8]
 800065a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800065c:	2300      	movs	r3, #0
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	4b22      	ldr	r3, [pc, #136]	; (80006ec <SystemClock_Config+0xd0>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a21      	ldr	r2, [pc, #132]	; (80006ec <SystemClock_Config+0xd0>)
 8000666:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800066a:	6013      	str	r3, [r2, #0]
 800066c:	4b1f      	ldr	r3, [pc, #124]	; (80006ec <SystemClock_Config+0xd0>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000674:	607b      	str	r3, [r7, #4]
 8000676:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000678:	2302      	movs	r3, #2
 800067a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067c:	2301      	movs	r3, #1
 800067e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000680:	2310      	movs	r3, #16
 8000682:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000684:	2302      	movs	r3, #2
 8000686:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000688:	2300      	movs	r3, #0
 800068a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800068c:	2310      	movs	r3, #16
 800068e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000690:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000694:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000696:	2304      	movs	r3, #4
 8000698:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800069a:	2304      	movs	r3, #4
 800069c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069e:	f107 0320 	add.w	r3, r7, #32
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fdb4 	bl	8001210 <HAL_RCC_OscConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006ae:	f000 f8f8 	bl	80008a2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b2:	230f      	movs	r3, #15
 80006b4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b6:	2302      	movs	r3, #2
 80006b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006c8:	f107 030c 	add.w	r3, r7, #12
 80006cc:	2102      	movs	r1, #2
 80006ce:	4618      	mov	r0, r3
 80006d0:	f001 f816 	bl	8001700 <HAL_RCC_ClockConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006da:	f000 f8e2 	bl	80008a2 <Error_Handler>
  }
}
 80006de:	bf00      	nop
 80006e0:	3750      	adds	r7, #80	; 0x50
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40023800 	.word	0x40023800
 80006ec:	40007000 	.word	0x40007000

080006f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f4:	4b11      	ldr	r3, [pc, #68]	; (800073c <MX_USART2_UART_Init+0x4c>)
 80006f6:	4a12      	ldr	r2, [pc, #72]	; (8000740 <MX_USART2_UART_Init+0x50>)
 80006f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006fa:	4b10      	ldr	r3, [pc, #64]	; (800073c <MX_USART2_UART_Init+0x4c>)
 80006fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000700:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000702:	4b0e      	ldr	r3, [pc, #56]	; (800073c <MX_USART2_UART_Init+0x4c>)
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000708:	4b0c      	ldr	r3, [pc, #48]	; (800073c <MX_USART2_UART_Init+0x4c>)
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800070e:	4b0b      	ldr	r3, [pc, #44]	; (800073c <MX_USART2_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000714:	4b09      	ldr	r3, [pc, #36]	; (800073c <MX_USART2_UART_Init+0x4c>)
 8000716:	220c      	movs	r2, #12
 8000718:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071a:	4b08      	ldr	r3, [pc, #32]	; (800073c <MX_USART2_UART_Init+0x4c>)
 800071c:	2200      	movs	r2, #0
 800071e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000720:	4b06      	ldr	r3, [pc, #24]	; (800073c <MX_USART2_UART_Init+0x4c>)
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000726:	4805      	ldr	r0, [pc, #20]	; (800073c <MX_USART2_UART_Init+0x4c>)
 8000728:	f001 fcbc 	bl	80020a4 <HAL_UART_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000732:	f000 f8b6 	bl	80008a2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	20000090 	.word	0x20000090
 8000740:	40004400 	.word	0x40004400

08000744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b08a      	sub	sp, #40	; 0x28
 8000748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074a:	f107 0314 	add.w	r3, r7, #20
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
 8000758:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	613b      	str	r3, [r7, #16]
 800075e:	4b2d      	ldr	r3, [pc, #180]	; (8000814 <MX_GPIO_Init+0xd0>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a2c      	ldr	r2, [pc, #176]	; (8000814 <MX_GPIO_Init+0xd0>)
 8000764:	f043 0304 	orr.w	r3, r3, #4
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b2a      	ldr	r3, [pc, #168]	; (8000814 <MX_GPIO_Init+0xd0>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0304 	and.w	r3, r3, #4
 8000772:	613b      	str	r3, [r7, #16]
 8000774:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	60fb      	str	r3, [r7, #12]
 800077a:	4b26      	ldr	r3, [pc, #152]	; (8000814 <MX_GPIO_Init+0xd0>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	4a25      	ldr	r2, [pc, #148]	; (8000814 <MX_GPIO_Init+0xd0>)
 8000780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b23      	ldr	r3, [pc, #140]	; (8000814 <MX_GPIO_Init+0xd0>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <MX_GPIO_Init+0xd0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a1e      	ldr	r2, [pc, #120]	; (8000814 <MX_GPIO_Init+0xd0>)
 800079c:	f043 0301 	orr.w	r3, r3, #1
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b1c      	ldr	r3, [pc, #112]	; (8000814 <MX_GPIO_Init+0xd0>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0301 	and.w	r3, r3, #1
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	4b18      	ldr	r3, [pc, #96]	; (8000814 <MX_GPIO_Init+0xd0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	4a17      	ldr	r2, [pc, #92]	; (8000814 <MX_GPIO_Init+0xd0>)
 80007b8:	f043 0302 	orr.w	r3, r3, #2
 80007bc:	6313      	str	r3, [r2, #48]	; 0x30
 80007be:	4b15      	ldr	r3, [pc, #84]	; (8000814 <MX_GPIO_Init+0xd0>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0302 	and.w	r3, r3, #2
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2120      	movs	r1, #32
 80007ce:	4812      	ldr	r0, [pc, #72]	; (8000818 <MX_GPIO_Init+0xd4>)
 80007d0:	f000 fd04 	bl	80011dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007da:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80007de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	4619      	mov	r1, r3
 80007ea:	480c      	ldr	r0, [pc, #48]	; (800081c <MX_GPIO_Init+0xd8>)
 80007ec:	f000 fb72 	bl	8000ed4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007f0:	2320      	movs	r3, #32
 80007f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	2301      	movs	r3, #1
 80007f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fc:	2300      	movs	r3, #0
 80007fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4619      	mov	r1, r3
 8000806:	4804      	ldr	r0, [pc, #16]	; (8000818 <MX_GPIO_Init+0xd4>)
 8000808:	f000 fb64 	bl	8000ed4 <HAL_GPIO_Init>

}
 800080c:	bf00      	nop
 800080e:	3728      	adds	r7, #40	; 0x28
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40023800 	.word	0x40023800
 8000818:	40020000 	.word	0x40020000
 800081c:	40020800 	.word	0x40020800

08000820 <StartTask1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1 */
void StartTask1(void *argument)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
	osMutexAcquire(Mutex01Handle, osWaitForever);
 8000828:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <StartTask1+0x44>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000830:	4618      	mov	r0, r3
 8000832:	f002 f934 	bl	8002a9e <osMutexAcquire>
	printf("Task 1 running\r\n");
 8000836:	480c      	ldr	r0, [pc, #48]	; (8000868 <StartTask1+0x48>)
 8000838:	f005 fb2c 	bl	8005e94 <puts>
	count++;
 800083c:	4b0b      	ldr	r3, [pc, #44]	; (800086c <StartTask1+0x4c>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	3301      	adds	r3, #1
 8000842:	4a0a      	ldr	r2, [pc, #40]	; (800086c <StartTask1+0x4c>)
 8000844:	6013      	str	r3, [r2, #0]
	printf("Count:%d\r\n", count);
 8000846:	4b09      	ldr	r3, [pc, #36]	; (800086c <StartTask1+0x4c>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4619      	mov	r1, r3
 800084c:	4808      	ldr	r0, [pc, #32]	; (8000870 <StartTask1+0x50>)
 800084e:	f005 fa9b 	bl	8005d88 <iprintf>
	osMutexRelease(Mutex01Handle);
 8000852:	4b04      	ldr	r3, [pc, #16]	; (8000864 <StartTask1+0x44>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4618      	mov	r0, r3
 8000858:	f002 f96c 	bl	8002b34 <osMutexRelease>
	osDelay(100);
 800085c:	2064      	movs	r0, #100	; 0x64
 800085e:	f002 f903 	bl	8002a68 <osDelay>
	osMutexAcquire(Mutex01Handle, osWaitForever);
 8000862:	e7e1      	b.n	8000828 <StartTask1+0x8>
 8000864:	200000dc 	.word	0x200000dc
 8000868:	08006ba4 	.word	0x08006ba4
 800086c:	200000e0 	.word	0x200000e0
 8000870:	08006bb4 	.word	0x08006bb4

08000874 <StartTask2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask2 */
void StartTask2(void *argument)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask2 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800087c:	2001      	movs	r0, #1
 800087e:	f002 f8f3 	bl	8002a68 <osDelay>
 8000882:	e7fb      	b.n	800087c <StartTask2+0x8>

08000884 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000894:	d101      	bne.n	800089a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000896:	f000 fa1b 	bl	8000cd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a2:	b480      	push	{r7}
 80008a4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a6:	b672      	cpsid	i
}
 80008a8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008aa:	e7fe      	b.n	80008aa <Error_Handler+0x8>

080008ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4b12      	ldr	r3, [pc, #72]	; (8000900 <HAL_MspInit+0x54>)
 80008b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ba:	4a11      	ldr	r2, [pc, #68]	; (8000900 <HAL_MspInit+0x54>)
 80008bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008c0:	6453      	str	r3, [r2, #68]	; 0x44
 80008c2:	4b0f      	ldr	r3, [pc, #60]	; (8000900 <HAL_MspInit+0x54>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	603b      	str	r3, [r7, #0]
 80008d2:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <HAL_MspInit+0x54>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d6:	4a0a      	ldr	r2, [pc, #40]	; (8000900 <HAL_MspInit+0x54>)
 80008d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008dc:	6413      	str	r3, [r2, #64]	; 0x40
 80008de:	4b08      	ldr	r3, [pc, #32]	; (8000900 <HAL_MspInit+0x54>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e6:	603b      	str	r3, [r7, #0]
 80008e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ea:	2200      	movs	r2, #0
 80008ec:	210f      	movs	r1, #15
 80008ee:	f06f 0001 	mvn.w	r0, #1
 80008f2:	f000 fac5 	bl	8000e80 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40023800 	.word	0x40023800

08000904 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b08a      	sub	sp, #40	; 0x28
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800090c:	f107 0314 	add.w	r3, r7, #20
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a19      	ldr	r2, [pc, #100]	; (8000988 <HAL_UART_MspInit+0x84>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d12b      	bne.n	800097e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	613b      	str	r3, [r7, #16]
 800092a:	4b18      	ldr	r3, [pc, #96]	; (800098c <HAL_UART_MspInit+0x88>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092e:	4a17      	ldr	r2, [pc, #92]	; (800098c <HAL_UART_MspInit+0x88>)
 8000930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000934:	6413      	str	r3, [r2, #64]	; 0x40
 8000936:	4b15      	ldr	r3, [pc, #84]	; (800098c <HAL_UART_MspInit+0x88>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800093e:	613b      	str	r3, [r7, #16]
 8000940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	60fb      	str	r3, [r7, #12]
 8000946:	4b11      	ldr	r3, [pc, #68]	; (800098c <HAL_UART_MspInit+0x88>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a10      	ldr	r2, [pc, #64]	; (800098c <HAL_UART_MspInit+0x88>)
 800094c:	f043 0301 	orr.w	r3, r3, #1
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <HAL_UART_MspInit+0x88>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	60fb      	str	r3, [r7, #12]
 800095c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800095e:	230c      	movs	r3, #12
 8000960:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096a:	2303      	movs	r3, #3
 800096c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800096e:	2307      	movs	r3, #7
 8000970:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	f107 0314 	add.w	r3, r7, #20
 8000976:	4619      	mov	r1, r3
 8000978:	4805      	ldr	r0, [pc, #20]	; (8000990 <HAL_UART_MspInit+0x8c>)
 800097a:	f000 faab 	bl	8000ed4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800097e:	bf00      	nop
 8000980:	3728      	adds	r7, #40	; 0x28
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	40004400 	.word	0x40004400
 800098c:	40023800 	.word	0x40023800
 8000990:	40020000 	.word	0x40020000

08000994 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08e      	sub	sp, #56	; 0x38
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800099c:	2300      	movs	r3, #0
 800099e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80009a0:	2300      	movs	r3, #0
 80009a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80009a4:	2300      	movs	r3, #0
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	4b34      	ldr	r3, [pc, #208]	; (8000a7c <HAL_InitTick+0xe8>)
 80009aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ac:	4a33      	ldr	r2, [pc, #204]	; (8000a7c <HAL_InitTick+0xe8>)
 80009ae:	f043 0301 	orr.w	r3, r3, #1
 80009b2:	6413      	str	r3, [r2, #64]	; 0x40
 80009b4:	4b31      	ldr	r3, [pc, #196]	; (8000a7c <HAL_InitTick+0xe8>)
 80009b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b8:	f003 0301 	and.w	r3, r3, #1
 80009bc:	60fb      	str	r3, [r7, #12]
 80009be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009c0:	f107 0210 	add.w	r2, r7, #16
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 f8b8 	bl	8001b40 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009d0:	6a3b      	ldr	r3, [r7, #32]
 80009d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80009d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d103      	bne.n	80009e2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80009da:	f001 f889 	bl	8001af0 <HAL_RCC_GetPCLK1Freq>
 80009de:	6378      	str	r0, [r7, #52]	; 0x34
 80009e0:	e004      	b.n	80009ec <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80009e2:	f001 f885 	bl	8001af0 <HAL_RCC_GetPCLK1Freq>
 80009e6:	4603      	mov	r3, r0
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009ee:	4a24      	ldr	r2, [pc, #144]	; (8000a80 <HAL_InitTick+0xec>)
 80009f0:	fba2 2303 	umull	r2, r3, r2, r3
 80009f4:	0c9b      	lsrs	r3, r3, #18
 80009f6:	3b01      	subs	r3, #1
 80009f8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80009fa:	4b22      	ldr	r3, [pc, #136]	; (8000a84 <HAL_InitTick+0xf0>)
 80009fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000a02:	4b20      	ldr	r3, [pc, #128]	; (8000a84 <HAL_InitTick+0xf0>)
 8000a04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a08:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000a0a:	4a1e      	ldr	r2, [pc, #120]	; (8000a84 <HAL_InitTick+0xf0>)
 8000a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a0e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000a10:	4b1c      	ldr	r3, [pc, #112]	; (8000a84 <HAL_InitTick+0xf0>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a16:	4b1b      	ldr	r3, [pc, #108]	; (8000a84 <HAL_InitTick+0xf0>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a1c:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <HAL_InitTick+0xf0>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000a22:	4818      	ldr	r0, [pc, #96]	; (8000a84 <HAL_InitTick+0xf0>)
 8000a24:	f001 f8be 	bl	8001ba4 <HAL_TIM_Base_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000a2e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d11b      	bne.n	8000a6e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000a36:	4813      	ldr	r0, [pc, #76]	; (8000a84 <HAL_InitTick+0xf0>)
 8000a38:	f001 f90e 	bl	8001c58 <HAL_TIM_Base_Start_IT>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000a42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d111      	bne.n	8000a6e <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a4a:	201c      	movs	r0, #28
 8000a4c:	f000 fa34 	bl	8000eb8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2b0f      	cmp	r3, #15
 8000a54:	d808      	bhi.n	8000a68 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000a56:	2200      	movs	r2, #0
 8000a58:	6879      	ldr	r1, [r7, #4]
 8000a5a:	201c      	movs	r0, #28
 8000a5c:	f000 fa10 	bl	8000e80 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a60:	4a09      	ldr	r2, [pc, #36]	; (8000a88 <HAL_InitTick+0xf4>)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6013      	str	r3, [r2, #0]
 8000a66:	e002      	b.n	8000a6e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000a6e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3738      	adds	r7, #56	; 0x38
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	431bde83 	.word	0x431bde83
 8000a84:	200000e4 	.word	0x200000e4
 8000a88:	20000004 	.word	0x20000004

08000a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <NMI_Handler+0x4>

08000a92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <HardFault_Handler+0x4>

08000a98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <MemManage_Handler+0x4>

08000a9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aa2:	e7fe      	b.n	8000aa2 <BusFault_Handler+0x4>

08000aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa8:	e7fe      	b.n	8000aa8 <UsageFault_Handler+0x4>

08000aaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000abc:	4802      	ldr	r0, [pc, #8]	; (8000ac8 <TIM2_IRQHandler+0x10>)
 8000abe:	f001 f92d 	bl	8001d1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	200000e4 	.word	0x200000e4

08000acc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad8:	2300      	movs	r3, #0
 8000ada:	617b      	str	r3, [r7, #20]
 8000adc:	e00a      	b.n	8000af4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ade:	f3af 8000 	nop.w
 8000ae2:	4601      	mov	r1, r0
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	1c5a      	adds	r2, r3, #1
 8000ae8:	60ba      	str	r2, [r7, #8]
 8000aea:	b2ca      	uxtb	r2, r1
 8000aec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	3301      	adds	r3, #1
 8000af2:	617b      	str	r3, [r7, #20]
 8000af4:	697a      	ldr	r2, [r7, #20]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	dbf0      	blt.n	8000ade <_read+0x12>
  }

  return len;
 8000afc:	687b      	ldr	r3, [r7, #4]
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3718      	adds	r7, #24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b086      	sub	sp, #24
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	60f8      	str	r0, [r7, #12]
 8000b0e:	60b9      	str	r1, [r7, #8]
 8000b10:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b12:	2300      	movs	r3, #0
 8000b14:	617b      	str	r3, [r7, #20]
 8000b16:	e009      	b.n	8000b2c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	1c5a      	adds	r2, r3, #1
 8000b1c:	60ba      	str	r2, [r7, #8]
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff fd2f 	bl	8000584 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	617b      	str	r3, [r7, #20]
 8000b2c:	697a      	ldr	r2, [r7, #20]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	429a      	cmp	r2, r3
 8000b32:	dbf1      	blt.n	8000b18 <_write+0x12>
  }
  return len;
 8000b34:	687b      	ldr	r3, [r7, #4]
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3718      	adds	r7, #24
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <_close>:

int _close(int file)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b083      	sub	sp, #12
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b56:	b480      	push	{r7}
 8000b58:	b083      	sub	sp, #12
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	6078      	str	r0, [r7, #4]
 8000b5e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b66:	605a      	str	r2, [r3, #4]
  return 0;
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <_isatty>:

int _isatty(int file)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b7e:	2301      	movs	r3, #1
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	370c      	adds	r7, #12
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3714      	adds	r7, #20
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
	...

08000ba8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bb0:	4a14      	ldr	r2, [pc, #80]	; (8000c04 <_sbrk+0x5c>)
 8000bb2:	4b15      	ldr	r3, [pc, #84]	; (8000c08 <_sbrk+0x60>)
 8000bb4:	1ad3      	subs	r3, r2, r3
 8000bb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bbc:	4b13      	ldr	r3, [pc, #76]	; (8000c0c <_sbrk+0x64>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d102      	bne.n	8000bca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bc4:	4b11      	ldr	r3, [pc, #68]	; (8000c0c <_sbrk+0x64>)
 8000bc6:	4a12      	ldr	r2, [pc, #72]	; (8000c10 <_sbrk+0x68>)
 8000bc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bca:	4b10      	ldr	r3, [pc, #64]	; (8000c0c <_sbrk+0x64>)
 8000bcc:	681a      	ldr	r2, [r3, #0]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d207      	bcs.n	8000be8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bd8:	f004 ff08 	bl	80059ec <__errno>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	220c      	movs	r2, #12
 8000be0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000be2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000be6:	e009      	b.n	8000bfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000be8:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <_sbrk+0x64>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bee:	4b07      	ldr	r3, [pc, #28]	; (8000c0c <_sbrk+0x64>)
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4413      	add	r3, r2
 8000bf6:	4a05      	ldr	r2, [pc, #20]	; (8000c0c <_sbrk+0x64>)
 8000bf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3718      	adds	r7, #24
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	20020000 	.word	0x20020000
 8000c08:	00000400 	.word	0x00000400
 8000c0c:	2000012c 	.word	0x2000012c
 8000c10:	20004b58 	.word	0x20004b58

08000c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c18:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <SystemInit+0x20>)
 8000c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c1e:	4a05      	ldr	r2, [pc, #20]	; (8000c34 <SystemInit+0x20>)
 8000c20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c28:	bf00      	nop
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c3c:	480d      	ldr	r0, [pc, #52]	; (8000c74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c3e:	490e      	ldr	r1, [pc, #56]	; (8000c78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c40:	4a0e      	ldr	r2, [pc, #56]	; (8000c7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c44:	e002      	b.n	8000c4c <LoopCopyDataInit>

08000c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c4a:	3304      	adds	r3, #4

08000c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c50:	d3f9      	bcc.n	8000c46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c52:	4a0b      	ldr	r2, [pc, #44]	; (8000c80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c54:	4c0b      	ldr	r4, [pc, #44]	; (8000c84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c58:	e001      	b.n	8000c5e <LoopFillZerobss>

08000c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c5c:	3204      	adds	r2, #4

08000c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c60:	d3fb      	bcc.n	8000c5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c62:	f7ff ffd7 	bl	8000c14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c66:	f004 ffbd 	bl	8005be4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c6a:	f7ff fc9d 	bl	80005a8 <main>
  bx  lr    
 8000c6e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c78:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c7c:	08006ce0 	.word	0x08006ce0
  ldr r2, =_sbss
 8000c80:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c84:	20004b54 	.word	0x20004b54

08000c88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c88:	e7fe      	b.n	8000c88 <ADC_IRQHandler>
	...

08000c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c90:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <HAL_Init+0x40>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a0d      	ldr	r2, [pc, #52]	; (8000ccc <HAL_Init+0x40>)
 8000c96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c9c:	4b0b      	ldr	r3, [pc, #44]	; (8000ccc <HAL_Init+0x40>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <HAL_Init+0x40>)
 8000ca2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ca6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <HAL_Init+0x40>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a07      	ldr	r2, [pc, #28]	; (8000ccc <HAL_Init+0x40>)
 8000cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb4:	2003      	movs	r0, #3
 8000cb6:	f000 f8d8 	bl	8000e6a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cba:	200f      	movs	r0, #15
 8000cbc:	f7ff fe6a 	bl	8000994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc0:	f7ff fdf4 	bl	80008ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40023c00 	.word	0x40023c00

08000cd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <HAL_IncTick+0x20>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	461a      	mov	r2, r3
 8000cda:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <HAL_IncTick+0x24>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4413      	add	r3, r2
 8000ce0:	4a04      	ldr	r2, [pc, #16]	; (8000cf4 <HAL_IncTick+0x24>)
 8000ce2:	6013      	str	r3, [r2, #0]
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	20000130 	.word	0x20000130

08000cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8000cfc:	4b03      	ldr	r3, [pc, #12]	; (8000d0c <HAL_GetTick+0x14>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000130 	.word	0x20000130

08000d10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f003 0307 	and.w	r3, r3, #7
 8000d1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d20:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <__NVIC_SetPriorityGrouping+0x44>)
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d26:	68ba      	ldr	r2, [r7, #8]
 8000d28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d42:	4a04      	ldr	r2, [pc, #16]	; (8000d54 <__NVIC_SetPriorityGrouping+0x44>)
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	60d3      	str	r3, [r2, #12]
}
 8000d48:	bf00      	nop
 8000d4a:	3714      	adds	r7, #20
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <__NVIC_GetPriorityGrouping+0x18>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	0a1b      	lsrs	r3, r3, #8
 8000d62:	f003 0307 	and.w	r3, r3, #7
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	db0b      	blt.n	8000d9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	f003 021f 	and.w	r2, r3, #31
 8000d8c:	4907      	ldr	r1, [pc, #28]	; (8000dac <__NVIC_EnableIRQ+0x38>)
 8000d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d92:	095b      	lsrs	r3, r3, #5
 8000d94:	2001      	movs	r0, #1
 8000d96:	fa00 f202 	lsl.w	r2, r0, r2
 8000d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d9e:	bf00      	nop
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop
 8000dac:	e000e100 	.word	0xe000e100

08000db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	6039      	str	r1, [r7, #0]
 8000dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	db0a      	blt.n	8000dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	490c      	ldr	r1, [pc, #48]	; (8000dfc <__NVIC_SetPriority+0x4c>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	0112      	lsls	r2, r2, #4
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd8:	e00a      	b.n	8000df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4908      	ldr	r1, [pc, #32]	; (8000e00 <__NVIC_SetPriority+0x50>)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	f003 030f 	and.w	r3, r3, #15
 8000de6:	3b04      	subs	r3, #4
 8000de8:	0112      	lsls	r2, r2, #4
 8000dea:	b2d2      	uxtb	r2, r2
 8000dec:	440b      	add	r3, r1
 8000dee:	761a      	strb	r2, [r3, #24]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e000e100 	.word	0xe000e100
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b089      	sub	sp, #36	; 0x24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	f1c3 0307 	rsb	r3, r3, #7
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	bf28      	it	cs
 8000e22:	2304      	movcs	r3, #4
 8000e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3304      	adds	r3, #4
 8000e2a:	2b06      	cmp	r3, #6
 8000e2c:	d902      	bls.n	8000e34 <NVIC_EncodePriority+0x30>
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3b03      	subs	r3, #3
 8000e32:	e000      	b.n	8000e36 <NVIC_EncodePriority+0x32>
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43da      	mvns	r2, r3
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	401a      	ands	r2, r3
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e4c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	43d9      	mvns	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e5c:	4313      	orrs	r3, r2
         );
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3724      	adds	r7, #36	; 0x24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr

08000e6a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b082      	sub	sp, #8
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f7ff ff4c 	bl	8000d10 <__NVIC_SetPriorityGrouping>
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b086      	sub	sp, #24
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	60b9      	str	r1, [r7, #8]
 8000e8a:	607a      	str	r2, [r7, #4]
 8000e8c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e92:	f7ff ff61 	bl	8000d58 <__NVIC_GetPriorityGrouping>
 8000e96:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	68b9      	ldr	r1, [r7, #8]
 8000e9c:	6978      	ldr	r0, [r7, #20]
 8000e9e:	f7ff ffb1 	bl	8000e04 <NVIC_EncodePriority>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ea8:	4611      	mov	r1, r2
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff ff80 	bl	8000db0 <__NVIC_SetPriority>
}
 8000eb0:	bf00      	nop
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff ff54 	bl	8000d74 <__NVIC_EnableIRQ>
}
 8000ecc:	bf00      	nop
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b089      	sub	sp, #36	; 0x24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eea:	2300      	movs	r3, #0
 8000eec:	61fb      	str	r3, [r7, #28]
 8000eee:	e159      	b.n	80011a4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	697a      	ldr	r2, [r7, #20]
 8000f00:	4013      	ands	r3, r2
 8000f02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	f040 8148 	bne.w	800119e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 0303 	and.w	r3, r3, #3
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d005      	beq.n	8000f26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d130      	bne.n	8000f88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	2203      	movs	r2, #3
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	43db      	mvns	r3, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	68da      	ldr	r2, [r3, #12]
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	69ba      	ldr	r2, [r7, #24]
 8000f54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	091b      	lsrs	r3, r3, #4
 8000f72:	f003 0201 	and.w	r2, r3, #1
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f003 0303 	and.w	r3, r3, #3
 8000f90:	2b03      	cmp	r3, #3
 8000f92:	d017      	beq.n	8000fc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	2203      	movs	r2, #3
 8000fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa4:	43db      	mvns	r3, r3
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f003 0303 	and.w	r3, r3, #3
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d123      	bne.n	8001018 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	08da      	lsrs	r2, r3, #3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3208      	adds	r2, #8
 8000fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	f003 0307 	and.w	r3, r3, #7
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	220f      	movs	r2, #15
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	43db      	mvns	r3, r3
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	691a      	ldr	r2, [r3, #16]
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4313      	orrs	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	08da      	lsrs	r2, r3, #3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	3208      	adds	r2, #8
 8001012:	69b9      	ldr	r1, [r7, #24]
 8001014:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	2203      	movs	r2, #3
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	69ba      	ldr	r2, [r7, #24]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f003 0203 	and.w	r2, r3, #3
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	005b      	lsls	r3, r3, #1
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4313      	orrs	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001054:	2b00      	cmp	r3, #0
 8001056:	f000 80a2 	beq.w	800119e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	4b57      	ldr	r3, [pc, #348]	; (80011bc <HAL_GPIO_Init+0x2e8>)
 8001060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001062:	4a56      	ldr	r2, [pc, #344]	; (80011bc <HAL_GPIO_Init+0x2e8>)
 8001064:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001068:	6453      	str	r3, [r2, #68]	; 0x44
 800106a:	4b54      	ldr	r3, [pc, #336]	; (80011bc <HAL_GPIO_Init+0x2e8>)
 800106c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800106e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001076:	4a52      	ldr	r2, [pc, #328]	; (80011c0 <HAL_GPIO_Init+0x2ec>)
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	089b      	lsrs	r3, r3, #2
 800107c:	3302      	adds	r3, #2
 800107e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001082:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	f003 0303 	and.w	r3, r3, #3
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	220f      	movs	r2, #15
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43db      	mvns	r3, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	4013      	ands	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a49      	ldr	r2, [pc, #292]	; (80011c4 <HAL_GPIO_Init+0x2f0>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d019      	beq.n	80010d6 <HAL_GPIO_Init+0x202>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a48      	ldr	r2, [pc, #288]	; (80011c8 <HAL_GPIO_Init+0x2f4>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d013      	beq.n	80010d2 <HAL_GPIO_Init+0x1fe>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a47      	ldr	r2, [pc, #284]	; (80011cc <HAL_GPIO_Init+0x2f8>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d00d      	beq.n	80010ce <HAL_GPIO_Init+0x1fa>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a46      	ldr	r2, [pc, #280]	; (80011d0 <HAL_GPIO_Init+0x2fc>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d007      	beq.n	80010ca <HAL_GPIO_Init+0x1f6>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a45      	ldr	r2, [pc, #276]	; (80011d4 <HAL_GPIO_Init+0x300>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d101      	bne.n	80010c6 <HAL_GPIO_Init+0x1f2>
 80010c2:	2304      	movs	r3, #4
 80010c4:	e008      	b.n	80010d8 <HAL_GPIO_Init+0x204>
 80010c6:	2307      	movs	r3, #7
 80010c8:	e006      	b.n	80010d8 <HAL_GPIO_Init+0x204>
 80010ca:	2303      	movs	r3, #3
 80010cc:	e004      	b.n	80010d8 <HAL_GPIO_Init+0x204>
 80010ce:	2302      	movs	r3, #2
 80010d0:	e002      	b.n	80010d8 <HAL_GPIO_Init+0x204>
 80010d2:	2301      	movs	r3, #1
 80010d4:	e000      	b.n	80010d8 <HAL_GPIO_Init+0x204>
 80010d6:	2300      	movs	r3, #0
 80010d8:	69fa      	ldr	r2, [r7, #28]
 80010da:	f002 0203 	and.w	r2, r2, #3
 80010de:	0092      	lsls	r2, r2, #2
 80010e0:	4093      	lsls	r3, r2
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010e8:	4935      	ldr	r1, [pc, #212]	; (80011c0 <HAL_GPIO_Init+0x2ec>)
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	089b      	lsrs	r3, r3, #2
 80010ee:	3302      	adds	r3, #2
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010f6:	4b38      	ldr	r3, [pc, #224]	; (80011d8 <HAL_GPIO_Init+0x304>)
 80010f8:	689b      	ldr	r3, [r3, #8]
 80010fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	43db      	mvns	r3, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4013      	ands	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d003      	beq.n	800111a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800111a:	4a2f      	ldr	r2, [pc, #188]	; (80011d8 <HAL_GPIO_Init+0x304>)
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001120:	4b2d      	ldr	r3, [pc, #180]	; (80011d8 <HAL_GPIO_Init+0x304>)
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	43db      	mvns	r3, r3
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d003      	beq.n	8001144 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	4313      	orrs	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001144:	4a24      	ldr	r2, [pc, #144]	; (80011d8 <HAL_GPIO_Init+0x304>)
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800114a:	4b23      	ldr	r3, [pc, #140]	; (80011d8 <HAL_GPIO_Init+0x304>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	43db      	mvns	r3, r3
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4013      	ands	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800116e:	4a1a      	ldr	r2, [pc, #104]	; (80011d8 <HAL_GPIO_Init+0x304>)
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001174:	4b18      	ldr	r3, [pc, #96]	; (80011d8 <HAL_GPIO_Init+0x304>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	43db      	mvns	r3, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4013      	ands	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d003      	beq.n	8001198 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001198:	4a0f      	ldr	r2, [pc, #60]	; (80011d8 <HAL_GPIO_Init+0x304>)
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	3301      	adds	r3, #1
 80011a2:	61fb      	str	r3, [r7, #28]
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	2b0f      	cmp	r3, #15
 80011a8:	f67f aea2 	bls.w	8000ef0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3724      	adds	r7, #36	; 0x24
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	40023800 	.word	0x40023800
 80011c0:	40013800 	.word	0x40013800
 80011c4:	40020000 	.word	0x40020000
 80011c8:	40020400 	.word	0x40020400
 80011cc:	40020800 	.word	0x40020800
 80011d0:	40020c00 	.word	0x40020c00
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40013c00 	.word	0x40013c00

080011dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	460b      	mov	r3, r1
 80011e6:	807b      	strh	r3, [r7, #2]
 80011e8:	4613      	mov	r3, r2
 80011ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011ec:	787b      	ldrb	r3, [r7, #1]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d003      	beq.n	80011fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011f2:	887a      	ldrh	r2, [r7, #2]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011f8:	e003      	b.n	8001202 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011fa:	887b      	ldrh	r3, [r7, #2]
 80011fc:	041a      	lsls	r2, r3, #16
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	619a      	str	r2, [r3, #24]
}
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
	...

08001210 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800121e:	2301      	movs	r3, #1
 8001220:	e267      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0301 	and.w	r3, r3, #1
 800122a:	2b00      	cmp	r3, #0
 800122c:	d075      	beq.n	800131a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800122e:	4b88      	ldr	r3, [pc, #544]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f003 030c 	and.w	r3, r3, #12
 8001236:	2b04      	cmp	r3, #4
 8001238:	d00c      	beq.n	8001254 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800123a:	4b85      	ldr	r3, [pc, #532]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001242:	2b08      	cmp	r3, #8
 8001244:	d112      	bne.n	800126c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001246:	4b82      	ldr	r3, [pc, #520]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800124e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001252:	d10b      	bne.n	800126c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	4b7e      	ldr	r3, [pc, #504]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d05b      	beq.n	8001318 <HAL_RCC_OscConfig+0x108>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d157      	bne.n	8001318 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e242      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001274:	d106      	bne.n	8001284 <HAL_RCC_OscConfig+0x74>
 8001276:	4b76      	ldr	r3, [pc, #472]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a75      	ldr	r2, [pc, #468]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 800127c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001280:	6013      	str	r3, [r2, #0]
 8001282:	e01d      	b.n	80012c0 <HAL_RCC_OscConfig+0xb0>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800128c:	d10c      	bne.n	80012a8 <HAL_RCC_OscConfig+0x98>
 800128e:	4b70      	ldr	r3, [pc, #448]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a6f      	ldr	r2, [pc, #444]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001294:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001298:	6013      	str	r3, [r2, #0]
 800129a:	4b6d      	ldr	r3, [pc, #436]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a6c      	ldr	r2, [pc, #432]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80012a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a4:	6013      	str	r3, [r2, #0]
 80012a6:	e00b      	b.n	80012c0 <HAL_RCC_OscConfig+0xb0>
 80012a8:	4b69      	ldr	r3, [pc, #420]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a68      	ldr	r2, [pc, #416]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80012ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	4b66      	ldr	r3, [pc, #408]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a65      	ldr	r2, [pc, #404]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80012ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d013      	beq.n	80012f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c8:	f7ff fd16 	bl	8000cf8 <HAL_GetTick>
 80012cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012d0:	f7ff fd12 	bl	8000cf8 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b64      	cmp	r3, #100	; 0x64
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e207      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012e2:	4b5b      	ldr	r3, [pc, #364]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0f0      	beq.n	80012d0 <HAL_RCC_OscConfig+0xc0>
 80012ee:	e014      	b.n	800131a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f0:	f7ff fd02 	bl	8000cf8 <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012f8:	f7ff fcfe 	bl	8000cf8 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b64      	cmp	r3, #100	; 0x64
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e1f3      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800130a:	4b51      	ldr	r3, [pc, #324]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d1f0      	bne.n	80012f8 <HAL_RCC_OscConfig+0xe8>
 8001316:	e000      	b.n	800131a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	2b00      	cmp	r3, #0
 8001324:	d063      	beq.n	80013ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001326:	4b4a      	ldr	r3, [pc, #296]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f003 030c 	and.w	r3, r3, #12
 800132e:	2b00      	cmp	r3, #0
 8001330:	d00b      	beq.n	800134a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001332:	4b47      	ldr	r3, [pc, #284]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800133a:	2b08      	cmp	r3, #8
 800133c:	d11c      	bne.n	8001378 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800133e:	4b44      	ldr	r3, [pc, #272]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d116      	bne.n	8001378 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800134a:	4b41      	ldr	r3, [pc, #260]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <HAL_RCC_OscConfig+0x152>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d001      	beq.n	8001362 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e1c7      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001362:	4b3b      	ldr	r3, [pc, #236]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	4937      	ldr	r1, [pc, #220]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001372:	4313      	orrs	r3, r2
 8001374:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001376:	e03a      	b.n	80013ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d020      	beq.n	80013c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001380:	4b34      	ldr	r3, [pc, #208]	; (8001454 <HAL_RCC_OscConfig+0x244>)
 8001382:	2201      	movs	r2, #1
 8001384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001386:	f7ff fcb7 	bl	8000cf8 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800138c:	e008      	b.n	80013a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800138e:	f7ff fcb3 	bl	8000cf8 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	2b02      	cmp	r3, #2
 800139a:	d901      	bls.n	80013a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e1a8      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a0:	4b2b      	ldr	r3, [pc, #172]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d0f0      	beq.n	800138e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ac:	4b28      	ldr	r3, [pc, #160]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	691b      	ldr	r3, [r3, #16]
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	4925      	ldr	r1, [pc, #148]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80013bc:	4313      	orrs	r3, r2
 80013be:	600b      	str	r3, [r1, #0]
 80013c0:	e015      	b.n	80013ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013c2:	4b24      	ldr	r3, [pc, #144]	; (8001454 <HAL_RCC_OscConfig+0x244>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c8:	f7ff fc96 	bl	8000cf8 <HAL_GetTick>
 80013cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ce:	e008      	b.n	80013e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013d0:	f7ff fc92 	bl	8000cf8 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e187      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013e2:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0302 	and.w	r3, r3, #2
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1f0      	bne.n	80013d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0308 	and.w	r3, r3, #8
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d036      	beq.n	8001468 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	695b      	ldr	r3, [r3, #20]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d016      	beq.n	8001430 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001402:	4b15      	ldr	r3, [pc, #84]	; (8001458 <HAL_RCC_OscConfig+0x248>)
 8001404:	2201      	movs	r2, #1
 8001406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001408:	f7ff fc76 	bl	8000cf8 <HAL_GetTick>
 800140c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800140e:	e008      	b.n	8001422 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001410:	f7ff fc72 	bl	8000cf8 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d901      	bls.n	8001422 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e167      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001422:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <HAL_RCC_OscConfig+0x240>)
 8001424:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0f0      	beq.n	8001410 <HAL_RCC_OscConfig+0x200>
 800142e:	e01b      	b.n	8001468 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <HAL_RCC_OscConfig+0x248>)
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001436:	f7ff fc5f 	bl	8000cf8 <HAL_GetTick>
 800143a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800143c:	e00e      	b.n	800145c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800143e:	f7ff fc5b 	bl	8000cf8 <HAL_GetTick>
 8001442:	4602      	mov	r2, r0
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d907      	bls.n	800145c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e150      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
 8001450:	40023800 	.word	0x40023800
 8001454:	42470000 	.word	0x42470000
 8001458:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800145c:	4b88      	ldr	r3, [pc, #544]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800145e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001460:	f003 0302 	and.w	r3, r3, #2
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1ea      	bne.n	800143e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 8097 	beq.w	80015a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800147a:	4b81      	ldr	r3, [pc, #516]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d10f      	bne.n	80014a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	4b7d      	ldr	r3, [pc, #500]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148e:	4a7c      	ldr	r2, [pc, #496]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001494:	6413      	str	r3, [r2, #64]	; 0x40
 8001496:	4b7a      	ldr	r3, [pc, #488]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014a2:	2301      	movs	r3, #1
 80014a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a6:	4b77      	ldr	r3, [pc, #476]	; (8001684 <HAL_RCC_OscConfig+0x474>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d118      	bne.n	80014e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014b2:	4b74      	ldr	r3, [pc, #464]	; (8001684 <HAL_RCC_OscConfig+0x474>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a73      	ldr	r2, [pc, #460]	; (8001684 <HAL_RCC_OscConfig+0x474>)
 80014b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014be:	f7ff fc1b 	bl	8000cf8 <HAL_GetTick>
 80014c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014c6:	f7ff fc17 	bl	8000cf8 <HAL_GetTick>
 80014ca:	4602      	mov	r2, r0
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e10c      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d8:	4b6a      	ldr	r3, [pc, #424]	; (8001684 <HAL_RCC_OscConfig+0x474>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0f0      	beq.n	80014c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d106      	bne.n	80014fa <HAL_RCC_OscConfig+0x2ea>
 80014ec:	4b64      	ldr	r3, [pc, #400]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014f0:	4a63      	ldr	r2, [pc, #396]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	6713      	str	r3, [r2, #112]	; 0x70
 80014f8:	e01c      	b.n	8001534 <HAL_RCC_OscConfig+0x324>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2b05      	cmp	r3, #5
 8001500:	d10c      	bne.n	800151c <HAL_RCC_OscConfig+0x30c>
 8001502:	4b5f      	ldr	r3, [pc, #380]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001506:	4a5e      	ldr	r2, [pc, #376]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6713      	str	r3, [r2, #112]	; 0x70
 800150e:	4b5c      	ldr	r3, [pc, #368]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001512:	4a5b      	ldr	r2, [pc, #364]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6713      	str	r3, [r2, #112]	; 0x70
 800151a:	e00b      	b.n	8001534 <HAL_RCC_OscConfig+0x324>
 800151c:	4b58      	ldr	r3, [pc, #352]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800151e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001520:	4a57      	ldr	r2, [pc, #348]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001522:	f023 0301 	bic.w	r3, r3, #1
 8001526:	6713      	str	r3, [r2, #112]	; 0x70
 8001528:	4b55      	ldr	r3, [pc, #340]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800152a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800152c:	4a54      	ldr	r2, [pc, #336]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800152e:	f023 0304 	bic.w	r3, r3, #4
 8001532:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d015      	beq.n	8001568 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800153c:	f7ff fbdc 	bl	8000cf8 <HAL_GetTick>
 8001540:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001542:	e00a      	b.n	800155a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001544:	f7ff fbd8 	bl	8000cf8 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001552:	4293      	cmp	r3, r2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e0cb      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800155a:	4b49      	ldr	r3, [pc, #292]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800155c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0ee      	beq.n	8001544 <HAL_RCC_OscConfig+0x334>
 8001566:	e014      	b.n	8001592 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001568:	f7ff fbc6 	bl	8000cf8 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800156e:	e00a      	b.n	8001586 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001570:	f7ff fbc2 	bl	8000cf8 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	f241 3288 	movw	r2, #5000	; 0x1388
 800157e:	4293      	cmp	r3, r2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e0b5      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001586:	4b3e      	ldr	r3, [pc, #248]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1ee      	bne.n	8001570 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001592:	7dfb      	ldrb	r3, [r7, #23]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d105      	bne.n	80015a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001598:	4b39      	ldr	r3, [pc, #228]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800159a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159c:	4a38      	ldr	r2, [pc, #224]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800159e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015a2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f000 80a1 	beq.w	80016f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015ae:	4b34      	ldr	r3, [pc, #208]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	f003 030c 	and.w	r3, r3, #12
 80015b6:	2b08      	cmp	r3, #8
 80015b8:	d05c      	beq.n	8001674 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d141      	bne.n	8001646 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c2:	4b31      	ldr	r3, [pc, #196]	; (8001688 <HAL_RCC_OscConfig+0x478>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c8:	f7ff fb96 	bl	8000cf8 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015d0:	f7ff fb92 	bl	8000cf8 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e087      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e2:	4b27      	ldr	r3, [pc, #156]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	69da      	ldr	r2, [r3, #28]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	431a      	orrs	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015fc:	019b      	lsls	r3, r3, #6
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001604:	085b      	lsrs	r3, r3, #1
 8001606:	3b01      	subs	r3, #1
 8001608:	041b      	lsls	r3, r3, #16
 800160a:	431a      	orrs	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001610:	061b      	lsls	r3, r3, #24
 8001612:	491b      	ldr	r1, [pc, #108]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001614:	4313      	orrs	r3, r2
 8001616:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001618:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <HAL_RCC_OscConfig+0x478>)
 800161a:	2201      	movs	r2, #1
 800161c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161e:	f7ff fb6b 	bl	8000cf8 <HAL_GetTick>
 8001622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001624:	e008      	b.n	8001638 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001626:	f7ff fb67 	bl	8000cf8 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e05c      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001638:	4b11      	ldr	r3, [pc, #68]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d0f0      	beq.n	8001626 <HAL_RCC_OscConfig+0x416>
 8001644:	e054      	b.n	80016f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001646:	4b10      	ldr	r3, [pc, #64]	; (8001688 <HAL_RCC_OscConfig+0x478>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164c:	f7ff fb54 	bl	8000cf8 <HAL_GetTick>
 8001650:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001654:	f7ff fb50 	bl	8000cf8 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e045      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001666:	4b06      	ldr	r3, [pc, #24]	; (8001680 <HAL_RCC_OscConfig+0x470>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f0      	bne.n	8001654 <HAL_RCC_OscConfig+0x444>
 8001672:	e03d      	b.n	80016f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d107      	bne.n	800168c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e038      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
 8001680:	40023800 	.word	0x40023800
 8001684:	40007000 	.word	0x40007000
 8001688:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800168c:	4b1b      	ldr	r3, [pc, #108]	; (80016fc <HAL_RCC_OscConfig+0x4ec>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d028      	beq.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d121      	bne.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d11a      	bne.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016bc:	4013      	ands	r3, r2
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80016c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d111      	bne.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d2:	085b      	lsrs	r3, r3, #1
 80016d4:	3b01      	subs	r3, #1
 80016d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016d8:	429a      	cmp	r2, r3
 80016da:	d107      	bne.n	80016ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d001      	beq.n	80016f0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e000      	b.n	80016f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40023800 	.word	0x40023800

08001700 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d101      	bne.n	8001714 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e0cc      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001714:	4b68      	ldr	r3, [pc, #416]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	683a      	ldr	r2, [r7, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d90c      	bls.n	800173c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001722:	4b65      	ldr	r3, [pc, #404]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800172a:	4b63      	ldr	r3, [pc, #396]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e0b8      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d020      	beq.n	800178a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001754:	4b59      	ldr	r3, [pc, #356]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	4a58      	ldr	r2, [pc, #352]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800175a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800175e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800176c:	4b53      	ldr	r3, [pc, #332]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4a52      	ldr	r2, [pc, #328]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001772:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001776:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001778:	4b50      	ldr	r3, [pc, #320]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	494d      	ldr	r1, [pc, #308]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	4313      	orrs	r3, r2
 8001788:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d044      	beq.n	8001820 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d107      	bne.n	80017ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179e:	4b47      	ldr	r3, [pc, #284]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d119      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e07f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d003      	beq.n	80017be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ba:	2b03      	cmp	r3, #3
 80017bc:	d107      	bne.n	80017ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017be:	4b3f      	ldr	r3, [pc, #252]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d109      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e06f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ce:	4b3b      	ldr	r3, [pc, #236]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e067      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017de:	4b37      	ldr	r3, [pc, #220]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	f023 0203 	bic.w	r2, r3, #3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	4934      	ldr	r1, [pc, #208]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 80017ec:	4313      	orrs	r3, r2
 80017ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017f0:	f7ff fa82 	bl	8000cf8 <HAL_GetTick>
 80017f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f6:	e00a      	b.n	800180e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f8:	f7ff fa7e 	bl	8000cf8 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f241 3288 	movw	r2, #5000	; 0x1388
 8001806:	4293      	cmp	r3, r2
 8001808:	d901      	bls.n	800180e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800180a:	2303      	movs	r3, #3
 800180c:	e04f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180e:	4b2b      	ldr	r3, [pc, #172]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 020c 	and.w	r2, r3, #12
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	429a      	cmp	r2, r3
 800181e:	d1eb      	bne.n	80017f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001820:	4b25      	ldr	r3, [pc, #148]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0307 	and.w	r3, r3, #7
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	d20c      	bcs.n	8001848 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182e:	4b22      	ldr	r3, [pc, #136]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001830:	683a      	ldr	r2, [r7, #0]
 8001832:	b2d2      	uxtb	r2, r2
 8001834:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001836:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d001      	beq.n	8001848 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e032      	b.n	80018ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b00      	cmp	r3, #0
 8001852:	d008      	beq.n	8001866 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001854:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	4916      	ldr	r1, [pc, #88]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	4313      	orrs	r3, r2
 8001864:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d009      	beq.n	8001886 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001872:	4b12      	ldr	r3, [pc, #72]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	490e      	ldr	r1, [pc, #56]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	4313      	orrs	r3, r2
 8001884:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001886:	f000 f821 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 800188a:	4602      	mov	r2, r0
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	490a      	ldr	r1, [pc, #40]	; (80018c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001898:	5ccb      	ldrb	r3, [r1, r3]
 800189a:	fa22 f303 	lsr.w	r3, r2, r3
 800189e:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <HAL_RCC_ClockConfig+0x1c4>)
 80018a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HAL_RCC_ClockConfig+0x1c8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff f874 	bl	8000994 <HAL_InitTick>

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40023c00 	.word	0x40023c00
 80018bc:	40023800 	.word	0x40023800
 80018c0:	08006c20 	.word	0x08006c20
 80018c4:	20000000 	.word	0x20000000
 80018c8:	20000004 	.word	0x20000004

080018cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018d0:	b094      	sub	sp, #80	; 0x50
 80018d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80018d4:	2300      	movs	r3, #0
 80018d6:	647b      	str	r3, [r7, #68]	; 0x44
 80018d8:	2300      	movs	r3, #0
 80018da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018dc:	2300      	movs	r3, #0
 80018de:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018e4:	4b79      	ldr	r3, [pc, #484]	; (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f003 030c 	and.w	r3, r3, #12
 80018ec:	2b08      	cmp	r3, #8
 80018ee:	d00d      	beq.n	800190c <HAL_RCC_GetSysClockFreq+0x40>
 80018f0:	2b08      	cmp	r3, #8
 80018f2:	f200 80e1 	bhi.w	8001ab8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d002      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0x34>
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d003      	beq.n	8001906 <HAL_RCC_GetSysClockFreq+0x3a>
 80018fe:	e0db      	b.n	8001ab8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001900:	4b73      	ldr	r3, [pc, #460]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001902:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001904:	e0db      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001906:	4b73      	ldr	r3, [pc, #460]	; (8001ad4 <HAL_RCC_GetSysClockFreq+0x208>)
 8001908:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800190a:	e0d8      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800190c:	4b6f      	ldr	r3, [pc, #444]	; (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001914:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001916:	4b6d      	ldr	r3, [pc, #436]	; (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d063      	beq.n	80019ea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001922:	4b6a      	ldr	r3, [pc, #424]	; (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	099b      	lsrs	r3, r3, #6
 8001928:	2200      	movs	r2, #0
 800192a:	63bb      	str	r3, [r7, #56]	; 0x38
 800192c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800192e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001930:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001934:	633b      	str	r3, [r7, #48]	; 0x30
 8001936:	2300      	movs	r3, #0
 8001938:	637b      	str	r3, [r7, #52]	; 0x34
 800193a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800193e:	4622      	mov	r2, r4
 8001940:	462b      	mov	r3, r5
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	f04f 0100 	mov.w	r1, #0
 800194a:	0159      	lsls	r1, r3, #5
 800194c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001950:	0150      	lsls	r0, r2, #5
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	4621      	mov	r1, r4
 8001958:	1a51      	subs	r1, r2, r1
 800195a:	6139      	str	r1, [r7, #16]
 800195c:	4629      	mov	r1, r5
 800195e:	eb63 0301 	sbc.w	r3, r3, r1
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	f04f 0300 	mov.w	r3, #0
 800196c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001970:	4659      	mov	r1, fp
 8001972:	018b      	lsls	r3, r1, #6
 8001974:	4651      	mov	r1, sl
 8001976:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800197a:	4651      	mov	r1, sl
 800197c:	018a      	lsls	r2, r1, #6
 800197e:	4651      	mov	r1, sl
 8001980:	ebb2 0801 	subs.w	r8, r2, r1
 8001984:	4659      	mov	r1, fp
 8001986:	eb63 0901 	sbc.w	r9, r3, r1
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	f04f 0300 	mov.w	r3, #0
 8001992:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001996:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800199a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800199e:	4690      	mov	r8, r2
 80019a0:	4699      	mov	r9, r3
 80019a2:	4623      	mov	r3, r4
 80019a4:	eb18 0303 	adds.w	r3, r8, r3
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	462b      	mov	r3, r5
 80019ac:	eb49 0303 	adc.w	r3, r9, r3
 80019b0:	60fb      	str	r3, [r7, #12]
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	f04f 0300 	mov.w	r3, #0
 80019ba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019be:	4629      	mov	r1, r5
 80019c0:	024b      	lsls	r3, r1, #9
 80019c2:	4621      	mov	r1, r4
 80019c4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019c8:	4621      	mov	r1, r4
 80019ca:	024a      	lsls	r2, r1, #9
 80019cc:	4610      	mov	r0, r2
 80019ce:	4619      	mov	r1, r3
 80019d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80019d2:	2200      	movs	r2, #0
 80019d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80019d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019d8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80019dc:	f7fe fc50 	bl	8000280 <__aeabi_uldivmod>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	4613      	mov	r3, r2
 80019e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019e8:	e058      	b.n	8001a9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019ea:	4b38      	ldr	r3, [pc, #224]	; (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	099b      	lsrs	r3, r3, #6
 80019f0:	2200      	movs	r2, #0
 80019f2:	4618      	mov	r0, r3
 80019f4:	4611      	mov	r1, r2
 80019f6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019fa:	623b      	str	r3, [r7, #32]
 80019fc:	2300      	movs	r3, #0
 80019fe:	627b      	str	r3, [r7, #36]	; 0x24
 8001a00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a04:	4642      	mov	r2, r8
 8001a06:	464b      	mov	r3, r9
 8001a08:	f04f 0000 	mov.w	r0, #0
 8001a0c:	f04f 0100 	mov.w	r1, #0
 8001a10:	0159      	lsls	r1, r3, #5
 8001a12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a16:	0150      	lsls	r0, r2, #5
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4641      	mov	r1, r8
 8001a1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a22:	4649      	mov	r1, r9
 8001a24:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a28:	f04f 0200 	mov.w	r2, #0
 8001a2c:	f04f 0300 	mov.w	r3, #0
 8001a30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a3c:	ebb2 040a 	subs.w	r4, r2, sl
 8001a40:	eb63 050b 	sbc.w	r5, r3, fp
 8001a44:	f04f 0200 	mov.w	r2, #0
 8001a48:	f04f 0300 	mov.w	r3, #0
 8001a4c:	00eb      	lsls	r3, r5, #3
 8001a4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a52:	00e2      	lsls	r2, r4, #3
 8001a54:	4614      	mov	r4, r2
 8001a56:	461d      	mov	r5, r3
 8001a58:	4643      	mov	r3, r8
 8001a5a:	18e3      	adds	r3, r4, r3
 8001a5c:	603b      	str	r3, [r7, #0]
 8001a5e:	464b      	mov	r3, r9
 8001a60:	eb45 0303 	adc.w	r3, r5, r3
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	f04f 0300 	mov.w	r3, #0
 8001a6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a72:	4629      	mov	r1, r5
 8001a74:	028b      	lsls	r3, r1, #10
 8001a76:	4621      	mov	r1, r4
 8001a78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a7c:	4621      	mov	r1, r4
 8001a7e:	028a      	lsls	r2, r1, #10
 8001a80:	4610      	mov	r0, r2
 8001a82:	4619      	mov	r1, r3
 8001a84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a86:	2200      	movs	r2, #0
 8001a88:	61bb      	str	r3, [r7, #24]
 8001a8a:	61fa      	str	r2, [r7, #28]
 8001a8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a90:	f7fe fbf6 	bl	8000280 <__aeabi_uldivmod>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4613      	mov	r3, r2
 8001a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a9c:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <HAL_RCC_GetSysClockFreq+0x200>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	0c1b      	lsrs	r3, r3, #16
 8001aa2:	f003 0303 	and.w	r3, r3, #3
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001aac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001aae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001ab6:	e002      	b.n	8001abe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ab8:	4b05      	ldr	r3, [pc, #20]	; (8001ad0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001aba:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001abc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001abe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3750      	adds	r7, #80	; 0x50
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	00f42400 	.word	0x00f42400
 8001ad4:	007a1200 	.word	0x007a1200

08001ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001adc:	4b03      	ldr	r3, [pc, #12]	; (8001aec <HAL_RCC_GetHCLKFreq+0x14>)
 8001ade:	681b      	ldr	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	20000000 	.word	0x20000000

08001af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001af4:	f7ff fff0 	bl	8001ad8 <HAL_RCC_GetHCLKFreq>
 8001af8:	4602      	mov	r2, r0
 8001afa:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	0a9b      	lsrs	r3, r3, #10
 8001b00:	f003 0307 	and.w	r3, r3, #7
 8001b04:	4903      	ldr	r1, [pc, #12]	; (8001b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b06:	5ccb      	ldrb	r3, [r1, r3]
 8001b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40023800 	.word	0x40023800
 8001b14:	08006c30 	.word	0x08006c30

08001b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b1c:	f7ff ffdc 	bl	8001ad8 <HAL_RCC_GetHCLKFreq>
 8001b20:	4602      	mov	r2, r0
 8001b22:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	0b5b      	lsrs	r3, r3, #13
 8001b28:	f003 0307 	and.w	r3, r3, #7
 8001b2c:	4903      	ldr	r1, [pc, #12]	; (8001b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b2e:	5ccb      	ldrb	r3, [r1, r3]
 8001b30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	08006c30 	.word	0x08006c30

08001b40 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	220f      	movs	r2, #15
 8001b4e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b50:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <HAL_RCC_GetClockConfig+0x5c>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f003 0203 	and.w	r2, r3, #3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b5c:	4b0f      	ldr	r3, [pc, #60]	; (8001b9c <HAL_RCC_GetClockConfig+0x5c>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b68:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <HAL_RCC_GetClockConfig+0x5c>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b74:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <HAL_RCC_GetClockConfig+0x5c>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	08db      	lsrs	r3, r3, #3
 8001b7a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b82:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <HAL_RCC_GetClockConfig+0x60>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 0207 	and.w	r2, r3, #7
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	601a      	str	r2, [r3, #0]
}
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	40023c00 	.word	0x40023c00

08001ba4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e041      	b.n	8001c3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d106      	bne.n	8001bd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f839 	bl	8001c42 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3304      	adds	r3, #4
 8001be0:	4619      	mov	r1, r3
 8001be2:	4610      	mov	r0, r2
 8001be4:	f000 f9ca 	bl	8001f7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c42:	b480      	push	{r7}
 8001c44:	b083      	sub	sp, #12
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c4a:	bf00      	nop
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d001      	beq.n	8001c70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e044      	b.n	8001cfa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2202      	movs	r2, #2
 8001c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68da      	ldr	r2, [r3, #12]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0201 	orr.w	r2, r2, #1
 8001c86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a1e      	ldr	r2, [pc, #120]	; (8001d08 <HAL_TIM_Base_Start_IT+0xb0>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d018      	beq.n	8001cc4 <HAL_TIM_Base_Start_IT+0x6c>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c9a:	d013      	beq.n	8001cc4 <HAL_TIM_Base_Start_IT+0x6c>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a1a      	ldr	r2, [pc, #104]	; (8001d0c <HAL_TIM_Base_Start_IT+0xb4>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d00e      	beq.n	8001cc4 <HAL_TIM_Base_Start_IT+0x6c>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a19      	ldr	r2, [pc, #100]	; (8001d10 <HAL_TIM_Base_Start_IT+0xb8>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d009      	beq.n	8001cc4 <HAL_TIM_Base_Start_IT+0x6c>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a17      	ldr	r2, [pc, #92]	; (8001d14 <HAL_TIM_Base_Start_IT+0xbc>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d004      	beq.n	8001cc4 <HAL_TIM_Base_Start_IT+0x6c>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a16      	ldr	r2, [pc, #88]	; (8001d18 <HAL_TIM_Base_Start_IT+0xc0>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d111      	bne.n	8001ce8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2b06      	cmp	r3, #6
 8001cd4:	d010      	beq.n	8001cf8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f042 0201 	orr.w	r2, r2, #1
 8001ce4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ce6:	e007      	b.n	8001cf8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f042 0201 	orr.w	r2, r2, #1
 8001cf6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3714      	adds	r7, #20
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	40010000 	.word	0x40010000
 8001d0c:	40000400 	.word	0x40000400
 8001d10:	40000800 	.word	0x40000800
 8001d14:	40000c00 	.word	0x40000c00
 8001d18:	40014000 	.word	0x40014000

08001d1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d122      	bne.n	8001d78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d11b      	bne.n	8001d78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f06f 0202 	mvn.w	r2, #2
 8001d48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	f003 0303 	and.w	r3, r3, #3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d003      	beq.n	8001d66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 f8ee 	bl	8001f40 <HAL_TIM_IC_CaptureCallback>
 8001d64:	e005      	b.n	8001d72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f000 f8e0 	bl	8001f2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f000 f8f1 	bl	8001f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	f003 0304 	and.w	r3, r3, #4
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	d122      	bne.n	8001dcc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d11b      	bne.n	8001dcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f06f 0204 	mvn.w	r2, #4
 8001d9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2202      	movs	r2, #2
 8001da2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 f8c4 	bl	8001f40 <HAL_TIM_IC_CaptureCallback>
 8001db8:	e005      	b.n	8001dc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f8b6 	bl	8001f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 f8c7 	bl	8001f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	2b08      	cmp	r3, #8
 8001dd8:	d122      	bne.n	8001e20 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	f003 0308 	and.w	r3, r3, #8
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	d11b      	bne.n	8001e20 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 0208 	mvn.w	r2, #8
 8001df0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2204      	movs	r2, #4
 8001df6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f89a 	bl	8001f40 <HAL_TIM_IC_CaptureCallback>
 8001e0c:	e005      	b.n	8001e1a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f88c 	bl	8001f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 f89d 	bl	8001f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	f003 0310 	and.w	r3, r3, #16
 8001e2a:	2b10      	cmp	r3, #16
 8001e2c:	d122      	bne.n	8001e74 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	f003 0310 	and.w	r3, r3, #16
 8001e38:	2b10      	cmp	r3, #16
 8001e3a:	d11b      	bne.n	8001e74 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f06f 0210 	mvn.w	r2, #16
 8001e44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2208      	movs	r2, #8
 8001e4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f870 	bl	8001f40 <HAL_TIM_IC_CaptureCallback>
 8001e60:	e005      	b.n	8001e6e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f000 f862 	bl	8001f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f000 f873 	bl	8001f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d10e      	bne.n	8001ea0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d107      	bne.n	8001ea0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f06f 0201 	mvn.w	r2, #1
 8001e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7fe fcf2 	bl	8000884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eaa:	2b80      	cmp	r3, #128	; 0x80
 8001eac:	d10e      	bne.n	8001ecc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eb8:	2b80      	cmp	r3, #128	; 0x80
 8001eba:	d107      	bne.n	8001ecc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001ec4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f8e2 	bl	8002090 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	691b      	ldr	r3, [r3, #16]
 8001ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ed6:	2b40      	cmp	r3, #64	; 0x40
 8001ed8:	d10e      	bne.n	8001ef8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee4:	2b40      	cmp	r3, #64	; 0x40
 8001ee6:	d107      	bne.n	8001ef8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 f838 	bl	8001f68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	f003 0320 	and.w	r3, r3, #32
 8001f02:	2b20      	cmp	r3, #32
 8001f04:	d10e      	bne.n	8001f24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	f003 0320 	and.w	r3, r3, #32
 8001f10:	2b20      	cmp	r3, #32
 8001f12:	d107      	bne.n	8001f24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f06f 0220 	mvn.w	r2, #32
 8001f1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f8ac 	bl	800207c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f24:	bf00      	nop
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f34:	bf00      	nop
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr

08001f68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a34      	ldr	r2, [pc, #208]	; (8002060 <TIM_Base_SetConfig+0xe4>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d00f      	beq.n	8001fb4 <TIM_Base_SetConfig+0x38>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f9a:	d00b      	beq.n	8001fb4 <TIM_Base_SetConfig+0x38>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a31      	ldr	r2, [pc, #196]	; (8002064 <TIM_Base_SetConfig+0xe8>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d007      	beq.n	8001fb4 <TIM_Base_SetConfig+0x38>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a30      	ldr	r2, [pc, #192]	; (8002068 <TIM_Base_SetConfig+0xec>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d003      	beq.n	8001fb4 <TIM_Base_SetConfig+0x38>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a2f      	ldr	r2, [pc, #188]	; (800206c <TIM_Base_SetConfig+0xf0>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d108      	bne.n	8001fc6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a25      	ldr	r2, [pc, #148]	; (8002060 <TIM_Base_SetConfig+0xe4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d01b      	beq.n	8002006 <TIM_Base_SetConfig+0x8a>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd4:	d017      	beq.n	8002006 <TIM_Base_SetConfig+0x8a>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a22      	ldr	r2, [pc, #136]	; (8002064 <TIM_Base_SetConfig+0xe8>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d013      	beq.n	8002006 <TIM_Base_SetConfig+0x8a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a21      	ldr	r2, [pc, #132]	; (8002068 <TIM_Base_SetConfig+0xec>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d00f      	beq.n	8002006 <TIM_Base_SetConfig+0x8a>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a20      	ldr	r2, [pc, #128]	; (800206c <TIM_Base_SetConfig+0xf0>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d00b      	beq.n	8002006 <TIM_Base_SetConfig+0x8a>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a1f      	ldr	r2, [pc, #124]	; (8002070 <TIM_Base_SetConfig+0xf4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d007      	beq.n	8002006 <TIM_Base_SetConfig+0x8a>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a1e      	ldr	r2, [pc, #120]	; (8002074 <TIM_Base_SetConfig+0xf8>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d003      	beq.n	8002006 <TIM_Base_SetConfig+0x8a>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a1d      	ldr	r2, [pc, #116]	; (8002078 <TIM_Base_SetConfig+0xfc>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d108      	bne.n	8002018 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800200c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	4313      	orrs	r3, r2
 8002016:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	4313      	orrs	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a08      	ldr	r2, [pc, #32]	; (8002060 <TIM_Base_SetConfig+0xe4>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d103      	bne.n	800204c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	615a      	str	r2, [r3, #20]
}
 8002052:	bf00      	nop
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	40010000 	.word	0x40010000
 8002064:	40000400 	.word	0x40000400
 8002068:	40000800 	.word	0x40000800
 800206c:	40000c00 	.word	0x40000c00
 8002070:	40014000 	.word	0x40014000
 8002074:	40014400 	.word	0x40014400
 8002078:	40014800 	.word	0x40014800

0800207c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e03f      	b.n	8002136 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d106      	bne.n	80020d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f7fe fc1a 	bl	8000904 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2224      	movs	r2, #36	; 0x24
 80020d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f929 	bl	8002340 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	691a      	ldr	r2, [r3, #16]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80020fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	695a      	ldr	r2, [r3, #20]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800210c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800211c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2220      	movs	r2, #32
 8002128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2220      	movs	r2, #32
 8002130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800213e:	b580      	push	{r7, lr}
 8002140:	b08a      	sub	sp, #40	; 0x28
 8002142:	af02      	add	r7, sp, #8
 8002144:	60f8      	str	r0, [r7, #12]
 8002146:	60b9      	str	r1, [r7, #8]
 8002148:	603b      	str	r3, [r7, #0]
 800214a:	4613      	mov	r3, r2
 800214c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800214e:	2300      	movs	r3, #0
 8002150:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b20      	cmp	r3, #32
 800215c:	d17c      	bne.n	8002258 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d002      	beq.n	800216a <HAL_UART_Transmit+0x2c>
 8002164:	88fb      	ldrh	r3, [r7, #6]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e075      	b.n	800225a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002174:	2b01      	cmp	r3, #1
 8002176:	d101      	bne.n	800217c <HAL_UART_Transmit+0x3e>
 8002178:	2302      	movs	r3, #2
 800217a:	e06e      	b.n	800225a <HAL_UART_Transmit+0x11c>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2200      	movs	r2, #0
 8002188:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2221      	movs	r2, #33	; 0x21
 800218e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002192:	f7fe fdb1 	bl	8000cf8 <HAL_GetTick>
 8002196:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	88fa      	ldrh	r2, [r7, #6]
 800219c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	88fa      	ldrh	r2, [r7, #6]
 80021a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ac:	d108      	bne.n	80021c0 <HAL_UART_Transmit+0x82>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d104      	bne.n	80021c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	e003      	b.n	80021c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80021d0:	e02a      	b.n	8002228 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	2200      	movs	r2, #0
 80021da:	2180      	movs	r1, #128	; 0x80
 80021dc:	68f8      	ldr	r0, [r7, #12]
 80021de:	f000 f840 	bl	8002262 <UART_WaitOnFlagUntilTimeout>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e036      	b.n	800225a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d10b      	bne.n	800220a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	881b      	ldrh	r3, [r3, #0]
 80021f6:	461a      	mov	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002200:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	3302      	adds	r3, #2
 8002206:	61bb      	str	r3, [r7, #24]
 8002208:	e007      	b.n	800221a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	781a      	ldrb	r2, [r3, #0]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	3301      	adds	r3, #1
 8002218:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b29a      	uxth	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800222c:	b29b      	uxth	r3, r3
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1cf      	bne.n	80021d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	2200      	movs	r2, #0
 800223a:	2140      	movs	r1, #64	; 0x40
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f000 f810 	bl	8002262 <UART_WaitOnFlagUntilTimeout>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e006      	b.n	800225a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2220      	movs	r2, #32
 8002250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002254:	2300      	movs	r3, #0
 8002256:	e000      	b.n	800225a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002258:	2302      	movs	r3, #2
  }
}
 800225a:	4618      	mov	r0, r3
 800225c:	3720      	adds	r7, #32
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002262:	b580      	push	{r7, lr}
 8002264:	b090      	sub	sp, #64	; 0x40
 8002266:	af00      	add	r7, sp, #0
 8002268:	60f8      	str	r0, [r7, #12]
 800226a:	60b9      	str	r1, [r7, #8]
 800226c:	603b      	str	r3, [r7, #0]
 800226e:	4613      	mov	r3, r2
 8002270:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002272:	e050      	b.n	8002316 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002274:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002276:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800227a:	d04c      	beq.n	8002316 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800227c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800227e:	2b00      	cmp	r3, #0
 8002280:	d007      	beq.n	8002292 <UART_WaitOnFlagUntilTimeout+0x30>
 8002282:	f7fe fd39 	bl	8000cf8 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800228e:	429a      	cmp	r2, r3
 8002290:	d241      	bcs.n	8002316 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	330c      	adds	r3, #12
 8002298:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800229a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800229c:	e853 3f00 	ldrex	r3, [r3]
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80022a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80022a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	330c      	adds	r3, #12
 80022b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022b2:	637a      	str	r2, [r7, #52]	; 0x34
 80022b4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022ba:	e841 2300 	strex	r3, r2, [r1]
 80022be:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80022c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d1e5      	bne.n	8002292 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	3314      	adds	r3, #20
 80022cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	e853 3f00 	ldrex	r3, [r3]
 80022d4:	613b      	str	r3, [r7, #16]
   return(result);
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	f023 0301 	bic.w	r3, r3, #1
 80022dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	3314      	adds	r3, #20
 80022e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022e6:	623a      	str	r2, [r7, #32]
 80022e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022ea:	69f9      	ldr	r1, [r7, #28]
 80022ec:	6a3a      	ldr	r2, [r7, #32]
 80022ee:	e841 2300 	strex	r3, r2, [r1]
 80022f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1e5      	bne.n	80022c6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2220      	movs	r2, #32
 80022fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2220      	movs	r2, #32
 8002306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e00f      	b.n	8002336 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	4013      	ands	r3, r2
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	429a      	cmp	r2, r3
 8002324:	bf0c      	ite	eq
 8002326:	2301      	moveq	r3, #1
 8002328:	2300      	movne	r3, #0
 800232a:	b2db      	uxtb	r3, r3
 800232c:	461a      	mov	r2, r3
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	429a      	cmp	r2, r3
 8002332:	d09f      	beq.n	8002274 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3740      	adds	r7, #64	; 0x40
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
	...

08002340 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002344:	b0c0      	sub	sp, #256	; 0x100
 8002346:	af00      	add	r7, sp, #0
 8002348:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800234c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	691b      	ldr	r3, [r3, #16]
 8002354:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800235c:	68d9      	ldr	r1, [r3, #12]
 800235e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	ea40 0301 	orr.w	r3, r0, r1
 8002368:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800236a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	431a      	orrs	r2, r3
 8002378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	431a      	orrs	r2, r3
 8002380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	4313      	orrs	r3, r2
 8002388:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800238c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002398:	f021 010c 	bic.w	r1, r1, #12
 800239c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80023a6:	430b      	orrs	r3, r1
 80023a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	695b      	ldr	r3, [r3, #20]
 80023b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80023b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ba:	6999      	ldr	r1, [r3, #24]
 80023bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	ea40 0301 	orr.w	r3, r0, r1
 80023c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	4b8f      	ldr	r3, [pc, #572]	; (800260c <UART_SetConfig+0x2cc>)
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d005      	beq.n	80023e0 <UART_SetConfig+0xa0>
 80023d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	4b8d      	ldr	r3, [pc, #564]	; (8002610 <UART_SetConfig+0x2d0>)
 80023dc:	429a      	cmp	r2, r3
 80023de:	d104      	bne.n	80023ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80023e0:	f7ff fb9a 	bl	8001b18 <HAL_RCC_GetPCLK2Freq>
 80023e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80023e8:	e003      	b.n	80023f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80023ea:	f7ff fb81 	bl	8001af0 <HAL_RCC_GetPCLK1Freq>
 80023ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f6:	69db      	ldr	r3, [r3, #28]
 80023f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023fc:	f040 810c 	bne.w	8002618 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002400:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002404:	2200      	movs	r2, #0
 8002406:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800240a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800240e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002412:	4622      	mov	r2, r4
 8002414:	462b      	mov	r3, r5
 8002416:	1891      	adds	r1, r2, r2
 8002418:	65b9      	str	r1, [r7, #88]	; 0x58
 800241a:	415b      	adcs	r3, r3
 800241c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800241e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002422:	4621      	mov	r1, r4
 8002424:	eb12 0801 	adds.w	r8, r2, r1
 8002428:	4629      	mov	r1, r5
 800242a:	eb43 0901 	adc.w	r9, r3, r1
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800243a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800243e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002442:	4690      	mov	r8, r2
 8002444:	4699      	mov	r9, r3
 8002446:	4623      	mov	r3, r4
 8002448:	eb18 0303 	adds.w	r3, r8, r3
 800244c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002450:	462b      	mov	r3, r5
 8002452:	eb49 0303 	adc.w	r3, r9, r3
 8002456:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800245a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002466:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800246a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800246e:	460b      	mov	r3, r1
 8002470:	18db      	adds	r3, r3, r3
 8002472:	653b      	str	r3, [r7, #80]	; 0x50
 8002474:	4613      	mov	r3, r2
 8002476:	eb42 0303 	adc.w	r3, r2, r3
 800247a:	657b      	str	r3, [r7, #84]	; 0x54
 800247c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002480:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002484:	f7fd fefc 	bl	8000280 <__aeabi_uldivmod>
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	4b61      	ldr	r3, [pc, #388]	; (8002614 <UART_SetConfig+0x2d4>)
 800248e:	fba3 2302 	umull	r2, r3, r3, r2
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	011c      	lsls	r4, r3, #4
 8002496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800249a:	2200      	movs	r2, #0
 800249c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80024a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80024a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80024a8:	4642      	mov	r2, r8
 80024aa:	464b      	mov	r3, r9
 80024ac:	1891      	adds	r1, r2, r2
 80024ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80024b0:	415b      	adcs	r3, r3
 80024b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80024b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80024b8:	4641      	mov	r1, r8
 80024ba:	eb12 0a01 	adds.w	sl, r2, r1
 80024be:	4649      	mov	r1, r9
 80024c0:	eb43 0b01 	adc.w	fp, r3, r1
 80024c4:	f04f 0200 	mov.w	r2, #0
 80024c8:	f04f 0300 	mov.w	r3, #0
 80024cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024d8:	4692      	mov	sl, r2
 80024da:	469b      	mov	fp, r3
 80024dc:	4643      	mov	r3, r8
 80024de:	eb1a 0303 	adds.w	r3, sl, r3
 80024e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80024e6:	464b      	mov	r3, r9
 80024e8:	eb4b 0303 	adc.w	r3, fp, r3
 80024ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80024f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80024fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002500:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002504:	460b      	mov	r3, r1
 8002506:	18db      	adds	r3, r3, r3
 8002508:	643b      	str	r3, [r7, #64]	; 0x40
 800250a:	4613      	mov	r3, r2
 800250c:	eb42 0303 	adc.w	r3, r2, r3
 8002510:	647b      	str	r3, [r7, #68]	; 0x44
 8002512:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002516:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800251a:	f7fd feb1 	bl	8000280 <__aeabi_uldivmod>
 800251e:	4602      	mov	r2, r0
 8002520:	460b      	mov	r3, r1
 8002522:	4611      	mov	r1, r2
 8002524:	4b3b      	ldr	r3, [pc, #236]	; (8002614 <UART_SetConfig+0x2d4>)
 8002526:	fba3 2301 	umull	r2, r3, r3, r1
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	2264      	movs	r2, #100	; 0x64
 800252e:	fb02 f303 	mul.w	r3, r2, r3
 8002532:	1acb      	subs	r3, r1, r3
 8002534:	00db      	lsls	r3, r3, #3
 8002536:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800253a:	4b36      	ldr	r3, [pc, #216]	; (8002614 <UART_SetConfig+0x2d4>)
 800253c:	fba3 2302 	umull	r2, r3, r3, r2
 8002540:	095b      	lsrs	r3, r3, #5
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002548:	441c      	add	r4, r3
 800254a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800254e:	2200      	movs	r2, #0
 8002550:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002554:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002558:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800255c:	4642      	mov	r2, r8
 800255e:	464b      	mov	r3, r9
 8002560:	1891      	adds	r1, r2, r2
 8002562:	63b9      	str	r1, [r7, #56]	; 0x38
 8002564:	415b      	adcs	r3, r3
 8002566:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002568:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800256c:	4641      	mov	r1, r8
 800256e:	1851      	adds	r1, r2, r1
 8002570:	6339      	str	r1, [r7, #48]	; 0x30
 8002572:	4649      	mov	r1, r9
 8002574:	414b      	adcs	r3, r1
 8002576:	637b      	str	r3, [r7, #52]	; 0x34
 8002578:	f04f 0200 	mov.w	r2, #0
 800257c:	f04f 0300 	mov.w	r3, #0
 8002580:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002584:	4659      	mov	r1, fp
 8002586:	00cb      	lsls	r3, r1, #3
 8002588:	4651      	mov	r1, sl
 800258a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800258e:	4651      	mov	r1, sl
 8002590:	00ca      	lsls	r2, r1, #3
 8002592:	4610      	mov	r0, r2
 8002594:	4619      	mov	r1, r3
 8002596:	4603      	mov	r3, r0
 8002598:	4642      	mov	r2, r8
 800259a:	189b      	adds	r3, r3, r2
 800259c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80025a0:	464b      	mov	r3, r9
 80025a2:	460a      	mov	r2, r1
 80025a4:	eb42 0303 	adc.w	r3, r2, r3
 80025a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80025ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80025b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80025bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80025c0:	460b      	mov	r3, r1
 80025c2:	18db      	adds	r3, r3, r3
 80025c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80025c6:	4613      	mov	r3, r2
 80025c8:	eb42 0303 	adc.w	r3, r2, r3
 80025cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80025d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80025d6:	f7fd fe53 	bl	8000280 <__aeabi_uldivmod>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	4b0d      	ldr	r3, [pc, #52]	; (8002614 <UART_SetConfig+0x2d4>)
 80025e0:	fba3 1302 	umull	r1, r3, r3, r2
 80025e4:	095b      	lsrs	r3, r3, #5
 80025e6:	2164      	movs	r1, #100	; 0x64
 80025e8:	fb01 f303 	mul.w	r3, r1, r3
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	00db      	lsls	r3, r3, #3
 80025f0:	3332      	adds	r3, #50	; 0x32
 80025f2:	4a08      	ldr	r2, [pc, #32]	; (8002614 <UART_SetConfig+0x2d4>)
 80025f4:	fba2 2303 	umull	r2, r3, r2, r3
 80025f8:	095b      	lsrs	r3, r3, #5
 80025fa:	f003 0207 	and.w	r2, r3, #7
 80025fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4422      	add	r2, r4
 8002606:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002608:	e105      	b.n	8002816 <UART_SetConfig+0x4d6>
 800260a:	bf00      	nop
 800260c:	40011000 	.word	0x40011000
 8002610:	40011400 	.word	0x40011400
 8002614:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002618:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800261c:	2200      	movs	r2, #0
 800261e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002622:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002626:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800262a:	4642      	mov	r2, r8
 800262c:	464b      	mov	r3, r9
 800262e:	1891      	adds	r1, r2, r2
 8002630:	6239      	str	r1, [r7, #32]
 8002632:	415b      	adcs	r3, r3
 8002634:	627b      	str	r3, [r7, #36]	; 0x24
 8002636:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800263a:	4641      	mov	r1, r8
 800263c:	1854      	adds	r4, r2, r1
 800263e:	4649      	mov	r1, r9
 8002640:	eb43 0501 	adc.w	r5, r3, r1
 8002644:	f04f 0200 	mov.w	r2, #0
 8002648:	f04f 0300 	mov.w	r3, #0
 800264c:	00eb      	lsls	r3, r5, #3
 800264e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002652:	00e2      	lsls	r2, r4, #3
 8002654:	4614      	mov	r4, r2
 8002656:	461d      	mov	r5, r3
 8002658:	4643      	mov	r3, r8
 800265a:	18e3      	adds	r3, r4, r3
 800265c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002660:	464b      	mov	r3, r9
 8002662:	eb45 0303 	adc.w	r3, r5, r3
 8002666:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800266a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002676:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800267a:	f04f 0200 	mov.w	r2, #0
 800267e:	f04f 0300 	mov.w	r3, #0
 8002682:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002686:	4629      	mov	r1, r5
 8002688:	008b      	lsls	r3, r1, #2
 800268a:	4621      	mov	r1, r4
 800268c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002690:	4621      	mov	r1, r4
 8002692:	008a      	lsls	r2, r1, #2
 8002694:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002698:	f7fd fdf2 	bl	8000280 <__aeabi_uldivmod>
 800269c:	4602      	mov	r2, r0
 800269e:	460b      	mov	r3, r1
 80026a0:	4b60      	ldr	r3, [pc, #384]	; (8002824 <UART_SetConfig+0x4e4>)
 80026a2:	fba3 2302 	umull	r2, r3, r3, r2
 80026a6:	095b      	lsrs	r3, r3, #5
 80026a8:	011c      	lsls	r4, r3, #4
 80026aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026ae:	2200      	movs	r2, #0
 80026b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80026b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80026b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80026bc:	4642      	mov	r2, r8
 80026be:	464b      	mov	r3, r9
 80026c0:	1891      	adds	r1, r2, r2
 80026c2:	61b9      	str	r1, [r7, #24]
 80026c4:	415b      	adcs	r3, r3
 80026c6:	61fb      	str	r3, [r7, #28]
 80026c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80026cc:	4641      	mov	r1, r8
 80026ce:	1851      	adds	r1, r2, r1
 80026d0:	6139      	str	r1, [r7, #16]
 80026d2:	4649      	mov	r1, r9
 80026d4:	414b      	adcs	r3, r1
 80026d6:	617b      	str	r3, [r7, #20]
 80026d8:	f04f 0200 	mov.w	r2, #0
 80026dc:	f04f 0300 	mov.w	r3, #0
 80026e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026e4:	4659      	mov	r1, fp
 80026e6:	00cb      	lsls	r3, r1, #3
 80026e8:	4651      	mov	r1, sl
 80026ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026ee:	4651      	mov	r1, sl
 80026f0:	00ca      	lsls	r2, r1, #3
 80026f2:	4610      	mov	r0, r2
 80026f4:	4619      	mov	r1, r3
 80026f6:	4603      	mov	r3, r0
 80026f8:	4642      	mov	r2, r8
 80026fa:	189b      	adds	r3, r3, r2
 80026fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002700:	464b      	mov	r3, r9
 8002702:	460a      	mov	r2, r1
 8002704:	eb42 0303 	adc.w	r3, r2, r3
 8002708:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800270c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2200      	movs	r2, #0
 8002714:	67bb      	str	r3, [r7, #120]	; 0x78
 8002716:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002718:	f04f 0200 	mov.w	r2, #0
 800271c:	f04f 0300 	mov.w	r3, #0
 8002720:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002724:	4649      	mov	r1, r9
 8002726:	008b      	lsls	r3, r1, #2
 8002728:	4641      	mov	r1, r8
 800272a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800272e:	4641      	mov	r1, r8
 8002730:	008a      	lsls	r2, r1, #2
 8002732:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002736:	f7fd fda3 	bl	8000280 <__aeabi_uldivmod>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4b39      	ldr	r3, [pc, #228]	; (8002824 <UART_SetConfig+0x4e4>)
 8002740:	fba3 1302 	umull	r1, r3, r3, r2
 8002744:	095b      	lsrs	r3, r3, #5
 8002746:	2164      	movs	r1, #100	; 0x64
 8002748:	fb01 f303 	mul.w	r3, r1, r3
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	3332      	adds	r3, #50	; 0x32
 8002752:	4a34      	ldr	r2, [pc, #208]	; (8002824 <UART_SetConfig+0x4e4>)
 8002754:	fba2 2303 	umull	r2, r3, r2, r3
 8002758:	095b      	lsrs	r3, r3, #5
 800275a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800275e:	441c      	add	r4, r3
 8002760:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002764:	2200      	movs	r2, #0
 8002766:	673b      	str	r3, [r7, #112]	; 0x70
 8002768:	677a      	str	r2, [r7, #116]	; 0x74
 800276a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800276e:	4642      	mov	r2, r8
 8002770:	464b      	mov	r3, r9
 8002772:	1891      	adds	r1, r2, r2
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	415b      	adcs	r3, r3
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800277e:	4641      	mov	r1, r8
 8002780:	1851      	adds	r1, r2, r1
 8002782:	6039      	str	r1, [r7, #0]
 8002784:	4649      	mov	r1, r9
 8002786:	414b      	adcs	r3, r1
 8002788:	607b      	str	r3, [r7, #4]
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002796:	4659      	mov	r1, fp
 8002798:	00cb      	lsls	r3, r1, #3
 800279a:	4651      	mov	r1, sl
 800279c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027a0:	4651      	mov	r1, sl
 80027a2:	00ca      	lsls	r2, r1, #3
 80027a4:	4610      	mov	r0, r2
 80027a6:	4619      	mov	r1, r3
 80027a8:	4603      	mov	r3, r0
 80027aa:	4642      	mov	r2, r8
 80027ac:	189b      	adds	r3, r3, r2
 80027ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80027b0:	464b      	mov	r3, r9
 80027b2:	460a      	mov	r2, r1
 80027b4:	eb42 0303 	adc.w	r3, r2, r3
 80027b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80027ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	663b      	str	r3, [r7, #96]	; 0x60
 80027c4:	667a      	str	r2, [r7, #100]	; 0x64
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	f04f 0300 	mov.w	r3, #0
 80027ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80027d2:	4649      	mov	r1, r9
 80027d4:	008b      	lsls	r3, r1, #2
 80027d6:	4641      	mov	r1, r8
 80027d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027dc:	4641      	mov	r1, r8
 80027de:	008a      	lsls	r2, r1, #2
 80027e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80027e4:	f7fd fd4c 	bl	8000280 <__aeabi_uldivmod>
 80027e8:	4602      	mov	r2, r0
 80027ea:	460b      	mov	r3, r1
 80027ec:	4b0d      	ldr	r3, [pc, #52]	; (8002824 <UART_SetConfig+0x4e4>)
 80027ee:	fba3 1302 	umull	r1, r3, r3, r2
 80027f2:	095b      	lsrs	r3, r3, #5
 80027f4:	2164      	movs	r1, #100	; 0x64
 80027f6:	fb01 f303 	mul.w	r3, r1, r3
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	011b      	lsls	r3, r3, #4
 80027fe:	3332      	adds	r3, #50	; 0x32
 8002800:	4a08      	ldr	r2, [pc, #32]	; (8002824 <UART_SetConfig+0x4e4>)
 8002802:	fba2 2303 	umull	r2, r3, r2, r3
 8002806:	095b      	lsrs	r3, r3, #5
 8002808:	f003 020f 	and.w	r2, r3, #15
 800280c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4422      	add	r2, r4
 8002814:	609a      	str	r2, [r3, #8]
}
 8002816:	bf00      	nop
 8002818:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800281c:	46bd      	mov	sp, r7
 800281e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002822:	bf00      	nop
 8002824:	51eb851f 	.word	0x51eb851f

08002828 <__NVIC_SetPriority>:
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	6039      	str	r1, [r7, #0]
 8002832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002838:	2b00      	cmp	r3, #0
 800283a:	db0a      	blt.n	8002852 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	b2da      	uxtb	r2, r3
 8002840:	490c      	ldr	r1, [pc, #48]	; (8002874 <__NVIC_SetPriority+0x4c>)
 8002842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002846:	0112      	lsls	r2, r2, #4
 8002848:	b2d2      	uxtb	r2, r2
 800284a:	440b      	add	r3, r1
 800284c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002850:	e00a      	b.n	8002868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	b2da      	uxtb	r2, r3
 8002856:	4908      	ldr	r1, [pc, #32]	; (8002878 <__NVIC_SetPriority+0x50>)
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	f003 030f 	and.w	r3, r3, #15
 800285e:	3b04      	subs	r3, #4
 8002860:	0112      	lsls	r2, r2, #4
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	440b      	add	r3, r1
 8002866:	761a      	strb	r2, [r3, #24]
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	e000e100 	.word	0xe000e100
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002880:	4b05      	ldr	r3, [pc, #20]	; (8002898 <SysTick_Handler+0x1c>)
 8002882:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002884:	f001 ff4e 	bl	8004724 <xTaskGetSchedulerState>
 8002888:	4603      	mov	r3, r0
 800288a:	2b01      	cmp	r3, #1
 800288c:	d001      	beq.n	8002892 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800288e:	f002 fe33 	bl	80054f8 <xPortSysTickHandler>
  }
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	e000e010 	.word	0xe000e010

0800289c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80028a0:	2100      	movs	r1, #0
 80028a2:	f06f 0004 	mvn.w	r0, #4
 80028a6:	f7ff ffbf 	bl	8002828 <__NVIC_SetPriority>
#endif
}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
	...

080028b0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028b6:	f3ef 8305 	mrs	r3, IPSR
 80028ba:	603b      	str	r3, [r7, #0]
  return(result);
 80028bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d003      	beq.n	80028ca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80028c2:	f06f 0305 	mvn.w	r3, #5
 80028c6:	607b      	str	r3, [r7, #4]
 80028c8:	e00c      	b.n	80028e4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80028ca:	4b0a      	ldr	r3, [pc, #40]	; (80028f4 <osKernelInitialize+0x44>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d105      	bne.n	80028de <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80028d2:	4b08      	ldr	r3, [pc, #32]	; (80028f4 <osKernelInitialize+0x44>)
 80028d4:	2201      	movs	r2, #1
 80028d6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80028d8:	2300      	movs	r3, #0
 80028da:	607b      	str	r3, [r7, #4]
 80028dc:	e002      	b.n	80028e4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80028de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80028e4:	687b      	ldr	r3, [r7, #4]
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	20000134 	.word	0x20000134

080028f8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028fe:	f3ef 8305 	mrs	r3, IPSR
 8002902:	603b      	str	r3, [r7, #0]
  return(result);
 8002904:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <osKernelStart+0x1a>
    stat = osErrorISR;
 800290a:	f06f 0305 	mvn.w	r3, #5
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	e010      	b.n	8002934 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002912:	4b0b      	ldr	r3, [pc, #44]	; (8002940 <osKernelStart+0x48>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d109      	bne.n	800292e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800291a:	f7ff ffbf 	bl	800289c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800291e:	4b08      	ldr	r3, [pc, #32]	; (8002940 <osKernelStart+0x48>)
 8002920:	2202      	movs	r2, #2
 8002922:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002924:	f001 fa92 	bl	8003e4c <vTaskStartScheduler>
      stat = osOK;
 8002928:	2300      	movs	r3, #0
 800292a:	607b      	str	r3, [r7, #4]
 800292c:	e002      	b.n	8002934 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800292e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002932:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002934:	687b      	ldr	r3, [r7, #4]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	20000134 	.word	0x20000134

08002944 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002944:	b580      	push	{r7, lr}
 8002946:	b08e      	sub	sp, #56	; 0x38
 8002948:	af04      	add	r7, sp, #16
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002950:	2300      	movs	r3, #0
 8002952:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002954:	f3ef 8305 	mrs	r3, IPSR
 8002958:	617b      	str	r3, [r7, #20]
  return(result);
 800295a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800295c:	2b00      	cmp	r3, #0
 800295e:	d17e      	bne.n	8002a5e <osThreadNew+0x11a>
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d07b      	beq.n	8002a5e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002966:	2380      	movs	r3, #128	; 0x80
 8002968:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800296a:	2318      	movs	r3, #24
 800296c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800296e:	2300      	movs	r3, #0
 8002970:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002972:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002976:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d045      	beq.n	8002a0a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d002      	beq.n	800298c <osThreadNew+0x48>
        name = attr->name;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d008      	beq.n	80029b2 <osThreadNew+0x6e>
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	2b38      	cmp	r3, #56	; 0x38
 80029a4:	d805      	bhi.n	80029b2 <osThreadNew+0x6e>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d001      	beq.n	80029b6 <osThreadNew+0x72>
        return (NULL);
 80029b2:	2300      	movs	r3, #0
 80029b4:	e054      	b.n	8002a60 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	089b      	lsrs	r3, r3, #2
 80029c4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00e      	beq.n	80029ec <osThreadNew+0xa8>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	2bbb      	cmp	r3, #187	; 0xbb
 80029d4:	d90a      	bls.n	80029ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d006      	beq.n	80029ec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d002      	beq.n	80029ec <osThreadNew+0xa8>
        mem = 1;
 80029e6:	2301      	movs	r3, #1
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	e010      	b.n	8002a0e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d10c      	bne.n	8002a0e <osThreadNew+0xca>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d108      	bne.n	8002a0e <osThreadNew+0xca>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d104      	bne.n	8002a0e <osThreadNew+0xca>
          mem = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	61bb      	str	r3, [r7, #24]
 8002a08:	e001      	b.n	8002a0e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d110      	bne.n	8002a36 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002a1c:	9202      	str	r2, [sp, #8]
 8002a1e:	9301      	str	r3, [sp, #4]
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	6a3a      	ldr	r2, [r7, #32]
 8002a28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f001 f822 	bl	8003a74 <xTaskCreateStatic>
 8002a30:	4603      	mov	r3, r0
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	e013      	b.n	8002a5e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d110      	bne.n	8002a5e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002a3c:	6a3b      	ldr	r3, [r7, #32]
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	f107 0310 	add.w	r3, r7, #16
 8002a44:	9301      	str	r3, [sp, #4]
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	9300      	str	r3, [sp, #0]
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f001 f86d 	bl	8003b2e <xTaskCreate>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d001      	beq.n	8002a5e <osThreadNew+0x11a>
            hTask = NULL;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002a5e:	693b      	ldr	r3, [r7, #16]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3728      	adds	r7, #40	; 0x28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a70:	f3ef 8305 	mrs	r3, IPSR
 8002a74:	60bb      	str	r3, [r7, #8]
  return(result);
 8002a76:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <osDelay+0x1c>
    stat = osErrorISR;
 8002a7c:	f06f 0305 	mvn.w	r3, #5
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	e007      	b.n	8002a94 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d002      	beq.n	8002a94 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f001 f9a8 	bl	8003de4 <vTaskDelay>
    }
  }

  return (stat);
 8002a94:	68fb      	ldr	r3, [r7, #12]
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <osMutexAcquire>:
  }

  return ((osMutexId_t)hMutex);
}

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b086      	sub	sp, #24
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
 8002aa6:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f023 0301 	bic.w	r3, r3, #1
 8002aae:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002abc:	f3ef 8305 	mrs	r3, IPSR
 8002ac0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002ac2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8002ac8:	f06f 0305 	mvn.w	r3, #5
 8002acc:	617b      	str	r3, [r7, #20]
 8002ace:	e02c      	b.n	8002b2a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d103      	bne.n	8002ade <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8002ad6:	f06f 0303 	mvn.w	r3, #3
 8002ada:	617b      	str	r3, [r7, #20]
 8002adc:	e025      	b.n	8002b2a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d011      	beq.n	8002b08 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8002ae4:	6839      	ldr	r1, [r7, #0]
 8002ae6:	6938      	ldr	r0, [r7, #16]
 8002ae8:	f000 fa81 	bl	8002fee <xQueueTakeMutexRecursive>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	d01b      	beq.n	8002b2a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d003      	beq.n	8002b00 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8002af8:	f06f 0301 	mvn.w	r3, #1
 8002afc:	617b      	str	r3, [r7, #20]
 8002afe:	e014      	b.n	8002b2a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8002b00:	f06f 0302 	mvn.w	r3, #2
 8002b04:	617b      	str	r3, [r7, #20]
 8002b06:	e010      	b.n	8002b2a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8002b08:	6839      	ldr	r1, [r7, #0]
 8002b0a:	6938      	ldr	r0, [r7, #16]
 8002b0c:	f000 fd20 	bl	8003550 <xQueueSemaphoreTake>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d009      	beq.n	8002b2a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d003      	beq.n	8002b24 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8002b1c:	f06f 0301 	mvn.w	r3, #1
 8002b20:	617b      	str	r3, [r7, #20]
 8002b22:	e002      	b.n	8002b2a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8002b24:	f06f 0302 	mvn.w	r3, #2
 8002b28:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8002b2a:	697b      	ldr	r3, [r7, #20]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f023 0301 	bic.w	r3, r3, #1
 8002b42:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b50:	f3ef 8305 	mrs	r3, IPSR
 8002b54:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b56:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <osMutexRelease+0x30>
    stat = osErrorISR;
 8002b5c:	f06f 0305 	mvn.w	r3, #5
 8002b60:	617b      	str	r3, [r7, #20]
 8002b62:	e01f      	b.n	8002ba4 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d103      	bne.n	8002b72 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8002b6a:	f06f 0303 	mvn.w	r3, #3
 8002b6e:	617b      	str	r3, [r7, #20]
 8002b70:	e018      	b.n	8002ba4 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d009      	beq.n	8002b8c <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8002b78:	6938      	ldr	r0, [r7, #16]
 8002b7a:	f000 fa04 	bl	8002f86 <xQueueGiveMutexRecursive>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d00f      	beq.n	8002ba4 <osMutexRelease+0x70>
        stat = osErrorResource;
 8002b84:	f06f 0302 	mvn.w	r3, #2
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	e00b      	b.n	8002ba4 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2100      	movs	r1, #0
 8002b92:	6938      	ldr	r0, [r7, #16]
 8002b94:	f000 fa62 	bl	800305c <xQueueGenericSend>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d002      	beq.n	8002ba4 <osMutexRelease+0x70>
        stat = osErrorResource;
 8002b9e:	f06f 0302 	mvn.w	r3, #2
 8002ba2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8002ba4:	697b      	ldr	r3, [r7, #20]
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3718      	adds	r7, #24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}
	...

08002bb0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	4a07      	ldr	r2, [pc, #28]	; (8002bdc <vApplicationGetIdleTaskMemory+0x2c>)
 8002bc0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	4a06      	ldr	r2, [pc, #24]	; (8002be0 <vApplicationGetIdleTaskMemory+0x30>)
 8002bc6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2280      	movs	r2, #128	; 0x80
 8002bcc:	601a      	str	r2, [r3, #0]
}
 8002bce:	bf00      	nop
 8002bd0:	3714      	adds	r7, #20
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	20000138 	.word	0x20000138
 8002be0:	200001f4 	.word	0x200001f4

08002be4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	4a07      	ldr	r2, [pc, #28]	; (8002c10 <vApplicationGetTimerTaskMemory+0x2c>)
 8002bf4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	4a06      	ldr	r2, [pc, #24]	; (8002c14 <vApplicationGetTimerTaskMemory+0x30>)
 8002bfa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c02:	601a      	str	r2, [r3, #0]
}
 8002c04:	bf00      	nop
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	200003f4 	.word	0x200003f4
 8002c14:	200004b0 	.word	0x200004b0

08002c18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f103 0208 	add.w	r2, r3, #8
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f103 0208 	add.w	r2, r3, #8
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f103 0208 	add.w	r2, r3, #8
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002c66:	bf00      	nop
 8002c68:	370c      	adds	r7, #12
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr

08002c72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c72:	b480      	push	{r7}
 8002c74:	b085      	sub	sp, #20
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	683a      	ldr	r2, [r7, #0]
 8002c9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	687a      	ldr	r2, [r7, #4]
 8002ca2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	1c5a      	adds	r2, r3, #1
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	601a      	str	r2, [r3, #0]
}
 8002cae:	bf00      	nop
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr

08002cba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b085      	sub	sp, #20
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cd0:	d103      	bne.n	8002cda <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	60fb      	str	r3, [r7, #12]
 8002cd8:	e00c      	b.n	8002cf4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	3308      	adds	r3, #8
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	e002      	b.n	8002ce8 <vListInsert+0x2e>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d2f6      	bcs.n	8002ce2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	683a      	ldr	r2, [r7, #0]
 8002d0e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	1c5a      	adds	r2, r3, #1
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	601a      	str	r2, [r3, #0]
}
 8002d20:	bf00      	nop
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6892      	ldr	r2, [r2, #8]
 8002d42:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	6852      	ldr	r2, [r2, #4]
 8002d4c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d103      	bne.n	8002d60 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	1e5a      	subs	r2, r3, #1
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d10a      	bne.n	8002daa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d98:	f383 8811 	msr	BASEPRI, r3
 8002d9c:	f3bf 8f6f 	isb	sy
 8002da0:	f3bf 8f4f 	dsb	sy
 8002da4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002da6:	bf00      	nop
 8002da8:	e7fe      	b.n	8002da8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002daa:	f002 fb13 	bl	80053d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002db6:	68f9      	ldr	r1, [r7, #12]
 8002db8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002dba:	fb01 f303 	mul.w	r3, r1, r3
 8002dbe:	441a      	add	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	68f9      	ldr	r1, [r7, #12]
 8002dde:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002de0:	fb01 f303 	mul.w	r3, r1, r3
 8002de4:	441a      	add	r2, r3
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	22ff      	movs	r2, #255	; 0xff
 8002dee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	22ff      	movs	r2, #255	; 0xff
 8002df6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d114      	bne.n	8002e2a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d01a      	beq.n	8002e3e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	3310      	adds	r3, #16
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f001 fab7 	bl	8004380 <xTaskRemoveFromEventList>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d012      	beq.n	8002e3e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002e18:	4b0c      	ldr	r3, [pc, #48]	; (8002e4c <xQueueGenericReset+0xcc>)
 8002e1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	f3bf 8f4f 	dsb	sy
 8002e24:	f3bf 8f6f 	isb	sy
 8002e28:	e009      	b.n	8002e3e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	3310      	adds	r3, #16
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f7ff fef2 	bl	8002c18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	3324      	adds	r3, #36	; 0x24
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff feed 	bl	8002c18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002e3e:	f002 faf9 	bl	8005434 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002e42:	2301      	movs	r3, #1
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	e000ed04 	.word	0xe000ed04

08002e50 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08e      	sub	sp, #56	; 0x38
 8002e54:	af02      	add	r7, sp, #8
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
 8002e5c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10a      	bne.n	8002e7a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e68:	f383 8811 	msr	BASEPRI, r3
 8002e6c:	f3bf 8f6f 	isb	sy
 8002e70:	f3bf 8f4f 	dsb	sy
 8002e74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e76:	bf00      	nop
 8002e78:	e7fe      	b.n	8002e78 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10a      	bne.n	8002e96 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e84:	f383 8811 	msr	BASEPRI, r3
 8002e88:	f3bf 8f6f 	isb	sy
 8002e8c:	f3bf 8f4f 	dsb	sy
 8002e90:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e92:	bf00      	nop
 8002e94:	e7fe      	b.n	8002e94 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d002      	beq.n	8002ea2 <xQueueGenericCreateStatic+0x52>
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <xQueueGenericCreateStatic+0x56>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e000      	b.n	8002ea8 <xQueueGenericCreateStatic+0x58>
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10a      	bne.n	8002ec2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eb0:	f383 8811 	msr	BASEPRI, r3
 8002eb4:	f3bf 8f6f 	isb	sy
 8002eb8:	f3bf 8f4f 	dsb	sy
 8002ebc:	623b      	str	r3, [r7, #32]
}
 8002ebe:	bf00      	nop
 8002ec0:	e7fe      	b.n	8002ec0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d102      	bne.n	8002ece <xQueueGenericCreateStatic+0x7e>
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d101      	bne.n	8002ed2 <xQueueGenericCreateStatic+0x82>
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e000      	b.n	8002ed4 <xQueueGenericCreateStatic+0x84>
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d10a      	bne.n	8002eee <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002edc:	f383 8811 	msr	BASEPRI, r3
 8002ee0:	f3bf 8f6f 	isb	sy
 8002ee4:	f3bf 8f4f 	dsb	sy
 8002ee8:	61fb      	str	r3, [r7, #28]
}
 8002eea:	bf00      	nop
 8002eec:	e7fe      	b.n	8002eec <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002eee:	2350      	movs	r3, #80	; 0x50
 8002ef0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	2b50      	cmp	r3, #80	; 0x50
 8002ef6:	d00a      	beq.n	8002f0e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002efc:	f383 8811 	msr	BASEPRI, r3
 8002f00:	f3bf 8f6f 	isb	sy
 8002f04:	f3bf 8f4f 	dsb	sy
 8002f08:	61bb      	str	r3, [r7, #24]
}
 8002f0a:	bf00      	nop
 8002f0c:	e7fe      	b.n	8002f0c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002f0e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d00d      	beq.n	8002f36 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f22:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	68b9      	ldr	r1, [r7, #8]
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	f000 f805 	bl	8002f40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3730      	adds	r7, #48	; 0x30
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d103      	bne.n	8002f5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	e002      	b.n	8002f62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	68ba      	ldr	r2, [r7, #8]
 8002f6c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f6e:	2101      	movs	r1, #1
 8002f70:	69b8      	ldr	r0, [r7, #24]
 8002f72:	f7ff ff05 	bl	8002d80 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	78fa      	ldrb	r2, [r7, #3]
 8002f7a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f7e:	bf00      	nop
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8002f86:	b590      	push	{r4, r7, lr}
 8002f88:	b087      	sub	sp, #28
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d10a      	bne.n	8002fae <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8002f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f9c:	f383 8811 	msr	BASEPRI, r3
 8002fa0:	f3bf 8f6f 	isb	sy
 8002fa4:	f3bf 8f4f 	dsb	sy
 8002fa8:	60fb      	str	r3, [r7, #12]
}
 8002faa:	bf00      	nop
 8002fac:	e7fe      	b.n	8002fac <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	689c      	ldr	r4, [r3, #8]
 8002fb2:	f001 fba7 	bl	8004704 <xTaskGetCurrentTaskHandle>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	429c      	cmp	r4, r3
 8002fba:	d111      	bne.n	8002fe0 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	1e5a      	subs	r2, r3, #1
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d105      	bne.n	8002fda <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8002fce:	2300      	movs	r3, #0
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	6938      	ldr	r0, [r7, #16]
 8002fd6:	f000 f841 	bl	800305c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	617b      	str	r3, [r7, #20]
 8002fde:	e001      	b.n	8002fe4 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8002fe4:	697b      	ldr	r3, [r7, #20]
	}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	371c      	adds	r7, #28
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd90      	pop	{r4, r7, pc}

08002fee <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8002fee:	b590      	push	{r4, r7, lr}
 8002ff0:	b087      	sub	sp, #28
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
 8002ff6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10a      	bne.n	8003018 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8003002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003006:	f383 8811 	msr	BASEPRI, r3
 800300a:	f3bf 8f6f 	isb	sy
 800300e:	f3bf 8f4f 	dsb	sy
 8003012:	60fb      	str	r3, [r7, #12]
}
 8003014:	bf00      	nop
 8003016:	e7fe      	b.n	8003016 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	689c      	ldr	r4, [r3, #8]
 800301c:	f001 fb72 	bl	8004704 <xTaskGetCurrentTaskHandle>
 8003020:	4603      	mov	r3, r0
 8003022:	429c      	cmp	r4, r3
 8003024:	d107      	bne.n	8003036 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	1c5a      	adds	r2, r3, #1
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8003030:	2301      	movs	r3, #1
 8003032:	617b      	str	r3, [r7, #20]
 8003034:	e00c      	b.n	8003050 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8003036:	6839      	ldr	r1, [r7, #0]
 8003038:	6938      	ldr	r0, [r7, #16]
 800303a:	f000 fa89 	bl	8003550 <xQueueSemaphoreTake>
 800303e:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	1c5a      	adds	r2, r3, #1
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8003050:	697b      	ldr	r3, [r7, #20]
	}
 8003052:	4618      	mov	r0, r3
 8003054:	371c      	adds	r7, #28
 8003056:	46bd      	mov	sp, r7
 8003058:	bd90      	pop	{r4, r7, pc}
	...

0800305c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08e      	sub	sp, #56	; 0x38
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
 8003068:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800306a:	2300      	movs	r3, #0
 800306c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003074:	2b00      	cmp	r3, #0
 8003076:	d10a      	bne.n	800308e <xQueueGenericSend+0x32>
	__asm volatile
 8003078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800307c:	f383 8811 	msr	BASEPRI, r3
 8003080:	f3bf 8f6f 	isb	sy
 8003084:	f3bf 8f4f 	dsb	sy
 8003088:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800308a:	bf00      	nop
 800308c:	e7fe      	b.n	800308c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d103      	bne.n	800309c <xQueueGenericSend+0x40>
 8003094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <xQueueGenericSend+0x44>
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <xQueueGenericSend+0x46>
 80030a0:	2300      	movs	r3, #0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10a      	bne.n	80030bc <xQueueGenericSend+0x60>
	__asm volatile
 80030a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030aa:	f383 8811 	msr	BASEPRI, r3
 80030ae:	f3bf 8f6f 	isb	sy
 80030b2:	f3bf 8f4f 	dsb	sy
 80030b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80030b8:	bf00      	nop
 80030ba:	e7fe      	b.n	80030ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d103      	bne.n	80030ca <xQueueGenericSend+0x6e>
 80030c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <xQueueGenericSend+0x72>
 80030ca:	2301      	movs	r3, #1
 80030cc:	e000      	b.n	80030d0 <xQueueGenericSend+0x74>
 80030ce:	2300      	movs	r3, #0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10a      	bne.n	80030ea <xQueueGenericSend+0x8e>
	__asm volatile
 80030d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030d8:	f383 8811 	msr	BASEPRI, r3
 80030dc:	f3bf 8f6f 	isb	sy
 80030e0:	f3bf 8f4f 	dsb	sy
 80030e4:	623b      	str	r3, [r7, #32]
}
 80030e6:	bf00      	nop
 80030e8:	e7fe      	b.n	80030e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80030ea:	f001 fb1b 	bl	8004724 <xTaskGetSchedulerState>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d102      	bne.n	80030fa <xQueueGenericSend+0x9e>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <xQueueGenericSend+0xa2>
 80030fa:	2301      	movs	r3, #1
 80030fc:	e000      	b.n	8003100 <xQueueGenericSend+0xa4>
 80030fe:	2300      	movs	r3, #0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d10a      	bne.n	800311a <xQueueGenericSend+0xbe>
	__asm volatile
 8003104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003108:	f383 8811 	msr	BASEPRI, r3
 800310c:	f3bf 8f6f 	isb	sy
 8003110:	f3bf 8f4f 	dsb	sy
 8003114:	61fb      	str	r3, [r7, #28]
}
 8003116:	bf00      	nop
 8003118:	e7fe      	b.n	8003118 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800311a:	f002 f95b 	bl	80053d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800311e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003120:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003124:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003126:	429a      	cmp	r2, r3
 8003128:	d302      	bcc.n	8003130 <xQueueGenericSend+0xd4>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	2b02      	cmp	r3, #2
 800312e:	d129      	bne.n	8003184 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	68b9      	ldr	r1, [r7, #8]
 8003134:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003136:	f000 fb2f 	bl	8003798 <prvCopyDataToQueue>
 800313a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800313c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	2b00      	cmp	r3, #0
 8003142:	d010      	beq.n	8003166 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003146:	3324      	adds	r3, #36	; 0x24
 8003148:	4618      	mov	r0, r3
 800314a:	f001 f919 	bl	8004380 <xTaskRemoveFromEventList>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d013      	beq.n	800317c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003154:	4b3f      	ldr	r3, [pc, #252]	; (8003254 <xQueueGenericSend+0x1f8>)
 8003156:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	f3bf 8f4f 	dsb	sy
 8003160:	f3bf 8f6f 	isb	sy
 8003164:	e00a      	b.n	800317c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003168:	2b00      	cmp	r3, #0
 800316a:	d007      	beq.n	800317c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800316c:	4b39      	ldr	r3, [pc, #228]	; (8003254 <xQueueGenericSend+0x1f8>)
 800316e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	f3bf 8f4f 	dsb	sy
 8003178:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800317c:	f002 f95a 	bl	8005434 <vPortExitCritical>
				return pdPASS;
 8003180:	2301      	movs	r3, #1
 8003182:	e063      	b.n	800324c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d103      	bne.n	8003192 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800318a:	f002 f953 	bl	8005434 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800318e:	2300      	movs	r3, #0
 8003190:	e05c      	b.n	800324c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003194:	2b00      	cmp	r3, #0
 8003196:	d106      	bne.n	80031a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003198:	f107 0314 	add.w	r3, r7, #20
 800319c:	4618      	mov	r0, r3
 800319e:	f001 f953 	bl	8004448 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80031a2:	2301      	movs	r3, #1
 80031a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80031a6:	f002 f945 	bl	8005434 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80031aa:	f000 febf 	bl	8003f2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80031ae:	f002 f911 	bl	80053d4 <vPortEnterCritical>
 80031b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80031b8:	b25b      	sxtb	r3, r3
 80031ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031be:	d103      	bne.n	80031c8 <xQueueGenericSend+0x16c>
 80031c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80031c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031ce:	b25b      	sxtb	r3, r3
 80031d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031d4:	d103      	bne.n	80031de <xQueueGenericSend+0x182>
 80031d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80031de:	f002 f929 	bl	8005434 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80031e2:	1d3a      	adds	r2, r7, #4
 80031e4:	f107 0314 	add.w	r3, r7, #20
 80031e8:	4611      	mov	r1, r2
 80031ea:	4618      	mov	r0, r3
 80031ec:	f001 f942 	bl	8004474 <xTaskCheckForTimeOut>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d124      	bne.n	8003240 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80031f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031f8:	f000 fbc6 	bl	8003988 <prvIsQueueFull>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d018      	beq.n	8003234 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003204:	3310      	adds	r3, #16
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	4611      	mov	r1, r2
 800320a:	4618      	mov	r0, r3
 800320c:	f001 f868 	bl	80042e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003210:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003212:	f000 fb51 	bl	80038b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003216:	f000 fe97 	bl	8003f48 <xTaskResumeAll>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	f47f af7c 	bne.w	800311a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003222:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <xQueueGenericSend+0x1f8>)
 8003224:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	e772      	b.n	800311a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003234:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003236:	f000 fb3f 	bl	80038b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800323a:	f000 fe85 	bl	8003f48 <xTaskResumeAll>
 800323e:	e76c      	b.n	800311a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003242:	f000 fb39 	bl	80038b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003246:	f000 fe7f 	bl	8003f48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800324a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800324c:	4618      	mov	r0, r3
 800324e:	3738      	adds	r7, #56	; 0x38
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	e000ed04 	.word	0xe000ed04

08003258 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b090      	sub	sp, #64	; 0x40
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
 8003264:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800326a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10a      	bne.n	8003286 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8003270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003274:	f383 8811 	msr	BASEPRI, r3
 8003278:	f3bf 8f6f 	isb	sy
 800327c:	f3bf 8f4f 	dsb	sy
 8003280:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003282:	bf00      	nop
 8003284:	e7fe      	b.n	8003284 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d103      	bne.n	8003294 <xQueueGenericSendFromISR+0x3c>
 800328c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	2b00      	cmp	r3, #0
 8003292:	d101      	bne.n	8003298 <xQueueGenericSendFromISR+0x40>
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <xQueueGenericSendFromISR+0x42>
 8003298:	2300      	movs	r3, #0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10a      	bne.n	80032b4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800329e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032a2:	f383 8811 	msr	BASEPRI, r3
 80032a6:	f3bf 8f6f 	isb	sy
 80032aa:	f3bf 8f4f 	dsb	sy
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 80032b0:	bf00      	nop
 80032b2:	e7fe      	b.n	80032b2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d103      	bne.n	80032c2 <xQueueGenericSendFromISR+0x6a>
 80032ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d101      	bne.n	80032c6 <xQueueGenericSendFromISR+0x6e>
 80032c2:	2301      	movs	r3, #1
 80032c4:	e000      	b.n	80032c8 <xQueueGenericSendFromISR+0x70>
 80032c6:	2300      	movs	r3, #0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d10a      	bne.n	80032e2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80032cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d0:	f383 8811 	msr	BASEPRI, r3
 80032d4:	f3bf 8f6f 	isb	sy
 80032d8:	f3bf 8f4f 	dsb	sy
 80032dc:	623b      	str	r3, [r7, #32]
}
 80032de:	bf00      	nop
 80032e0:	e7fe      	b.n	80032e0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80032e2:	f002 f959 	bl	8005598 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80032e6:	f3ef 8211 	mrs	r2, BASEPRI
 80032ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032ee:	f383 8811 	msr	BASEPRI, r3
 80032f2:	f3bf 8f6f 	isb	sy
 80032f6:	f3bf 8f4f 	dsb	sy
 80032fa:	61fa      	str	r2, [r7, #28]
 80032fc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80032fe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003300:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003304:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800330a:	429a      	cmp	r2, r3
 800330c:	d302      	bcc.n	8003314 <xQueueGenericSendFromISR+0xbc>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b02      	cmp	r3, #2
 8003312:	d12f      	bne.n	8003374 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003316:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800331a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800331e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003322:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	68b9      	ldr	r1, [r7, #8]
 8003328:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800332a:	f000 fa35 	bl	8003798 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800332e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003332:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003336:	d112      	bne.n	800335e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800333a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333c:	2b00      	cmp	r3, #0
 800333e:	d016      	beq.n	800336e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003342:	3324      	adds	r3, #36	; 0x24
 8003344:	4618      	mov	r0, r3
 8003346:	f001 f81b 	bl	8004380 <xTaskRemoveFromEventList>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00e      	beq.n	800336e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00b      	beq.n	800336e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	e007      	b.n	800336e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800335e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003362:	3301      	adds	r3, #1
 8003364:	b2db      	uxtb	r3, r3
 8003366:	b25a      	sxtb	r2, r3
 8003368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800336a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800336e:	2301      	movs	r3, #1
 8003370:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003372:	e001      	b.n	8003378 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003374:	2300      	movs	r3, #0
 8003376:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800337a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003382:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003384:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003386:	4618      	mov	r0, r3
 8003388:	3740      	adds	r7, #64	; 0x40
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08c      	sub	sp, #48	; 0x30
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800339c:	2300      	movs	r3, #0
 800339e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80033a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d10a      	bne.n	80033c0 <xQueueReceive+0x30>
	__asm volatile
 80033aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ae:	f383 8811 	msr	BASEPRI, r3
 80033b2:	f3bf 8f6f 	isb	sy
 80033b6:	f3bf 8f4f 	dsb	sy
 80033ba:	623b      	str	r3, [r7, #32]
}
 80033bc:	bf00      	nop
 80033be:	e7fe      	b.n	80033be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d103      	bne.n	80033ce <xQueueReceive+0x3e>
 80033c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d101      	bne.n	80033d2 <xQueueReceive+0x42>
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <xQueueReceive+0x44>
 80033d2:	2300      	movs	r3, #0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10a      	bne.n	80033ee <xQueueReceive+0x5e>
	__asm volatile
 80033d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033dc:	f383 8811 	msr	BASEPRI, r3
 80033e0:	f3bf 8f6f 	isb	sy
 80033e4:	f3bf 8f4f 	dsb	sy
 80033e8:	61fb      	str	r3, [r7, #28]
}
 80033ea:	bf00      	nop
 80033ec:	e7fe      	b.n	80033ec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80033ee:	f001 f999 	bl	8004724 <xTaskGetSchedulerState>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d102      	bne.n	80033fe <xQueueReceive+0x6e>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <xQueueReceive+0x72>
 80033fe:	2301      	movs	r3, #1
 8003400:	e000      	b.n	8003404 <xQueueReceive+0x74>
 8003402:	2300      	movs	r3, #0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d10a      	bne.n	800341e <xQueueReceive+0x8e>
	__asm volatile
 8003408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800340c:	f383 8811 	msr	BASEPRI, r3
 8003410:	f3bf 8f6f 	isb	sy
 8003414:	f3bf 8f4f 	dsb	sy
 8003418:	61bb      	str	r3, [r7, #24]
}
 800341a:	bf00      	nop
 800341c:	e7fe      	b.n	800341c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800341e:	f001 ffd9 	bl	80053d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003426:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342a:	2b00      	cmp	r3, #0
 800342c:	d01f      	beq.n	800346e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800342e:	68b9      	ldr	r1, [r7, #8]
 8003430:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003432:	f000 fa1b 	bl	800386c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	1e5a      	subs	r2, r3, #1
 800343a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800343e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00f      	beq.n	8003466 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003448:	3310      	adds	r3, #16
 800344a:	4618      	mov	r0, r3
 800344c:	f000 ff98 	bl	8004380 <xTaskRemoveFromEventList>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d007      	beq.n	8003466 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003456:	4b3d      	ldr	r3, [pc, #244]	; (800354c <xQueueReceive+0x1bc>)
 8003458:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	f3bf 8f4f 	dsb	sy
 8003462:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003466:	f001 ffe5 	bl	8005434 <vPortExitCritical>
				return pdPASS;
 800346a:	2301      	movs	r3, #1
 800346c:	e069      	b.n	8003542 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d103      	bne.n	800347c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003474:	f001 ffde 	bl	8005434 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003478:	2300      	movs	r3, #0
 800347a:	e062      	b.n	8003542 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800347c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800347e:	2b00      	cmp	r3, #0
 8003480:	d106      	bne.n	8003490 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003482:	f107 0310 	add.w	r3, r7, #16
 8003486:	4618      	mov	r0, r3
 8003488:	f000 ffde 	bl	8004448 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800348c:	2301      	movs	r3, #1
 800348e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003490:	f001 ffd0 	bl	8005434 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003494:	f000 fd4a 	bl	8003f2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003498:	f001 ff9c 	bl	80053d4 <vPortEnterCritical>
 800349c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800349e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034a2:	b25b      	sxtb	r3, r3
 80034a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034a8:	d103      	bne.n	80034b2 <xQueueReceive+0x122>
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	2200      	movs	r2, #0
 80034ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034b8:	b25b      	sxtb	r3, r3
 80034ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80034be:	d103      	bne.n	80034c8 <xQueueReceive+0x138>
 80034c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034c8:	f001 ffb4 	bl	8005434 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80034cc:	1d3a      	adds	r2, r7, #4
 80034ce:	f107 0310 	add.w	r3, r7, #16
 80034d2:	4611      	mov	r1, r2
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 ffcd 	bl	8004474 <xTaskCheckForTimeOut>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d123      	bne.n	8003528 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80034e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034e2:	f000 fa3b 	bl	800395c <prvIsQueueEmpty>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d017      	beq.n	800351c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80034ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ee:	3324      	adds	r3, #36	; 0x24
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	4611      	mov	r1, r2
 80034f4:	4618      	mov	r0, r3
 80034f6:	f000 fef3 	bl	80042e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80034fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034fc:	f000 f9dc 	bl	80038b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003500:	f000 fd22 	bl	8003f48 <xTaskResumeAll>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d189      	bne.n	800341e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800350a:	4b10      	ldr	r3, [pc, #64]	; (800354c <xQueueReceive+0x1bc>)
 800350c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	f3bf 8f4f 	dsb	sy
 8003516:	f3bf 8f6f 	isb	sy
 800351a:	e780      	b.n	800341e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800351c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800351e:	f000 f9cb 	bl	80038b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003522:	f000 fd11 	bl	8003f48 <xTaskResumeAll>
 8003526:	e77a      	b.n	800341e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003528:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800352a:	f000 f9c5 	bl	80038b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800352e:	f000 fd0b 	bl	8003f48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003532:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003534:	f000 fa12 	bl	800395c <prvIsQueueEmpty>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	f43f af6f 	beq.w	800341e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003540:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003542:	4618      	mov	r0, r3
 8003544:	3730      	adds	r7, #48	; 0x30
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	e000ed04 	.word	0xe000ed04

08003550 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b08e      	sub	sp, #56	; 0x38
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800355a:	2300      	movs	r3, #0
 800355c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003562:	2300      	movs	r3, #0
 8003564:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10a      	bne.n	8003582 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800356c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003570:	f383 8811 	msr	BASEPRI, r3
 8003574:	f3bf 8f6f 	isb	sy
 8003578:	f3bf 8f4f 	dsb	sy
 800357c:	623b      	str	r3, [r7, #32]
}
 800357e:	bf00      	nop
 8003580:	e7fe      	b.n	8003580 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00a      	beq.n	80035a0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800358a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800358e:	f383 8811 	msr	BASEPRI, r3
 8003592:	f3bf 8f6f 	isb	sy
 8003596:	f3bf 8f4f 	dsb	sy
 800359a:	61fb      	str	r3, [r7, #28]
}
 800359c:	bf00      	nop
 800359e:	e7fe      	b.n	800359e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80035a0:	f001 f8c0 	bl	8004724 <xTaskGetSchedulerState>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d102      	bne.n	80035b0 <xQueueSemaphoreTake+0x60>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <xQueueSemaphoreTake+0x64>
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <xQueueSemaphoreTake+0x66>
 80035b4:	2300      	movs	r3, #0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10a      	bne.n	80035d0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80035ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035be:	f383 8811 	msr	BASEPRI, r3
 80035c2:	f3bf 8f6f 	isb	sy
 80035c6:	f3bf 8f4f 	dsb	sy
 80035ca:	61bb      	str	r3, [r7, #24]
}
 80035cc:	bf00      	nop
 80035ce:	e7fe      	b.n	80035ce <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80035d0:	f001 ff00 	bl	80053d4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80035d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80035da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d024      	beq.n	800362a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80035e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035e2:	1e5a      	subs	r2, r3, #1
 80035e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035e6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d104      	bne.n	80035fa <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80035f0:	f001 fa0e 	bl	8004a10 <pvTaskIncrementMutexHeldCount>
 80035f4:	4602      	mov	r2, r0
 80035f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00f      	beq.n	8003622 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003604:	3310      	adds	r3, #16
 8003606:	4618      	mov	r0, r3
 8003608:	f000 feba 	bl	8004380 <xTaskRemoveFromEventList>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d007      	beq.n	8003622 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003612:	4b54      	ldr	r3, [pc, #336]	; (8003764 <xQueueSemaphoreTake+0x214>)
 8003614:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003618:	601a      	str	r2, [r3, #0]
 800361a:	f3bf 8f4f 	dsb	sy
 800361e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003622:	f001 ff07 	bl	8005434 <vPortExitCritical>
				return pdPASS;
 8003626:	2301      	movs	r3, #1
 8003628:	e097      	b.n	800375a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d111      	bne.n	8003654 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8003636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800363a:	f383 8811 	msr	BASEPRI, r3
 800363e:	f3bf 8f6f 	isb	sy
 8003642:	f3bf 8f4f 	dsb	sy
 8003646:	617b      	str	r3, [r7, #20]
}
 8003648:	bf00      	nop
 800364a:	e7fe      	b.n	800364a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800364c:	f001 fef2 	bl	8005434 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003650:	2300      	movs	r3, #0
 8003652:	e082      	b.n	800375a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003656:	2b00      	cmp	r3, #0
 8003658:	d106      	bne.n	8003668 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800365a:	f107 030c 	add.w	r3, r7, #12
 800365e:	4618      	mov	r0, r3
 8003660:	f000 fef2 	bl	8004448 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003664:	2301      	movs	r3, #1
 8003666:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003668:	f001 fee4 	bl	8005434 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800366c:	f000 fc5e 	bl	8003f2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003670:	f001 feb0 	bl	80053d4 <vPortEnterCritical>
 8003674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003676:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800367a:	b25b      	sxtb	r3, r3
 800367c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003680:	d103      	bne.n	800368a <xQueueSemaphoreTake+0x13a>
 8003682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800368a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800368c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003690:	b25b      	sxtb	r3, r3
 8003692:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003696:	d103      	bne.n	80036a0 <xQueueSemaphoreTake+0x150>
 8003698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800369a:	2200      	movs	r2, #0
 800369c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036a0:	f001 fec8 	bl	8005434 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80036a4:	463a      	mov	r2, r7
 80036a6:	f107 030c 	add.w	r3, r7, #12
 80036aa:	4611      	mov	r1, r2
 80036ac:	4618      	mov	r0, r3
 80036ae:	f000 fee1 	bl	8004474 <xTaskCheckForTimeOut>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d132      	bne.n	800371e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80036b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036ba:	f000 f94f 	bl	800395c <prvIsQueueEmpty>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d026      	beq.n	8003712 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80036c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d109      	bne.n	80036e0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80036cc:	f001 fe82 	bl	80053d4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80036d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f001 f843 	bl	8004760 <xTaskPriorityInherit>
 80036da:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80036dc:	f001 feaa 	bl	8005434 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80036e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e2:	3324      	adds	r3, #36	; 0x24
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	4611      	mov	r1, r2
 80036e8:	4618      	mov	r0, r3
 80036ea:	f000 fdf9 	bl	80042e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80036ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036f0:	f000 f8e2 	bl	80038b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80036f4:	f000 fc28 	bl	8003f48 <xTaskResumeAll>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f47f af68 	bne.w	80035d0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003700:	4b18      	ldr	r3, [pc, #96]	; (8003764 <xQueueSemaphoreTake+0x214>)
 8003702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	f3bf 8f6f 	isb	sy
 8003710:	e75e      	b.n	80035d0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003712:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003714:	f000 f8d0 	bl	80038b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003718:	f000 fc16 	bl	8003f48 <xTaskResumeAll>
 800371c:	e758      	b.n	80035d0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800371e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003720:	f000 f8ca 	bl	80038b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003724:	f000 fc10 	bl	8003f48 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003728:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800372a:	f000 f917 	bl	800395c <prvIsQueueEmpty>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	f43f af4d 	beq.w	80035d0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00d      	beq.n	8003758 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800373c:	f001 fe4a 	bl	80053d4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003740:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003742:	f000 f811 	bl	8003768 <prvGetDisinheritPriorityAfterTimeout>
 8003746:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800374e:	4618      	mov	r0, r3
 8003750:	f001 f8dc 	bl	800490c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003754:	f001 fe6e 	bl	8005434 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003758:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800375a:	4618      	mov	r0, r3
 800375c:	3738      	adds	r7, #56	; 0x38
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	e000ed04 	.word	0xe000ed04

08003768 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	2b00      	cmp	r3, #0
 8003776:	d006      	beq.n	8003786 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8003782:	60fb      	str	r3, [r7, #12]
 8003784:	e001      	b.n	800378a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003786:	2300      	movs	r3, #0
 8003788:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800378a:	68fb      	ldr	r3, [r7, #12]
	}
 800378c:	4618      	mov	r0, r3
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037a4:	2300      	movs	r3, #0
 80037a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10d      	bne.n	80037d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d14d      	bne.n	800385a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f001 f834 	bl	8004830 <xTaskPriorityDisinherit>
 80037c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	609a      	str	r2, [r3, #8]
 80037d0:	e043      	b.n	800385a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d119      	bne.n	800380c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6858      	ldr	r0, [r3, #4]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e0:	461a      	mov	r2, r3
 80037e2:	68b9      	ldr	r1, [r7, #8]
 80037e4:	f002 fa25 	bl	8005c32 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f0:	441a      	add	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d32b      	bcc.n	800385a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	605a      	str	r2, [r3, #4]
 800380a:	e026      	b.n	800385a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	68d8      	ldr	r0, [r3, #12]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003814:	461a      	mov	r2, r3
 8003816:	68b9      	ldr	r1, [r7, #8]
 8003818:	f002 fa0b 	bl	8005c32 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	68da      	ldr	r2, [r3, #12]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003824:	425b      	negs	r3, r3
 8003826:	441a      	add	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	68da      	ldr	r2, [r3, #12]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	429a      	cmp	r2, r3
 8003836:	d207      	bcs.n	8003848 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003840:	425b      	negs	r3, r3
 8003842:	441a      	add	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b02      	cmp	r3, #2
 800384c:	d105      	bne.n	800385a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d002      	beq.n	800385a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	3b01      	subs	r3, #1
 8003858:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	1c5a      	adds	r2, r3, #1
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003862:	697b      	ldr	r3, [r7, #20]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	2b00      	cmp	r3, #0
 800387c:	d018      	beq.n	80038b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	68da      	ldr	r2, [r3, #12]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	441a      	add	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68da      	ldr	r2, [r3, #12]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	429a      	cmp	r2, r3
 8003896:	d303      	bcc.n	80038a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68d9      	ldr	r1, [r3, #12]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	461a      	mov	r2, r3
 80038aa:	6838      	ldr	r0, [r7, #0]
 80038ac:	f002 f9c1 	bl	8005c32 <memcpy>
	}
}
 80038b0:	bf00      	nop
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80038c0:	f001 fd88 	bl	80053d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038cc:	e011      	b.n	80038f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d012      	beq.n	80038fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	3324      	adds	r3, #36	; 0x24
 80038da:	4618      	mov	r0, r3
 80038dc:	f000 fd50 	bl	8004380 <xTaskRemoveFromEventList>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d001      	beq.n	80038ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80038e6:	f000 fe27 	bl	8004538 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	3b01      	subs	r3, #1
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	dce9      	bgt.n	80038ce <prvUnlockQueue+0x16>
 80038fa:	e000      	b.n	80038fe <prvUnlockQueue+0x46>
					break;
 80038fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	22ff      	movs	r2, #255	; 0xff
 8003902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003906:	f001 fd95 	bl	8005434 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800390a:	f001 fd63 	bl	80053d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003914:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003916:	e011      	b.n	800393c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d012      	beq.n	8003946 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3310      	adds	r3, #16
 8003924:	4618      	mov	r0, r3
 8003926:	f000 fd2b 	bl	8004380 <xTaskRemoveFromEventList>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003930:	f000 fe02 	bl	8004538 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003934:	7bbb      	ldrb	r3, [r7, #14]
 8003936:	3b01      	subs	r3, #1
 8003938:	b2db      	uxtb	r3, r3
 800393a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800393c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003940:	2b00      	cmp	r3, #0
 8003942:	dce9      	bgt.n	8003918 <prvUnlockQueue+0x60>
 8003944:	e000      	b.n	8003948 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003946:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	22ff      	movs	r2, #255	; 0xff
 800394c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003950:	f001 fd70 	bl	8005434 <vPortExitCritical>
}
 8003954:	bf00      	nop
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003964:	f001 fd36 	bl	80053d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800396c:	2b00      	cmp	r3, #0
 800396e:	d102      	bne.n	8003976 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003970:	2301      	movs	r3, #1
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	e001      	b.n	800397a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003976:	2300      	movs	r3, #0
 8003978:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800397a:	f001 fd5b 	bl	8005434 <vPortExitCritical>

	return xReturn;
 800397e:	68fb      	ldr	r3, [r7, #12]
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003990:	f001 fd20 	bl	80053d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800399c:	429a      	cmp	r2, r3
 800399e:	d102      	bne.n	80039a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80039a0:	2301      	movs	r3, #1
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	e001      	b.n	80039aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80039a6:	2300      	movs	r3, #0
 80039a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039aa:	f001 fd43 	bl	8005434 <vPortExitCritical>

	return xReturn;
 80039ae:	68fb      	ldr	r3, [r7, #12]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3710      	adds	r7, #16
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	e014      	b.n	80039f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80039c8:	4a0f      	ldr	r2, [pc, #60]	; (8003a08 <vQueueAddToRegistry+0x50>)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d10b      	bne.n	80039ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80039d4:	490c      	ldr	r1, [pc, #48]	; (8003a08 <vQueueAddToRegistry+0x50>)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	683a      	ldr	r2, [r7, #0]
 80039da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80039de:	4a0a      	ldr	r2, [pc, #40]	; (8003a08 <vQueueAddToRegistry+0x50>)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	4413      	add	r3, r2
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80039ea:	e006      	b.n	80039fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	3301      	adds	r3, #1
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2b07      	cmp	r3, #7
 80039f6:	d9e7      	bls.n	80039c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80039f8:	bf00      	nop
 80039fa:	bf00      	nop
 80039fc:	3714      	adds	r7, #20
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	200008b0 	.word	0x200008b0

08003a0c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003a1c:	f001 fcda 	bl	80053d4 <vPortEnterCritical>
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a26:	b25b      	sxtb	r3, r3
 8003a28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a2c:	d103      	bne.n	8003a36 <vQueueWaitForMessageRestricted+0x2a>
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a3c:	b25b      	sxtb	r3, r3
 8003a3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a42:	d103      	bne.n	8003a4c <vQueueWaitForMessageRestricted+0x40>
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a4c:	f001 fcf2 	bl	8005434 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d106      	bne.n	8003a66 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	3324      	adds	r3, #36	; 0x24
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	68b9      	ldr	r1, [r7, #8]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f000 fc61 	bl	8004328 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003a66:	6978      	ldr	r0, [r7, #20]
 8003a68:	f7ff ff26 	bl	80038b8 <prvUnlockQueue>
	}
 8003a6c:	bf00      	nop
 8003a6e:	3718      	adds	r7, #24
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b08e      	sub	sp, #56	; 0x38
 8003a78:	af04      	add	r7, sp, #16
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003a82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d10a      	bne.n	8003a9e <xTaskCreateStatic+0x2a>
	__asm volatile
 8003a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a8c:	f383 8811 	msr	BASEPRI, r3
 8003a90:	f3bf 8f6f 	isb	sy
 8003a94:	f3bf 8f4f 	dsb	sy
 8003a98:	623b      	str	r3, [r7, #32]
}
 8003a9a:	bf00      	nop
 8003a9c:	e7fe      	b.n	8003a9c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10a      	bne.n	8003aba <xTaskCreateStatic+0x46>
	__asm volatile
 8003aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa8:	f383 8811 	msr	BASEPRI, r3
 8003aac:	f3bf 8f6f 	isb	sy
 8003ab0:	f3bf 8f4f 	dsb	sy
 8003ab4:	61fb      	str	r3, [r7, #28]
}
 8003ab6:	bf00      	nop
 8003ab8:	e7fe      	b.n	8003ab8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003aba:	23bc      	movs	r3, #188	; 0xbc
 8003abc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	2bbc      	cmp	r3, #188	; 0xbc
 8003ac2:	d00a      	beq.n	8003ada <xTaskCreateStatic+0x66>
	__asm volatile
 8003ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac8:	f383 8811 	msr	BASEPRI, r3
 8003acc:	f3bf 8f6f 	isb	sy
 8003ad0:	f3bf 8f4f 	dsb	sy
 8003ad4:	61bb      	str	r3, [r7, #24]
}
 8003ad6:	bf00      	nop
 8003ad8:	e7fe      	b.n	8003ad8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003ada:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d01e      	beq.n	8003b20 <xTaskCreateStatic+0xac>
 8003ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d01b      	beq.n	8003b20 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003af0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	2202      	movs	r2, #2
 8003af6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003afa:	2300      	movs	r3, #0
 8003afc:	9303      	str	r3, [sp, #12]
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	9302      	str	r3, [sp, #8]
 8003b02:	f107 0314 	add.w	r3, r7, #20
 8003b06:	9301      	str	r3, [sp, #4]
 8003b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0a:	9300      	str	r3, [sp, #0]
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	68b9      	ldr	r1, [r7, #8]
 8003b12:	68f8      	ldr	r0, [r7, #12]
 8003b14:	f000 f850 	bl	8003bb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b1a:	f000 f8f3 	bl	8003d04 <prvAddNewTaskToReadyList>
 8003b1e:	e001      	b.n	8003b24 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003b20:	2300      	movs	r3, #0
 8003b22:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003b24:	697b      	ldr	r3, [r7, #20]
	}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3728      	adds	r7, #40	; 0x28
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b08c      	sub	sp, #48	; 0x30
 8003b32:	af04      	add	r7, sp, #16
 8003b34:	60f8      	str	r0, [r7, #12]
 8003b36:	60b9      	str	r1, [r7, #8]
 8003b38:	603b      	str	r3, [r7, #0]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003b3e:	88fb      	ldrh	r3, [r7, #6]
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	4618      	mov	r0, r3
 8003b44:	f001 fd68 	bl	8005618 <pvPortMalloc>
 8003b48:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d00e      	beq.n	8003b6e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b50:	20bc      	movs	r0, #188	; 0xbc
 8003b52:	f001 fd61 	bl	8005618 <pvPortMalloc>
 8003b56:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d003      	beq.n	8003b66 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	631a      	str	r2, [r3, #48]	; 0x30
 8003b64:	e005      	b.n	8003b72 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b66:	6978      	ldr	r0, [r7, #20]
 8003b68:	f001 fe22 	bl	80057b0 <vPortFree>
 8003b6c:	e001      	b.n	8003b72 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d017      	beq.n	8003ba8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003b80:	88fa      	ldrh	r2, [r7, #6]
 8003b82:	2300      	movs	r3, #0
 8003b84:	9303      	str	r3, [sp, #12]
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	9302      	str	r3, [sp, #8]
 8003b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b8c:	9301      	str	r3, [sp, #4]
 8003b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	68b9      	ldr	r1, [r7, #8]
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 f80e 	bl	8003bb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b9c:	69f8      	ldr	r0, [r7, #28]
 8003b9e:	f000 f8b1 	bl	8003d04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	e002      	b.n	8003bae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003ba8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003bac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bae:	69bb      	ldr	r3, [r7, #24]
	}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3720      	adds	r7, #32
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]
 8003bc4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bc8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	461a      	mov	r2, r3
 8003bd0:	21a5      	movs	r1, #165	; 0xa5
 8003bd2:	f002 f83c 	bl	8005c4e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003be0:	3b01      	subs	r3, #1
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4413      	add	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	f023 0307 	bic.w	r3, r3, #7
 8003bee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	f003 0307 	and.w	r3, r3, #7
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bfe:	f383 8811 	msr	BASEPRI, r3
 8003c02:	f3bf 8f6f 	isb	sy
 8003c06:	f3bf 8f4f 	dsb	sy
 8003c0a:	617b      	str	r3, [r7, #20]
}
 8003c0c:	bf00      	nop
 8003c0e:	e7fe      	b.n	8003c0e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d01f      	beq.n	8003c56 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c16:	2300      	movs	r3, #0
 8003c18:	61fb      	str	r3, [r7, #28]
 8003c1a:	e012      	b.n	8003c42 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	69fb      	ldr	r3, [r7, #28]
 8003c20:	4413      	add	r3, r2
 8003c22:	7819      	ldrb	r1, [r3, #0]
 8003c24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c26:	69fb      	ldr	r3, [r7, #28]
 8003c28:	4413      	add	r3, r2
 8003c2a:	3334      	adds	r3, #52	; 0x34
 8003c2c:	460a      	mov	r2, r1
 8003c2e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	4413      	add	r3, r2
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d006      	beq.n	8003c4a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	61fb      	str	r3, [r7, #28]
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	2b0f      	cmp	r3, #15
 8003c46:	d9e9      	bls.n	8003c1c <prvInitialiseNewTask+0x64>
 8003c48:	e000      	b.n	8003c4c <prvInitialiseNewTask+0x94>
			{
				break;
 8003c4a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c54:	e003      	b.n	8003c5e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c60:	2b37      	cmp	r3, #55	; 0x37
 8003c62:	d901      	bls.n	8003c68 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c64:	2337      	movs	r3, #55	; 0x37
 8003c66:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c6c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c72:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c76:	2200      	movs	r2, #0
 8003c78:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fe ffea 	bl	8002c58 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c86:	3318      	adds	r3, #24
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7fe ffe5 	bl	8002c58 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c92:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c96:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ca2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb6:	3354      	adds	r3, #84	; 0x54
 8003cb8:	2260      	movs	r2, #96	; 0x60
 8003cba:	2100      	movs	r1, #0
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f001 ffc6 	bl	8005c4e <memset>
 8003cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc4:	4a0c      	ldr	r2, [pc, #48]	; (8003cf8 <prvInitialiseNewTask+0x140>)
 8003cc6:	659a      	str	r2, [r3, #88]	; 0x58
 8003cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cca:	4a0c      	ldr	r2, [pc, #48]	; (8003cfc <prvInitialiseNewTask+0x144>)
 8003ccc:	65da      	str	r2, [r3, #92]	; 0x5c
 8003cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd0:	4a0b      	ldr	r2, [pc, #44]	; (8003d00 <prvInitialiseNewTask+0x148>)
 8003cd2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	68f9      	ldr	r1, [r7, #12]
 8003cd8:	69b8      	ldr	r0, [r7, #24]
 8003cda:	f001 fa4f 	bl	800517c <pxPortInitialiseStack>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d002      	beq.n	8003cf0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cf0:	bf00      	nop
 8003cf2:	3720      	adds	r7, #32
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	08006c58 	.word	0x08006c58
 8003cfc:	08006c78 	.word	0x08006c78
 8003d00:	08006c38 	.word	0x08006c38

08003d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003d0c:	f001 fb62 	bl	80053d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003d10:	4b2d      	ldr	r3, [pc, #180]	; (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	4a2c      	ldr	r2, [pc, #176]	; (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003d1a:	4b2c      	ldr	r3, [pc, #176]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003d22:	4a2a      	ldr	r2, [pc, #168]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d28:	4b27      	ldr	r3, [pc, #156]	; (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d110      	bne.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d30:	f000 fc26 	bl	8004580 <prvInitialiseTaskLists>
 8003d34:	e00d      	b.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d36:	4b26      	ldr	r3, [pc, #152]	; (8003dd0 <prvAddNewTaskToReadyList+0xcc>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d109      	bne.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d3e:	4b23      	ldr	r3, [pc, #140]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d802      	bhi.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d4c:	4a1f      	ldr	r2, [pc, #124]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d52:	4b20      	ldr	r3, [pc, #128]	; (8003dd4 <prvAddNewTaskToReadyList+0xd0>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3301      	adds	r3, #1
 8003d58:	4a1e      	ldr	r2, [pc, #120]	; (8003dd4 <prvAddNewTaskToReadyList+0xd0>)
 8003d5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d5c:	4b1d      	ldr	r3, [pc, #116]	; (8003dd4 <prvAddNewTaskToReadyList+0xd0>)
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d68:	4b1b      	ldr	r3, [pc, #108]	; (8003dd8 <prvAddNewTaskToReadyList+0xd4>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d903      	bls.n	8003d78 <prvAddNewTaskToReadyList+0x74>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d74:	4a18      	ldr	r2, [pc, #96]	; (8003dd8 <prvAddNewTaskToReadyList+0xd4>)
 8003d76:	6013      	str	r3, [r2, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	4a15      	ldr	r2, [pc, #84]	; (8003ddc <prvAddNewTaskToReadyList+0xd8>)
 8003d86:	441a      	add	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4610      	mov	r0, r2
 8003d90:	f7fe ff6f 	bl	8002c72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d94:	f001 fb4e 	bl	8005434 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d98:	4b0d      	ldr	r3, [pc, #52]	; (8003dd0 <prvAddNewTaskToReadyList+0xcc>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00e      	beq.n	8003dbe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003da0:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d207      	bcs.n	8003dbe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003dae:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <prvAddNewTaskToReadyList+0xdc>)
 8003db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003db4:	601a      	str	r2, [r3, #0]
 8003db6:	f3bf 8f4f 	dsb	sy
 8003dba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dbe:	bf00      	nop
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20000dc4 	.word	0x20000dc4
 8003dcc:	200008f0 	.word	0x200008f0
 8003dd0:	20000dd0 	.word	0x20000dd0
 8003dd4:	20000de0 	.word	0x20000de0
 8003dd8:	20000dcc 	.word	0x20000dcc
 8003ddc:	200008f4 	.word	0x200008f4
 8003de0:	e000ed04 	.word	0xe000ed04

08003de4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003dec:	2300      	movs	r3, #0
 8003dee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d017      	beq.n	8003e26 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003df6:	4b13      	ldr	r3, [pc, #76]	; (8003e44 <vTaskDelay+0x60>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <vTaskDelay+0x30>
	__asm volatile
 8003dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e02:	f383 8811 	msr	BASEPRI, r3
 8003e06:	f3bf 8f6f 	isb	sy
 8003e0a:	f3bf 8f4f 	dsb	sy
 8003e0e:	60bb      	str	r3, [r7, #8]
}
 8003e10:	bf00      	nop
 8003e12:	e7fe      	b.n	8003e12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003e14:	f000 f88a 	bl	8003f2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e18:	2100      	movs	r1, #0
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fe0c 	bl	8004a38 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e20:	f000 f892 	bl	8003f48 <xTaskResumeAll>
 8003e24:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d107      	bne.n	8003e3c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003e2c:	4b06      	ldr	r3, [pc, #24]	; (8003e48 <vTaskDelay+0x64>)
 8003e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e3c:	bf00      	nop
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	20000dec 	.word	0x20000dec
 8003e48:	e000ed04 	.word	0xe000ed04

08003e4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b08a      	sub	sp, #40	; 0x28
 8003e50:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e56:	2300      	movs	r3, #0
 8003e58:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e5a:	463a      	mov	r2, r7
 8003e5c:	1d39      	adds	r1, r7, #4
 8003e5e:	f107 0308 	add.w	r3, r7, #8
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7fe fea4 	bl	8002bb0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e68:	6839      	ldr	r1, [r7, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	9202      	str	r2, [sp, #8]
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	2300      	movs	r3, #0
 8003e74:	9300      	str	r3, [sp, #0]
 8003e76:	2300      	movs	r3, #0
 8003e78:	460a      	mov	r2, r1
 8003e7a:	4924      	ldr	r1, [pc, #144]	; (8003f0c <vTaskStartScheduler+0xc0>)
 8003e7c:	4824      	ldr	r0, [pc, #144]	; (8003f10 <vTaskStartScheduler+0xc4>)
 8003e7e:	f7ff fdf9 	bl	8003a74 <xTaskCreateStatic>
 8003e82:	4603      	mov	r3, r0
 8003e84:	4a23      	ldr	r2, [pc, #140]	; (8003f14 <vTaskStartScheduler+0xc8>)
 8003e86:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e88:	4b22      	ldr	r3, [pc, #136]	; (8003f14 <vTaskStartScheduler+0xc8>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d002      	beq.n	8003e96 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e90:	2301      	movs	r3, #1
 8003e92:	617b      	str	r3, [r7, #20]
 8003e94:	e001      	b.n	8003e9a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d102      	bne.n	8003ea6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003ea0:	f000 fe1e 	bl	8004ae0 <xTimerCreateTimerTask>
 8003ea4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d11b      	bne.n	8003ee4 <vTaskStartScheduler+0x98>
	__asm volatile
 8003eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb0:	f383 8811 	msr	BASEPRI, r3
 8003eb4:	f3bf 8f6f 	isb	sy
 8003eb8:	f3bf 8f4f 	dsb	sy
 8003ebc:	613b      	str	r3, [r7, #16]
}
 8003ebe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003ec0:	4b15      	ldr	r3, [pc, #84]	; (8003f18 <vTaskStartScheduler+0xcc>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	3354      	adds	r3, #84	; 0x54
 8003ec6:	4a15      	ldr	r2, [pc, #84]	; (8003f1c <vTaskStartScheduler+0xd0>)
 8003ec8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003eca:	4b15      	ldr	r3, [pc, #84]	; (8003f20 <vTaskStartScheduler+0xd4>)
 8003ecc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ed0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003ed2:	4b14      	ldr	r3, [pc, #80]	; (8003f24 <vTaskStartScheduler+0xd8>)
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ed8:	4b13      	ldr	r3, [pc, #76]	; (8003f28 <vTaskStartScheduler+0xdc>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ede:	f001 f9d7 	bl	8005290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ee2:	e00e      	b.n	8003f02 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eea:	d10a      	bne.n	8003f02 <vTaskStartScheduler+0xb6>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	60fb      	str	r3, [r7, #12]
}
 8003efe:	bf00      	nop
 8003f00:	e7fe      	b.n	8003f00 <vTaskStartScheduler+0xb4>
}
 8003f02:	bf00      	nop
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	08006bc0 	.word	0x08006bc0
 8003f10:	08004551 	.word	0x08004551
 8003f14:	20000de8 	.word	0x20000de8
 8003f18:	200008f0 	.word	0x200008f0
 8003f1c:	20000010 	.word	0x20000010
 8003f20:	20000de4 	.word	0x20000de4
 8003f24:	20000dd0 	.word	0x20000dd0
 8003f28:	20000dc8 	.word	0x20000dc8

08003f2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003f30:	4b04      	ldr	r3, [pc, #16]	; (8003f44 <vTaskSuspendAll+0x18>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	3301      	adds	r3, #1
 8003f36:	4a03      	ldr	r2, [pc, #12]	; (8003f44 <vTaskSuspendAll+0x18>)
 8003f38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003f3a:	bf00      	nop
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr
 8003f44:	20000dec 	.word	0x20000dec

08003f48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f52:	2300      	movs	r3, #0
 8003f54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f56:	4b42      	ldr	r3, [pc, #264]	; (8004060 <xTaskResumeAll+0x118>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10a      	bne.n	8003f74 <xTaskResumeAll+0x2c>
	__asm volatile
 8003f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f62:	f383 8811 	msr	BASEPRI, r3
 8003f66:	f3bf 8f6f 	isb	sy
 8003f6a:	f3bf 8f4f 	dsb	sy
 8003f6e:	603b      	str	r3, [r7, #0]
}
 8003f70:	bf00      	nop
 8003f72:	e7fe      	b.n	8003f72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f74:	f001 fa2e 	bl	80053d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f78:	4b39      	ldr	r3, [pc, #228]	; (8004060 <xTaskResumeAll+0x118>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	4a38      	ldr	r2, [pc, #224]	; (8004060 <xTaskResumeAll+0x118>)
 8003f80:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f82:	4b37      	ldr	r3, [pc, #220]	; (8004060 <xTaskResumeAll+0x118>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d162      	bne.n	8004050 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f8a:	4b36      	ldr	r3, [pc, #216]	; (8004064 <xTaskResumeAll+0x11c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d05e      	beq.n	8004050 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f92:	e02f      	b.n	8003ff4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f94:	4b34      	ldr	r3, [pc, #208]	; (8004068 <xTaskResumeAll+0x120>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	3318      	adds	r3, #24
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7fe fec3 	bl	8002d2c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	3304      	adds	r3, #4
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7fe febe 	bl	8002d2c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb4:	4b2d      	ldr	r3, [pc, #180]	; (800406c <xTaskResumeAll+0x124>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d903      	bls.n	8003fc4 <xTaskResumeAll+0x7c>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc0:	4a2a      	ldr	r2, [pc, #168]	; (800406c <xTaskResumeAll+0x124>)
 8003fc2:	6013      	str	r3, [r2, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fc8:	4613      	mov	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	4413      	add	r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	4a27      	ldr	r2, [pc, #156]	; (8004070 <xTaskResumeAll+0x128>)
 8003fd2:	441a      	add	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	3304      	adds	r3, #4
 8003fd8:	4619      	mov	r1, r3
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f7fe fe49 	bl	8002c72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fe4:	4b23      	ldr	r3, [pc, #140]	; (8004074 <xTaskResumeAll+0x12c>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d302      	bcc.n	8003ff4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003fee:	4b22      	ldr	r3, [pc, #136]	; (8004078 <xTaskResumeAll+0x130>)
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ff4:	4b1c      	ldr	r3, [pc, #112]	; (8004068 <xTaskResumeAll+0x120>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1cb      	bne.n	8003f94 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004002:	f000 fb5f 	bl	80046c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004006:	4b1d      	ldr	r3, [pc, #116]	; (800407c <xTaskResumeAll+0x134>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d010      	beq.n	8004034 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004012:	f000 f847 	bl	80040a4 <xTaskIncrementTick>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d002      	beq.n	8004022 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800401c:	4b16      	ldr	r3, [pc, #88]	; (8004078 <xTaskResumeAll+0x130>)
 800401e:	2201      	movs	r2, #1
 8004020:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	3b01      	subs	r3, #1
 8004026:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f1      	bne.n	8004012 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800402e:	4b13      	ldr	r3, [pc, #76]	; (800407c <xTaskResumeAll+0x134>)
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004034:	4b10      	ldr	r3, [pc, #64]	; (8004078 <xTaskResumeAll+0x130>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d009      	beq.n	8004050 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800403c:	2301      	movs	r3, #1
 800403e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004040:	4b0f      	ldr	r3, [pc, #60]	; (8004080 <xTaskResumeAll+0x138>)
 8004042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004050:	f001 f9f0 	bl	8005434 <vPortExitCritical>

	return xAlreadyYielded;
 8004054:	68bb      	ldr	r3, [r7, #8]
}
 8004056:	4618      	mov	r0, r3
 8004058:	3710      	adds	r7, #16
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	20000dec 	.word	0x20000dec
 8004064:	20000dc4 	.word	0x20000dc4
 8004068:	20000d84 	.word	0x20000d84
 800406c:	20000dcc 	.word	0x20000dcc
 8004070:	200008f4 	.word	0x200008f4
 8004074:	200008f0 	.word	0x200008f0
 8004078:	20000dd8 	.word	0x20000dd8
 800407c:	20000dd4 	.word	0x20000dd4
 8004080:	e000ed04 	.word	0xe000ed04

08004084 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800408a:	4b05      	ldr	r3, [pc, #20]	; (80040a0 <xTaskGetTickCount+0x1c>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004090:	687b      	ldr	r3, [r7, #4]
}
 8004092:	4618      	mov	r0, r3
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	20000dc8 	.word	0x20000dc8

080040a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b086      	sub	sp, #24
 80040a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80040aa:	2300      	movs	r3, #0
 80040ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040ae:	4b4f      	ldr	r3, [pc, #316]	; (80041ec <xTaskIncrementTick+0x148>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f040 808f 	bne.w	80041d6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80040b8:	4b4d      	ldr	r3, [pc, #308]	; (80041f0 <xTaskIncrementTick+0x14c>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	3301      	adds	r3, #1
 80040be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80040c0:	4a4b      	ldr	r2, [pc, #300]	; (80041f0 <xTaskIncrementTick+0x14c>)
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d120      	bne.n	800410e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80040cc:	4b49      	ldr	r3, [pc, #292]	; (80041f4 <xTaskIncrementTick+0x150>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d00a      	beq.n	80040ec <xTaskIncrementTick+0x48>
	__asm volatile
 80040d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040da:	f383 8811 	msr	BASEPRI, r3
 80040de:	f3bf 8f6f 	isb	sy
 80040e2:	f3bf 8f4f 	dsb	sy
 80040e6:	603b      	str	r3, [r7, #0]
}
 80040e8:	bf00      	nop
 80040ea:	e7fe      	b.n	80040ea <xTaskIncrementTick+0x46>
 80040ec:	4b41      	ldr	r3, [pc, #260]	; (80041f4 <xTaskIncrementTick+0x150>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	4b41      	ldr	r3, [pc, #260]	; (80041f8 <xTaskIncrementTick+0x154>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a3f      	ldr	r2, [pc, #252]	; (80041f4 <xTaskIncrementTick+0x150>)
 80040f8:	6013      	str	r3, [r2, #0]
 80040fa:	4a3f      	ldr	r2, [pc, #252]	; (80041f8 <xTaskIncrementTick+0x154>)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6013      	str	r3, [r2, #0]
 8004100:	4b3e      	ldr	r3, [pc, #248]	; (80041fc <xTaskIncrementTick+0x158>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	3301      	adds	r3, #1
 8004106:	4a3d      	ldr	r2, [pc, #244]	; (80041fc <xTaskIncrementTick+0x158>)
 8004108:	6013      	str	r3, [r2, #0]
 800410a:	f000 fadb 	bl	80046c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800410e:	4b3c      	ldr	r3, [pc, #240]	; (8004200 <xTaskIncrementTick+0x15c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	429a      	cmp	r2, r3
 8004116:	d349      	bcc.n	80041ac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004118:	4b36      	ldr	r3, [pc, #216]	; (80041f4 <xTaskIncrementTick+0x150>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d104      	bne.n	800412c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004122:	4b37      	ldr	r3, [pc, #220]	; (8004200 <xTaskIncrementTick+0x15c>)
 8004124:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004128:	601a      	str	r2, [r3, #0]
					break;
 800412a:	e03f      	b.n	80041ac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800412c:	4b31      	ldr	r3, [pc, #196]	; (80041f4 <xTaskIncrementTick+0x150>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800413c:	693a      	ldr	r2, [r7, #16]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	429a      	cmp	r2, r3
 8004142:	d203      	bcs.n	800414c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004144:	4a2e      	ldr	r2, [pc, #184]	; (8004200 <xTaskIncrementTick+0x15c>)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800414a:	e02f      	b.n	80041ac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	3304      	adds	r3, #4
 8004150:	4618      	mov	r0, r3
 8004152:	f7fe fdeb 	bl	8002d2c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415a:	2b00      	cmp	r3, #0
 800415c:	d004      	beq.n	8004168 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	3318      	adds	r3, #24
 8004162:	4618      	mov	r0, r3
 8004164:	f7fe fde2 	bl	8002d2c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800416c:	4b25      	ldr	r3, [pc, #148]	; (8004204 <xTaskIncrementTick+0x160>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	429a      	cmp	r2, r3
 8004172:	d903      	bls.n	800417c <xTaskIncrementTick+0xd8>
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004178:	4a22      	ldr	r2, [pc, #136]	; (8004204 <xTaskIncrementTick+0x160>)
 800417a:	6013      	str	r3, [r2, #0]
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004180:	4613      	mov	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4a1f      	ldr	r2, [pc, #124]	; (8004208 <xTaskIncrementTick+0x164>)
 800418a:	441a      	add	r2, r3
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	3304      	adds	r3, #4
 8004190:	4619      	mov	r1, r3
 8004192:	4610      	mov	r0, r2
 8004194:	f7fe fd6d 	bl	8002c72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800419c:	4b1b      	ldr	r3, [pc, #108]	; (800420c <xTaskIncrementTick+0x168>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d3b8      	bcc.n	8004118 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80041a6:	2301      	movs	r3, #1
 80041a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041aa:	e7b5      	b.n	8004118 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80041ac:	4b17      	ldr	r3, [pc, #92]	; (800420c <xTaskIncrementTick+0x168>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b2:	4915      	ldr	r1, [pc, #84]	; (8004208 <xTaskIncrementTick+0x164>)
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	440b      	add	r3, r1
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d901      	bls.n	80041c8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80041c4:	2301      	movs	r3, #1
 80041c6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80041c8:	4b11      	ldr	r3, [pc, #68]	; (8004210 <xTaskIncrementTick+0x16c>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d007      	beq.n	80041e0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80041d0:	2301      	movs	r3, #1
 80041d2:	617b      	str	r3, [r7, #20]
 80041d4:	e004      	b.n	80041e0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80041d6:	4b0f      	ldr	r3, [pc, #60]	; (8004214 <xTaskIncrementTick+0x170>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	3301      	adds	r3, #1
 80041dc:	4a0d      	ldr	r2, [pc, #52]	; (8004214 <xTaskIncrementTick+0x170>)
 80041de:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80041e0:	697b      	ldr	r3, [r7, #20]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3718      	adds	r7, #24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	20000dec 	.word	0x20000dec
 80041f0:	20000dc8 	.word	0x20000dc8
 80041f4:	20000d7c 	.word	0x20000d7c
 80041f8:	20000d80 	.word	0x20000d80
 80041fc:	20000ddc 	.word	0x20000ddc
 8004200:	20000de4 	.word	0x20000de4
 8004204:	20000dcc 	.word	0x20000dcc
 8004208:	200008f4 	.word	0x200008f4
 800420c:	200008f0 	.word	0x200008f0
 8004210:	20000dd8 	.word	0x20000dd8
 8004214:	20000dd4 	.word	0x20000dd4

08004218 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800421e:	4b2a      	ldr	r3, [pc, #168]	; (80042c8 <vTaskSwitchContext+0xb0>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d003      	beq.n	800422e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004226:	4b29      	ldr	r3, [pc, #164]	; (80042cc <vTaskSwitchContext+0xb4>)
 8004228:	2201      	movs	r2, #1
 800422a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800422c:	e046      	b.n	80042bc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800422e:	4b27      	ldr	r3, [pc, #156]	; (80042cc <vTaskSwitchContext+0xb4>)
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004234:	4b26      	ldr	r3, [pc, #152]	; (80042d0 <vTaskSwitchContext+0xb8>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	e010      	b.n	800425e <vTaskSwitchContext+0x46>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10a      	bne.n	8004258 <vTaskSwitchContext+0x40>
	__asm volatile
 8004242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004246:	f383 8811 	msr	BASEPRI, r3
 800424a:	f3bf 8f6f 	isb	sy
 800424e:	f3bf 8f4f 	dsb	sy
 8004252:	607b      	str	r3, [r7, #4]
}
 8004254:	bf00      	nop
 8004256:	e7fe      	b.n	8004256 <vTaskSwitchContext+0x3e>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	3b01      	subs	r3, #1
 800425c:	60fb      	str	r3, [r7, #12]
 800425e:	491d      	ldr	r1, [pc, #116]	; (80042d4 <vTaskSwitchContext+0xbc>)
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	4613      	mov	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d0e4      	beq.n	800423c <vTaskSwitchContext+0x24>
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	4613      	mov	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4a15      	ldr	r2, [pc, #84]	; (80042d4 <vTaskSwitchContext+0xbc>)
 800427e:	4413      	add	r3, r2
 8004280:	60bb      	str	r3, [r7, #8]
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	685a      	ldr	r2, [r3, #4]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	605a      	str	r2, [r3, #4]
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	3308      	adds	r3, #8
 8004294:	429a      	cmp	r2, r3
 8004296:	d104      	bne.n	80042a2 <vTaskSwitchContext+0x8a>
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	685a      	ldr	r2, [r3, #4]
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	4a0b      	ldr	r2, [pc, #44]	; (80042d8 <vTaskSwitchContext+0xc0>)
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	4a08      	ldr	r2, [pc, #32]	; (80042d0 <vTaskSwitchContext+0xb8>)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80042b2:	4b09      	ldr	r3, [pc, #36]	; (80042d8 <vTaskSwitchContext+0xc0>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	3354      	adds	r3, #84	; 0x54
 80042b8:	4a08      	ldr	r2, [pc, #32]	; (80042dc <vTaskSwitchContext+0xc4>)
 80042ba:	6013      	str	r3, [r2, #0]
}
 80042bc:	bf00      	nop
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	20000dec 	.word	0x20000dec
 80042cc:	20000dd8 	.word	0x20000dd8
 80042d0:	20000dcc 	.word	0x20000dcc
 80042d4:	200008f4 	.word	0x200008f4
 80042d8:	200008f0 	.word	0x200008f0
 80042dc:	20000010 	.word	0x20000010

080042e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10a      	bne.n	8004306 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80042f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042f4:	f383 8811 	msr	BASEPRI, r3
 80042f8:	f3bf 8f6f 	isb	sy
 80042fc:	f3bf 8f4f 	dsb	sy
 8004300:	60fb      	str	r3, [r7, #12]
}
 8004302:	bf00      	nop
 8004304:	e7fe      	b.n	8004304 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004306:	4b07      	ldr	r3, [pc, #28]	; (8004324 <vTaskPlaceOnEventList+0x44>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	3318      	adds	r3, #24
 800430c:	4619      	mov	r1, r3
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7fe fcd3 	bl	8002cba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004314:	2101      	movs	r1, #1
 8004316:	6838      	ldr	r0, [r7, #0]
 8004318:	f000 fb8e 	bl	8004a38 <prvAddCurrentTaskToDelayedList>
}
 800431c:	bf00      	nop
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	200008f0 	.word	0x200008f0

08004328 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004328:	b580      	push	{r7, lr}
 800432a:	b086      	sub	sp, #24
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10a      	bne.n	8004350 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800433a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800433e:	f383 8811 	msr	BASEPRI, r3
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	f3bf 8f4f 	dsb	sy
 800434a:	617b      	str	r3, [r7, #20]
}
 800434c:	bf00      	nop
 800434e:	e7fe      	b.n	800434e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004350:	4b0a      	ldr	r3, [pc, #40]	; (800437c <vTaskPlaceOnEventListRestricted+0x54>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	3318      	adds	r3, #24
 8004356:	4619      	mov	r1, r3
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f7fe fc8a 	bl	8002c72 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d002      	beq.n	800436a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004364:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004368:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800436a:	6879      	ldr	r1, [r7, #4]
 800436c:	68b8      	ldr	r0, [r7, #8]
 800436e:	f000 fb63 	bl	8004a38 <prvAddCurrentTaskToDelayedList>
	}
 8004372:	bf00      	nop
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	200008f0 	.word	0x200008f0

08004380 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10a      	bne.n	80043ac <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800439a:	f383 8811 	msr	BASEPRI, r3
 800439e:	f3bf 8f6f 	isb	sy
 80043a2:	f3bf 8f4f 	dsb	sy
 80043a6:	60fb      	str	r3, [r7, #12]
}
 80043a8:	bf00      	nop
 80043aa:	e7fe      	b.n	80043aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3318      	adds	r3, #24
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fe fcbb 	bl	8002d2c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043b6:	4b1e      	ldr	r3, [pc, #120]	; (8004430 <xTaskRemoveFromEventList+0xb0>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d11d      	bne.n	80043fa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	3304      	adds	r3, #4
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7fe fcb2 	bl	8002d2c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043cc:	4b19      	ldr	r3, [pc, #100]	; (8004434 <xTaskRemoveFromEventList+0xb4>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d903      	bls.n	80043dc <xTaskRemoveFromEventList+0x5c>
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d8:	4a16      	ldr	r2, [pc, #88]	; (8004434 <xTaskRemoveFromEventList+0xb4>)
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043e0:	4613      	mov	r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	4413      	add	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4a13      	ldr	r2, [pc, #76]	; (8004438 <xTaskRemoveFromEventList+0xb8>)
 80043ea:	441a      	add	r2, r3
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	3304      	adds	r3, #4
 80043f0:	4619      	mov	r1, r3
 80043f2:	4610      	mov	r0, r2
 80043f4:	f7fe fc3d 	bl	8002c72 <vListInsertEnd>
 80043f8:	e005      	b.n	8004406 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	3318      	adds	r3, #24
 80043fe:	4619      	mov	r1, r3
 8004400:	480e      	ldr	r0, [pc, #56]	; (800443c <xTaskRemoveFromEventList+0xbc>)
 8004402:	f7fe fc36 	bl	8002c72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800440a:	4b0d      	ldr	r3, [pc, #52]	; (8004440 <xTaskRemoveFromEventList+0xc0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004410:	429a      	cmp	r2, r3
 8004412:	d905      	bls.n	8004420 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004414:	2301      	movs	r3, #1
 8004416:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004418:	4b0a      	ldr	r3, [pc, #40]	; (8004444 <xTaskRemoveFromEventList+0xc4>)
 800441a:	2201      	movs	r2, #1
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	e001      	b.n	8004424 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004420:	2300      	movs	r3, #0
 8004422:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004424:	697b      	ldr	r3, [r7, #20]
}
 8004426:	4618      	mov	r0, r3
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000dec 	.word	0x20000dec
 8004434:	20000dcc 	.word	0x20000dcc
 8004438:	200008f4 	.word	0x200008f4
 800443c:	20000d84 	.word	0x20000d84
 8004440:	200008f0 	.word	0x200008f0
 8004444:	20000dd8 	.word	0x20000dd8

08004448 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004450:	4b06      	ldr	r3, [pc, #24]	; (800446c <vTaskInternalSetTimeOutState+0x24>)
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004458:	4b05      	ldr	r3, [pc, #20]	; (8004470 <vTaskInternalSetTimeOutState+0x28>)
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	605a      	str	r2, [r3, #4]
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr
 800446c:	20000ddc 	.word	0x20000ddc
 8004470:	20000dc8 	.word	0x20000dc8

08004474 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b088      	sub	sp, #32
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d10a      	bne.n	800449a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004488:	f383 8811 	msr	BASEPRI, r3
 800448c:	f3bf 8f6f 	isb	sy
 8004490:	f3bf 8f4f 	dsb	sy
 8004494:	613b      	str	r3, [r7, #16]
}
 8004496:	bf00      	nop
 8004498:	e7fe      	b.n	8004498 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d10a      	bne.n	80044b6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80044a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a4:	f383 8811 	msr	BASEPRI, r3
 80044a8:	f3bf 8f6f 	isb	sy
 80044ac:	f3bf 8f4f 	dsb	sy
 80044b0:	60fb      	str	r3, [r7, #12]
}
 80044b2:	bf00      	nop
 80044b4:	e7fe      	b.n	80044b4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80044b6:	f000 ff8d 	bl	80053d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80044ba:	4b1d      	ldr	r3, [pc, #116]	; (8004530 <xTaskCheckForTimeOut+0xbc>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044d2:	d102      	bne.n	80044da <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80044d4:	2300      	movs	r3, #0
 80044d6:	61fb      	str	r3, [r7, #28]
 80044d8:	e023      	b.n	8004522 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	4b15      	ldr	r3, [pc, #84]	; (8004534 <xTaskCheckForTimeOut+0xc0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d007      	beq.n	80044f6 <xTaskCheckForTimeOut+0x82>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d302      	bcc.n	80044f6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80044f0:	2301      	movs	r3, #1
 80044f2:	61fb      	str	r3, [r7, #28]
 80044f4:	e015      	b.n	8004522 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d20b      	bcs.n	8004518 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	1ad2      	subs	r2, r2, r3
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f7ff ff9b 	bl	8004448 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004512:	2300      	movs	r3, #0
 8004514:	61fb      	str	r3, [r7, #28]
 8004516:	e004      	b.n	8004522 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800451e:	2301      	movs	r3, #1
 8004520:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004522:	f000 ff87 	bl	8005434 <vPortExitCritical>

	return xReturn;
 8004526:	69fb      	ldr	r3, [r7, #28]
}
 8004528:	4618      	mov	r0, r3
 800452a:	3720      	adds	r7, #32
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}
 8004530:	20000dc8 	.word	0x20000dc8
 8004534:	20000ddc 	.word	0x20000ddc

08004538 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800453c:	4b03      	ldr	r3, [pc, #12]	; (800454c <vTaskMissedYield+0x14>)
 800453e:	2201      	movs	r2, #1
 8004540:	601a      	str	r2, [r3, #0]
}
 8004542:	bf00      	nop
 8004544:	46bd      	mov	sp, r7
 8004546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454a:	4770      	bx	lr
 800454c:	20000dd8 	.word	0x20000dd8

08004550 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b082      	sub	sp, #8
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004558:	f000 f852 	bl	8004600 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800455c:	4b06      	ldr	r3, [pc, #24]	; (8004578 <prvIdleTask+0x28>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d9f9      	bls.n	8004558 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004564:	4b05      	ldr	r3, [pc, #20]	; (800457c <prvIdleTask+0x2c>)
 8004566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800456a:	601a      	str	r2, [r3, #0]
 800456c:	f3bf 8f4f 	dsb	sy
 8004570:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004574:	e7f0      	b.n	8004558 <prvIdleTask+0x8>
 8004576:	bf00      	nop
 8004578:	200008f4 	.word	0x200008f4
 800457c:	e000ed04 	.word	0xe000ed04

08004580 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004586:	2300      	movs	r3, #0
 8004588:	607b      	str	r3, [r7, #4]
 800458a:	e00c      	b.n	80045a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	4613      	mov	r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	4413      	add	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	4a12      	ldr	r2, [pc, #72]	; (80045e0 <prvInitialiseTaskLists+0x60>)
 8004598:	4413      	add	r3, r2
 800459a:	4618      	mov	r0, r3
 800459c:	f7fe fb3c 	bl	8002c18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3301      	adds	r3, #1
 80045a4:	607b      	str	r3, [r7, #4]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b37      	cmp	r3, #55	; 0x37
 80045aa:	d9ef      	bls.n	800458c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80045ac:	480d      	ldr	r0, [pc, #52]	; (80045e4 <prvInitialiseTaskLists+0x64>)
 80045ae:	f7fe fb33 	bl	8002c18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80045b2:	480d      	ldr	r0, [pc, #52]	; (80045e8 <prvInitialiseTaskLists+0x68>)
 80045b4:	f7fe fb30 	bl	8002c18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80045b8:	480c      	ldr	r0, [pc, #48]	; (80045ec <prvInitialiseTaskLists+0x6c>)
 80045ba:	f7fe fb2d 	bl	8002c18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80045be:	480c      	ldr	r0, [pc, #48]	; (80045f0 <prvInitialiseTaskLists+0x70>)
 80045c0:	f7fe fb2a 	bl	8002c18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80045c4:	480b      	ldr	r0, [pc, #44]	; (80045f4 <prvInitialiseTaskLists+0x74>)
 80045c6:	f7fe fb27 	bl	8002c18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80045ca:	4b0b      	ldr	r3, [pc, #44]	; (80045f8 <prvInitialiseTaskLists+0x78>)
 80045cc:	4a05      	ldr	r2, [pc, #20]	; (80045e4 <prvInitialiseTaskLists+0x64>)
 80045ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80045d0:	4b0a      	ldr	r3, [pc, #40]	; (80045fc <prvInitialiseTaskLists+0x7c>)
 80045d2:	4a05      	ldr	r2, [pc, #20]	; (80045e8 <prvInitialiseTaskLists+0x68>)
 80045d4:	601a      	str	r2, [r3, #0]
}
 80045d6:	bf00      	nop
 80045d8:	3708      	adds	r7, #8
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	200008f4 	.word	0x200008f4
 80045e4:	20000d54 	.word	0x20000d54
 80045e8:	20000d68 	.word	0x20000d68
 80045ec:	20000d84 	.word	0x20000d84
 80045f0:	20000d98 	.word	0x20000d98
 80045f4:	20000db0 	.word	0x20000db0
 80045f8:	20000d7c 	.word	0x20000d7c
 80045fc:	20000d80 	.word	0x20000d80

08004600 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004606:	e019      	b.n	800463c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004608:	f000 fee4 	bl	80053d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800460c:	4b10      	ldr	r3, [pc, #64]	; (8004650 <prvCheckTasksWaitingTermination+0x50>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	3304      	adds	r3, #4
 8004618:	4618      	mov	r0, r3
 800461a:	f7fe fb87 	bl	8002d2c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800461e:	4b0d      	ldr	r3, [pc, #52]	; (8004654 <prvCheckTasksWaitingTermination+0x54>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	3b01      	subs	r3, #1
 8004624:	4a0b      	ldr	r2, [pc, #44]	; (8004654 <prvCheckTasksWaitingTermination+0x54>)
 8004626:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004628:	4b0b      	ldr	r3, [pc, #44]	; (8004658 <prvCheckTasksWaitingTermination+0x58>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	3b01      	subs	r3, #1
 800462e:	4a0a      	ldr	r2, [pc, #40]	; (8004658 <prvCheckTasksWaitingTermination+0x58>)
 8004630:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004632:	f000 feff 	bl	8005434 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f810 	bl	800465c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800463c:	4b06      	ldr	r3, [pc, #24]	; (8004658 <prvCheckTasksWaitingTermination+0x58>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d1e1      	bne.n	8004608 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004644:	bf00      	nop
 8004646:	bf00      	nop
 8004648:	3708      	adds	r7, #8
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	20000d98 	.word	0x20000d98
 8004654:	20000dc4 	.word	0x20000dc4
 8004658:	20000dac 	.word	0x20000dac

0800465c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	3354      	adds	r3, #84	; 0x54
 8004668:	4618      	mov	r0, r3
 800466a:	f001 fc29 	bl	8005ec0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004674:	2b00      	cmp	r3, #0
 8004676:	d108      	bne.n	800468a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467c:	4618      	mov	r0, r3
 800467e:	f001 f897 	bl	80057b0 <vPortFree>
				vPortFree( pxTCB );
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f001 f894 	bl	80057b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004688:	e018      	b.n	80046bc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004690:	2b01      	cmp	r3, #1
 8004692:	d103      	bne.n	800469c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f001 f88b 	bl	80057b0 <vPortFree>
	}
 800469a:	e00f      	b.n	80046bc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d00a      	beq.n	80046bc <prvDeleteTCB+0x60>
	__asm volatile
 80046a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046aa:	f383 8811 	msr	BASEPRI, r3
 80046ae:	f3bf 8f6f 	isb	sy
 80046b2:	f3bf 8f4f 	dsb	sy
 80046b6:	60fb      	str	r3, [r7, #12]
}
 80046b8:	bf00      	nop
 80046ba:	e7fe      	b.n	80046ba <prvDeleteTCB+0x5e>
	}
 80046bc:	bf00      	nop
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046ca:	4b0c      	ldr	r3, [pc, #48]	; (80046fc <prvResetNextTaskUnblockTime+0x38>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d104      	bne.n	80046de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046d4:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <prvResetNextTaskUnblockTime+0x3c>)
 80046d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046dc:	e008      	b.n	80046f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046de:	4b07      	ldr	r3, [pc, #28]	; (80046fc <prvResetNextTaskUnblockTime+0x38>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	4a04      	ldr	r2, [pc, #16]	; (8004700 <prvResetNextTaskUnblockTime+0x3c>)
 80046ee:	6013      	str	r3, [r2, #0]
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	20000d7c 	.word	0x20000d7c
 8004700:	20000de4 	.word	0x20000de4

08004704 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800470a:	4b05      	ldr	r3, [pc, #20]	; (8004720 <xTaskGetCurrentTaskHandle+0x1c>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8004710:	687b      	ldr	r3, [r7, #4]
	}
 8004712:	4618      	mov	r0, r3
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	200008f0 	.word	0x200008f0

08004724 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800472a:	4b0b      	ldr	r3, [pc, #44]	; (8004758 <xTaskGetSchedulerState+0x34>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d102      	bne.n	8004738 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004732:	2301      	movs	r3, #1
 8004734:	607b      	str	r3, [r7, #4]
 8004736:	e008      	b.n	800474a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004738:	4b08      	ldr	r3, [pc, #32]	; (800475c <xTaskGetSchedulerState+0x38>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d102      	bne.n	8004746 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004740:	2302      	movs	r3, #2
 8004742:	607b      	str	r3, [r7, #4]
 8004744:	e001      	b.n	800474a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004746:	2300      	movs	r3, #0
 8004748:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800474a:	687b      	ldr	r3, [r7, #4]
	}
 800474c:	4618      	mov	r0, r3
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr
 8004758:	20000dd0 	.word	0x20000dd0
 800475c:	20000dec 	.word	0x20000dec

08004760 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800476c:	2300      	movs	r3, #0
 800476e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d051      	beq.n	800481a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800477a:	4b2a      	ldr	r3, [pc, #168]	; (8004824 <xTaskPriorityInherit+0xc4>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004780:	429a      	cmp	r2, r3
 8004782:	d241      	bcs.n	8004808 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	2b00      	cmp	r3, #0
 800478a:	db06      	blt.n	800479a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800478c:	4b25      	ldr	r3, [pc, #148]	; (8004824 <xTaskPriorityInherit+0xc4>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004792:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	6959      	ldr	r1, [r3, #20]
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a2:	4613      	mov	r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	4a1f      	ldr	r2, [pc, #124]	; (8004828 <xTaskPriorityInherit+0xc8>)
 80047ac:	4413      	add	r3, r2
 80047ae:	4299      	cmp	r1, r3
 80047b0:	d122      	bne.n	80047f8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	3304      	adds	r3, #4
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7fe fab8 	bl	8002d2c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80047bc:	4b19      	ldr	r3, [pc, #100]	; (8004824 <xTaskPriorityInherit+0xc4>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047ca:	4b18      	ldr	r3, [pc, #96]	; (800482c <xTaskPriorityInherit+0xcc>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d903      	bls.n	80047da <xTaskPriorityInherit+0x7a>
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d6:	4a15      	ldr	r2, [pc, #84]	; (800482c <xTaskPriorityInherit+0xcc>)
 80047d8:	6013      	str	r3, [r2, #0]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047de:	4613      	mov	r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	4413      	add	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4a10      	ldr	r2, [pc, #64]	; (8004828 <xTaskPriorityInherit+0xc8>)
 80047e8:	441a      	add	r2, r3
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	3304      	adds	r3, #4
 80047ee:	4619      	mov	r1, r3
 80047f0:	4610      	mov	r0, r2
 80047f2:	f7fe fa3e 	bl	8002c72 <vListInsertEnd>
 80047f6:	e004      	b.n	8004802 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80047f8:	4b0a      	ldr	r3, [pc, #40]	; (8004824 <xTaskPriorityInherit+0xc4>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004802:	2301      	movs	r3, #1
 8004804:	60fb      	str	r3, [r7, #12]
 8004806:	e008      	b.n	800481a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800480c:	4b05      	ldr	r3, [pc, #20]	; (8004824 <xTaskPriorityInherit+0xc4>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004812:	429a      	cmp	r2, r3
 8004814:	d201      	bcs.n	800481a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004816:	2301      	movs	r3, #1
 8004818:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800481a:	68fb      	ldr	r3, [r7, #12]
	}
 800481c:	4618      	mov	r0, r3
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	200008f0 	.word	0x200008f0
 8004828:	200008f4 	.word	0x200008f4
 800482c:	20000dcc 	.word	0x20000dcc

08004830 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800483c:	2300      	movs	r3, #0
 800483e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d056      	beq.n	80048f4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004846:	4b2e      	ldr	r3, [pc, #184]	; (8004900 <xTaskPriorityDisinherit+0xd0>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	429a      	cmp	r2, r3
 800484e:	d00a      	beq.n	8004866 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	60fb      	str	r3, [r7, #12]
}
 8004862:	bf00      	nop
 8004864:	e7fe      	b.n	8004864 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800486a:	2b00      	cmp	r3, #0
 800486c:	d10a      	bne.n	8004884 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800486e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004872:	f383 8811 	msr	BASEPRI, r3
 8004876:	f3bf 8f6f 	isb	sy
 800487a:	f3bf 8f4f 	dsb	sy
 800487e:	60bb      	str	r3, [r7, #8]
}
 8004880:	bf00      	nop
 8004882:	e7fe      	b.n	8004882 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004888:	1e5a      	subs	r2, r3, #1
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004896:	429a      	cmp	r2, r3
 8004898:	d02c      	beq.n	80048f4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d128      	bne.n	80048f4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	3304      	adds	r3, #4
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7fe fa40 	bl	8002d2c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c4:	4b0f      	ldr	r3, [pc, #60]	; (8004904 <xTaskPriorityDisinherit+0xd4>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d903      	bls.n	80048d4 <xTaskPriorityDisinherit+0xa4>
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d0:	4a0c      	ldr	r2, [pc, #48]	; (8004904 <xTaskPriorityDisinherit+0xd4>)
 80048d2:	6013      	str	r3, [r2, #0]
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048d8:	4613      	mov	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	4413      	add	r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	4a09      	ldr	r2, [pc, #36]	; (8004908 <xTaskPriorityDisinherit+0xd8>)
 80048e2:	441a      	add	r2, r3
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	3304      	adds	r3, #4
 80048e8:	4619      	mov	r1, r3
 80048ea:	4610      	mov	r0, r2
 80048ec:	f7fe f9c1 	bl	8002c72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80048f0:	2301      	movs	r3, #1
 80048f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80048f4:	697b      	ldr	r3, [r7, #20]
	}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3718      	adds	r7, #24
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	200008f0 	.word	0x200008f0
 8004904:	20000dcc 	.word	0x20000dcc
 8004908:	200008f4 	.word	0x200008f4

0800490c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800490c:	b580      	push	{r7, lr}
 800490e:	b088      	sub	sp, #32
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800491a:	2301      	movs	r3, #1
 800491c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d06a      	beq.n	80049fa <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10a      	bne.n	8004942 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	60fb      	str	r3, [r7, #12]
}
 800493e:	bf00      	nop
 8004940:	e7fe      	b.n	8004940 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004946:	683a      	ldr	r2, [r7, #0]
 8004948:	429a      	cmp	r2, r3
 800494a:	d902      	bls.n	8004952 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	61fb      	str	r3, [r7, #28]
 8004950:	e002      	b.n	8004958 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004956:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800495c:	69fa      	ldr	r2, [r7, #28]
 800495e:	429a      	cmp	r2, r3
 8004960:	d04b      	beq.n	80049fa <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	429a      	cmp	r2, r3
 800496a:	d146      	bne.n	80049fa <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800496c:	4b25      	ldr	r3, [pc, #148]	; (8004a04 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	69ba      	ldr	r2, [r7, #24]
 8004972:	429a      	cmp	r2, r3
 8004974:	d10a      	bne.n	800498c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8004976:	f04f 0350 	mov.w	r3, #80	; 0x50
 800497a:	f383 8811 	msr	BASEPRI, r3
 800497e:	f3bf 8f6f 	isb	sy
 8004982:	f3bf 8f4f 	dsb	sy
 8004986:	60bb      	str	r3, [r7, #8]
}
 8004988:	bf00      	nop
 800498a:	e7fe      	b.n	800498a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004990:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	69fa      	ldr	r2, [r7, #28]
 8004996:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	2b00      	cmp	r3, #0
 800499e:	db04      	blt.n	80049aa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	6959      	ldr	r1, [r3, #20]
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	4613      	mov	r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	4413      	add	r3, r2
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	4a13      	ldr	r2, [pc, #76]	; (8004a08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80049ba:	4413      	add	r3, r2
 80049bc:	4299      	cmp	r1, r3
 80049be:	d11c      	bne.n	80049fa <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	3304      	adds	r3, #4
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fe f9b1 	bl	8002d2c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049ce:	4b0f      	ldr	r3, [pc, #60]	; (8004a0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d903      	bls.n	80049de <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049da:	4a0c      	ldr	r2, [pc, #48]	; (8004a0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049e2:	4613      	mov	r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4413      	add	r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	4a07      	ldr	r2, [pc, #28]	; (8004a08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80049ec:	441a      	add	r2, r3
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	3304      	adds	r3, #4
 80049f2:	4619      	mov	r1, r3
 80049f4:	4610      	mov	r0, r2
 80049f6:	f7fe f93c 	bl	8002c72 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80049fa:	bf00      	nop
 80049fc:	3720      	adds	r7, #32
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	200008f0 	.word	0x200008f0
 8004a08:	200008f4 	.word	0x200008f4
 8004a0c:	20000dcc 	.word	0x20000dcc

08004a10 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004a14:	4b07      	ldr	r3, [pc, #28]	; (8004a34 <pvTaskIncrementMutexHeldCount+0x24>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d004      	beq.n	8004a26 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004a1c:	4b05      	ldr	r3, [pc, #20]	; (8004a34 <pvTaskIncrementMutexHeldCount+0x24>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004a22:	3201      	adds	r2, #1
 8004a24:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8004a26:	4b03      	ldr	r3, [pc, #12]	; (8004a34 <pvTaskIncrementMutexHeldCount+0x24>)
 8004a28:	681b      	ldr	r3, [r3, #0]
	}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr
 8004a34:	200008f0 	.word	0x200008f0

08004a38 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004a42:	4b21      	ldr	r3, [pc, #132]	; (8004ac8 <prvAddCurrentTaskToDelayedList+0x90>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a48:	4b20      	ldr	r3, [pc, #128]	; (8004acc <prvAddCurrentTaskToDelayedList+0x94>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	3304      	adds	r3, #4
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f7fe f96c 	bl	8002d2c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a5a:	d10a      	bne.n	8004a72 <prvAddCurrentTaskToDelayedList+0x3a>
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d007      	beq.n	8004a72 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a62:	4b1a      	ldr	r3, [pc, #104]	; (8004acc <prvAddCurrentTaskToDelayedList+0x94>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3304      	adds	r3, #4
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4819      	ldr	r0, [pc, #100]	; (8004ad0 <prvAddCurrentTaskToDelayedList+0x98>)
 8004a6c:	f7fe f901 	bl	8002c72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004a70:	e026      	b.n	8004ac0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4413      	add	r3, r2
 8004a78:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004a7a:	4b14      	ldr	r3, [pc, #80]	; (8004acc <prvAddCurrentTaskToDelayedList+0x94>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d209      	bcs.n	8004a9e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a8a:	4b12      	ldr	r3, [pc, #72]	; (8004ad4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	4b0f      	ldr	r3, [pc, #60]	; (8004acc <prvAddCurrentTaskToDelayedList+0x94>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	3304      	adds	r3, #4
 8004a94:	4619      	mov	r1, r3
 8004a96:	4610      	mov	r0, r2
 8004a98:	f7fe f90f 	bl	8002cba <vListInsert>
}
 8004a9c:	e010      	b.n	8004ac0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a9e:	4b0e      	ldr	r3, [pc, #56]	; (8004ad8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	4b0a      	ldr	r3, [pc, #40]	; (8004acc <prvAddCurrentTaskToDelayedList+0x94>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	3304      	adds	r3, #4
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	4610      	mov	r0, r2
 8004aac:	f7fe f905 	bl	8002cba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004ab0:	4b0a      	ldr	r3, [pc, #40]	; (8004adc <prvAddCurrentTaskToDelayedList+0xa4>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d202      	bcs.n	8004ac0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004aba:	4a08      	ldr	r2, [pc, #32]	; (8004adc <prvAddCurrentTaskToDelayedList+0xa4>)
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	6013      	str	r3, [r2, #0]
}
 8004ac0:	bf00      	nop
 8004ac2:	3710      	adds	r7, #16
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	20000dc8 	.word	0x20000dc8
 8004acc:	200008f0 	.word	0x200008f0
 8004ad0:	20000db0 	.word	0x20000db0
 8004ad4:	20000d80 	.word	0x20000d80
 8004ad8:	20000d7c 	.word	0x20000d7c
 8004adc:	20000de4 	.word	0x20000de4

08004ae0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b08a      	sub	sp, #40	; 0x28
 8004ae4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004aea:	f000 fb07 	bl	80050fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004aee:	4b1c      	ldr	r3, [pc, #112]	; (8004b60 <xTimerCreateTimerTask+0x80>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d021      	beq.n	8004b3a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004af6:	2300      	movs	r3, #0
 8004af8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004afa:	2300      	movs	r3, #0
 8004afc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004afe:	1d3a      	adds	r2, r7, #4
 8004b00:	f107 0108 	add.w	r1, r7, #8
 8004b04:	f107 030c 	add.w	r3, r7, #12
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7fe f86b 	bl	8002be4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004b0e:	6879      	ldr	r1, [r7, #4]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	9202      	str	r2, [sp, #8]
 8004b16:	9301      	str	r3, [sp, #4]
 8004b18:	2302      	movs	r3, #2
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	460a      	mov	r2, r1
 8004b20:	4910      	ldr	r1, [pc, #64]	; (8004b64 <xTimerCreateTimerTask+0x84>)
 8004b22:	4811      	ldr	r0, [pc, #68]	; (8004b68 <xTimerCreateTimerTask+0x88>)
 8004b24:	f7fe ffa6 	bl	8003a74 <xTaskCreateStatic>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	4a10      	ldr	r2, [pc, #64]	; (8004b6c <xTimerCreateTimerTask+0x8c>)
 8004b2c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004b2e:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <xTimerCreateTimerTask+0x8c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d001      	beq.n	8004b3a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004b36:	2301      	movs	r3, #1
 8004b38:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d10a      	bne.n	8004b56 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b44:	f383 8811 	msr	BASEPRI, r3
 8004b48:	f3bf 8f6f 	isb	sy
 8004b4c:	f3bf 8f4f 	dsb	sy
 8004b50:	613b      	str	r3, [r7, #16]
}
 8004b52:	bf00      	nop
 8004b54:	e7fe      	b.n	8004b54 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004b56:	697b      	ldr	r3, [r7, #20]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3718      	adds	r7, #24
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	20000e20 	.word	0x20000e20
 8004b64:	08006bc8 	.word	0x08006bc8
 8004b68:	08004ca5 	.word	0x08004ca5
 8004b6c:	20000e24 	.word	0x20000e24

08004b70 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b08a      	sub	sp, #40	; 0x28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d10a      	bne.n	8004b9e <xTimerGenericCommand+0x2e>
	__asm volatile
 8004b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8c:	f383 8811 	msr	BASEPRI, r3
 8004b90:	f3bf 8f6f 	isb	sy
 8004b94:	f3bf 8f4f 	dsb	sy
 8004b98:	623b      	str	r3, [r7, #32]
}
 8004b9a:	bf00      	nop
 8004b9c:	e7fe      	b.n	8004b9c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004b9e:	4b1a      	ldr	r3, [pc, #104]	; (8004c08 <xTimerGenericCommand+0x98>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d02a      	beq.n	8004bfc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	2b05      	cmp	r3, #5
 8004bb6:	dc18      	bgt.n	8004bea <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004bb8:	f7ff fdb4 	bl	8004724 <xTaskGetSchedulerState>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d109      	bne.n	8004bd6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004bc2:	4b11      	ldr	r3, [pc, #68]	; (8004c08 <xTimerGenericCommand+0x98>)
 8004bc4:	6818      	ldr	r0, [r3, #0]
 8004bc6:	f107 0110 	add.w	r1, r7, #16
 8004bca:	2300      	movs	r3, #0
 8004bcc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bce:	f7fe fa45 	bl	800305c <xQueueGenericSend>
 8004bd2:	6278      	str	r0, [r7, #36]	; 0x24
 8004bd4:	e012      	b.n	8004bfc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004bd6:	4b0c      	ldr	r3, [pc, #48]	; (8004c08 <xTimerGenericCommand+0x98>)
 8004bd8:	6818      	ldr	r0, [r3, #0]
 8004bda:	f107 0110 	add.w	r1, r7, #16
 8004bde:	2300      	movs	r3, #0
 8004be0:	2200      	movs	r2, #0
 8004be2:	f7fe fa3b 	bl	800305c <xQueueGenericSend>
 8004be6:	6278      	str	r0, [r7, #36]	; 0x24
 8004be8:	e008      	b.n	8004bfc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004bea:	4b07      	ldr	r3, [pc, #28]	; (8004c08 <xTimerGenericCommand+0x98>)
 8004bec:	6818      	ldr	r0, [r3, #0]
 8004bee:	f107 0110 	add.w	r1, r7, #16
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	683a      	ldr	r2, [r7, #0]
 8004bf6:	f7fe fb2f 	bl	8003258 <xQueueGenericSendFromISR>
 8004bfa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3728      	adds	r7, #40	; 0x28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	20000e20 	.word	0x20000e20

08004c0c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b088      	sub	sp, #32
 8004c10:	af02      	add	r7, sp, #8
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c16:	4b22      	ldr	r3, [pc, #136]	; (8004ca0 <prvProcessExpiredTimer+0x94>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	3304      	adds	r3, #4
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7fe f881 	bl	8002d2c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c30:	f003 0304 	and.w	r3, r3, #4
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d022      	beq.n	8004c7e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	699a      	ldr	r2, [r3, #24]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	18d1      	adds	r1, r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	6978      	ldr	r0, [r7, #20]
 8004c46:	f000 f8d1 	bl	8004dec <prvInsertTimerInActiveList>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d01f      	beq.n	8004c90 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004c50:	2300      	movs	r3, #0
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	2300      	movs	r3, #0
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	2100      	movs	r1, #0
 8004c5a:	6978      	ldr	r0, [r7, #20]
 8004c5c:	f7ff ff88 	bl	8004b70 <xTimerGenericCommand>
 8004c60:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d113      	bne.n	8004c90 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c6c:	f383 8811 	msr	BASEPRI, r3
 8004c70:	f3bf 8f6f 	isb	sy
 8004c74:	f3bf 8f4f 	dsb	sy
 8004c78:	60fb      	str	r3, [r7, #12]
}
 8004c7a:	bf00      	nop
 8004c7c:	e7fe      	b.n	8004c7c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c84:	f023 0301 	bic.w	r3, r3, #1
 8004c88:	b2da      	uxtb	r2, r3
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	6978      	ldr	r0, [r7, #20]
 8004c96:	4798      	blx	r3
}
 8004c98:	bf00      	nop
 8004c9a:	3718      	adds	r7, #24
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	20000e18 	.word	0x20000e18

08004ca4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004cac:	f107 0308 	add.w	r3, r7, #8
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f000 f857 	bl	8004d64 <prvGetNextExpireTime>
 8004cb6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	4619      	mov	r1, r3
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f000 f803 	bl	8004cc8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004cc2:	f000 f8d5 	bl	8004e70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004cc6:	e7f1      	b.n	8004cac <prvTimerTask+0x8>

08004cc8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b084      	sub	sp, #16
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004cd2:	f7ff f92b 	bl	8003f2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004cd6:	f107 0308 	add.w	r3, r7, #8
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 f866 	bl	8004dac <prvSampleTimeNow>
 8004ce0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d130      	bne.n	8004d4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10a      	bne.n	8004d04 <prvProcessTimerOrBlockTask+0x3c>
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d806      	bhi.n	8004d04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004cf6:	f7ff f927 	bl	8003f48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004cfa:	68f9      	ldr	r1, [r7, #12]
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f7ff ff85 	bl	8004c0c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004d02:	e024      	b.n	8004d4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d008      	beq.n	8004d1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004d0a:	4b13      	ldr	r3, [pc, #76]	; (8004d58 <prvProcessTimerOrBlockTask+0x90>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d101      	bne.n	8004d18 <prvProcessTimerOrBlockTask+0x50>
 8004d14:	2301      	movs	r3, #1
 8004d16:	e000      	b.n	8004d1a <prvProcessTimerOrBlockTask+0x52>
 8004d18:	2300      	movs	r3, #0
 8004d1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004d1c:	4b0f      	ldr	r3, [pc, #60]	; (8004d5c <prvProcessTimerOrBlockTask+0x94>)
 8004d1e:	6818      	ldr	r0, [r3, #0]
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	4619      	mov	r1, r3
 8004d2a:	f7fe fe6f 	bl	8003a0c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004d2e:	f7ff f90b 	bl	8003f48 <xTaskResumeAll>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10a      	bne.n	8004d4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004d38:	4b09      	ldr	r3, [pc, #36]	; (8004d60 <prvProcessTimerOrBlockTask+0x98>)
 8004d3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	f3bf 8f4f 	dsb	sy
 8004d44:	f3bf 8f6f 	isb	sy
}
 8004d48:	e001      	b.n	8004d4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004d4a:	f7ff f8fd 	bl	8003f48 <xTaskResumeAll>
}
 8004d4e:	bf00      	nop
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	20000e1c 	.word	0x20000e1c
 8004d5c:	20000e20 	.word	0x20000e20
 8004d60:	e000ed04 	.word	0xe000ed04

08004d64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004d6c:	4b0e      	ldr	r3, [pc, #56]	; (8004da8 <prvGetNextExpireTime+0x44>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d101      	bne.n	8004d7a <prvGetNextExpireTime+0x16>
 8004d76:	2201      	movs	r2, #1
 8004d78:	e000      	b.n	8004d7c <prvGetNextExpireTime+0x18>
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d105      	bne.n	8004d94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d88:	4b07      	ldr	r3, [pc, #28]	; (8004da8 <prvGetNextExpireTime+0x44>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	e001      	b.n	8004d98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004d94:	2300      	movs	r3, #0
 8004d96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004d98:	68fb      	ldr	r3, [r7, #12]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3714      	adds	r7, #20
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	20000e18 	.word	0x20000e18

08004dac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004db4:	f7ff f966 	bl	8004084 <xTaskGetTickCount>
 8004db8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004dba:	4b0b      	ldr	r3, [pc, #44]	; (8004de8 <prvSampleTimeNow+0x3c>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d205      	bcs.n	8004dd0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004dc4:	f000 f936 	bl	8005034 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	e002      	b.n	8004dd6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004dd6:	4a04      	ldr	r2, [pc, #16]	; (8004de8 <prvSampleTimeNow+0x3c>)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	20000e28 	.word	0x20000e28

08004dec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b086      	sub	sp, #24
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
 8004df8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d812      	bhi.n	8004e38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	1ad2      	subs	r2, r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d302      	bcc.n	8004e26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004e20:	2301      	movs	r3, #1
 8004e22:	617b      	str	r3, [r7, #20]
 8004e24:	e01b      	b.n	8004e5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004e26:	4b10      	ldr	r3, [pc, #64]	; (8004e68 <prvInsertTimerInActiveList+0x7c>)
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	3304      	adds	r3, #4
 8004e2e:	4619      	mov	r1, r3
 8004e30:	4610      	mov	r0, r2
 8004e32:	f7fd ff42 	bl	8002cba <vListInsert>
 8004e36:	e012      	b.n	8004e5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d206      	bcs.n	8004e4e <prvInsertTimerInActiveList+0x62>
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d302      	bcc.n	8004e4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	617b      	str	r3, [r7, #20]
 8004e4c:	e007      	b.n	8004e5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e4e:	4b07      	ldr	r3, [pc, #28]	; (8004e6c <prvInsertTimerInActiveList+0x80>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	3304      	adds	r3, #4
 8004e56:	4619      	mov	r1, r3
 8004e58:	4610      	mov	r0, r2
 8004e5a:	f7fd ff2e 	bl	8002cba <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004e5e:	697b      	ldr	r3, [r7, #20]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3718      	adds	r7, #24
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	20000e1c 	.word	0x20000e1c
 8004e6c:	20000e18 	.word	0x20000e18

08004e70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08e      	sub	sp, #56	; 0x38
 8004e74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004e76:	e0ca      	b.n	800500e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	da18      	bge.n	8004eb0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004e7e:	1d3b      	adds	r3, r7, #4
 8004e80:	3304      	adds	r3, #4
 8004e82:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d10a      	bne.n	8004ea0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e8e:	f383 8811 	msr	BASEPRI, r3
 8004e92:	f3bf 8f6f 	isb	sy
 8004e96:	f3bf 8f4f 	dsb	sy
 8004e9a:	61fb      	str	r3, [r7, #28]
}
 8004e9c:	bf00      	nop
 8004e9e:	e7fe      	b.n	8004e9e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ea6:	6850      	ldr	r0, [r2, #4]
 8004ea8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004eaa:	6892      	ldr	r2, [r2, #8]
 8004eac:	4611      	mov	r1, r2
 8004eae:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	f2c0 80aa 	blt.w	800500c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d004      	beq.n	8004ece <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec6:	3304      	adds	r3, #4
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f7fd ff2f 	bl	8002d2c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ece:	463b      	mov	r3, r7
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7ff ff6b 	bl	8004dac <prvSampleTimeNow>
 8004ed6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b09      	cmp	r3, #9
 8004edc:	f200 8097 	bhi.w	800500e <prvProcessReceivedCommands+0x19e>
 8004ee0:	a201      	add	r2, pc, #4	; (adr r2, 8004ee8 <prvProcessReceivedCommands+0x78>)
 8004ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ee6:	bf00      	nop
 8004ee8:	08004f11 	.word	0x08004f11
 8004eec:	08004f11 	.word	0x08004f11
 8004ef0:	08004f11 	.word	0x08004f11
 8004ef4:	08004f85 	.word	0x08004f85
 8004ef8:	08004f99 	.word	0x08004f99
 8004efc:	08004fe3 	.word	0x08004fe3
 8004f00:	08004f11 	.word	0x08004f11
 8004f04:	08004f11 	.word	0x08004f11
 8004f08:	08004f85 	.word	0x08004f85
 8004f0c:	08004f99 	.word	0x08004f99
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f16:	f043 0301 	orr.w	r3, r3, #1
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f26:	699b      	ldr	r3, [r3, #24]
 8004f28:	18d1      	adds	r1, r2, r3
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f30:	f7ff ff5c 	bl	8004dec <prvInsertTimerInActiveList>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d069      	beq.n	800500e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f40:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004f42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f48:	f003 0304 	and.w	r3, r3, #4
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d05e      	beq.n	800500e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	441a      	add	r2, r3
 8004f58:	2300      	movs	r3, #0
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	2100      	movs	r1, #0
 8004f60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004f62:	f7ff fe05 	bl	8004b70 <xTimerGenericCommand>
 8004f66:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004f68:	6a3b      	ldr	r3, [r7, #32]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d14f      	bne.n	800500e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f72:	f383 8811 	msr	BASEPRI, r3
 8004f76:	f3bf 8f6f 	isb	sy
 8004f7a:	f3bf 8f4f 	dsb	sy
 8004f7e:	61bb      	str	r3, [r7, #24]
}
 8004f80:	bf00      	nop
 8004f82:	e7fe      	b.n	8004f82 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f86:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f8a:	f023 0301 	bic.w	r3, r3, #1
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f92:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004f96:	e03a      	b.n	800500e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f9e:	f043 0301 	orr.w	r3, r3, #1
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fae:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d10a      	bne.n	8004fce <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fbc:	f383 8811 	msr	BASEPRI, r3
 8004fc0:	f3bf 8f6f 	isb	sy
 8004fc4:	f3bf 8f4f 	dsb	sy
 8004fc8:	617b      	str	r3, [r7, #20]
}
 8004fca:	bf00      	nop
 8004fcc:	e7fe      	b.n	8004fcc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd0:	699a      	ldr	r2, [r3, #24]
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd4:	18d1      	adds	r1, r2, r3
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004fdc:	f7ff ff06 	bl	8004dec <prvInsertTimerInActiveList>
					break;
 8004fe0:	e015      	b.n	800500e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004fe8:	f003 0302 	and.w	r3, r3, #2
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d103      	bne.n	8004ff8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004ff0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ff2:	f000 fbdd 	bl	80057b0 <vPortFree>
 8004ff6:	e00a      	b.n	800500e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ffa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ffe:	f023 0301 	bic.w	r3, r3, #1
 8005002:	b2da      	uxtb	r2, r3
 8005004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005006:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800500a:	e000      	b.n	800500e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800500c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800500e:	4b08      	ldr	r3, [pc, #32]	; (8005030 <prvProcessReceivedCommands+0x1c0>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	1d39      	adds	r1, r7, #4
 8005014:	2200      	movs	r2, #0
 8005016:	4618      	mov	r0, r3
 8005018:	f7fe f9ba 	bl	8003390 <xQueueReceive>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	f47f af2a 	bne.w	8004e78 <prvProcessReceivedCommands+0x8>
	}
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop
 8005028:	3730      	adds	r7, #48	; 0x30
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000e20 	.word	0x20000e20

08005034 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b088      	sub	sp, #32
 8005038:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800503a:	e048      	b.n	80050ce <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800503c:	4b2d      	ldr	r3, [pc, #180]	; (80050f4 <prvSwitchTimerLists+0xc0>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005046:	4b2b      	ldr	r3, [pc, #172]	; (80050f4 <prvSwitchTimerLists+0xc0>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	3304      	adds	r3, #4
 8005054:	4618      	mov	r0, r3
 8005056:	f7fd fe69 	bl	8002d2c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005068:	f003 0304 	and.w	r3, r3, #4
 800506c:	2b00      	cmp	r3, #0
 800506e:	d02e      	beq.n	80050ce <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	4413      	add	r3, r2
 8005078:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	429a      	cmp	r2, r3
 8005080:	d90e      	bls.n	80050a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800508e:	4b19      	ldr	r3, [pc, #100]	; (80050f4 <prvSwitchTimerLists+0xc0>)
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	3304      	adds	r3, #4
 8005096:	4619      	mov	r1, r3
 8005098:	4610      	mov	r0, r2
 800509a:	f7fd fe0e 	bl	8002cba <vListInsert>
 800509e:	e016      	b.n	80050ce <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80050a0:	2300      	movs	r3, #0
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	2300      	movs	r3, #0
 80050a6:	693a      	ldr	r2, [r7, #16]
 80050a8:	2100      	movs	r1, #0
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f7ff fd60 	bl	8004b70 <xTimerGenericCommand>
 80050b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d10a      	bne.n	80050ce <prvSwitchTimerLists+0x9a>
	__asm volatile
 80050b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050bc:	f383 8811 	msr	BASEPRI, r3
 80050c0:	f3bf 8f6f 	isb	sy
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	603b      	str	r3, [r7, #0]
}
 80050ca:	bf00      	nop
 80050cc:	e7fe      	b.n	80050cc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80050ce:	4b09      	ldr	r3, [pc, #36]	; (80050f4 <prvSwitchTimerLists+0xc0>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1b1      	bne.n	800503c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80050d8:	4b06      	ldr	r3, [pc, #24]	; (80050f4 <prvSwitchTimerLists+0xc0>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80050de:	4b06      	ldr	r3, [pc, #24]	; (80050f8 <prvSwitchTimerLists+0xc4>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a04      	ldr	r2, [pc, #16]	; (80050f4 <prvSwitchTimerLists+0xc0>)
 80050e4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80050e6:	4a04      	ldr	r2, [pc, #16]	; (80050f8 <prvSwitchTimerLists+0xc4>)
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	6013      	str	r3, [r2, #0]
}
 80050ec:	bf00      	nop
 80050ee:	3718      	adds	r7, #24
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	20000e18 	.word	0x20000e18
 80050f8:	20000e1c 	.word	0x20000e1c

080050fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005102:	f000 f967 	bl	80053d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005106:	4b15      	ldr	r3, [pc, #84]	; (800515c <prvCheckForValidListAndQueue+0x60>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d120      	bne.n	8005150 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800510e:	4814      	ldr	r0, [pc, #80]	; (8005160 <prvCheckForValidListAndQueue+0x64>)
 8005110:	f7fd fd82 	bl	8002c18 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005114:	4813      	ldr	r0, [pc, #76]	; (8005164 <prvCheckForValidListAndQueue+0x68>)
 8005116:	f7fd fd7f 	bl	8002c18 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800511a:	4b13      	ldr	r3, [pc, #76]	; (8005168 <prvCheckForValidListAndQueue+0x6c>)
 800511c:	4a10      	ldr	r2, [pc, #64]	; (8005160 <prvCheckForValidListAndQueue+0x64>)
 800511e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005120:	4b12      	ldr	r3, [pc, #72]	; (800516c <prvCheckForValidListAndQueue+0x70>)
 8005122:	4a10      	ldr	r2, [pc, #64]	; (8005164 <prvCheckForValidListAndQueue+0x68>)
 8005124:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005126:	2300      	movs	r3, #0
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	4b11      	ldr	r3, [pc, #68]	; (8005170 <prvCheckForValidListAndQueue+0x74>)
 800512c:	4a11      	ldr	r2, [pc, #68]	; (8005174 <prvCheckForValidListAndQueue+0x78>)
 800512e:	2110      	movs	r1, #16
 8005130:	200a      	movs	r0, #10
 8005132:	f7fd fe8d 	bl	8002e50 <xQueueGenericCreateStatic>
 8005136:	4603      	mov	r3, r0
 8005138:	4a08      	ldr	r2, [pc, #32]	; (800515c <prvCheckForValidListAndQueue+0x60>)
 800513a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800513c:	4b07      	ldr	r3, [pc, #28]	; (800515c <prvCheckForValidListAndQueue+0x60>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d005      	beq.n	8005150 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005144:	4b05      	ldr	r3, [pc, #20]	; (800515c <prvCheckForValidListAndQueue+0x60>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	490b      	ldr	r1, [pc, #44]	; (8005178 <prvCheckForValidListAndQueue+0x7c>)
 800514a:	4618      	mov	r0, r3
 800514c:	f7fe fc34 	bl	80039b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005150:	f000 f970 	bl	8005434 <vPortExitCritical>
}
 8005154:	bf00      	nop
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000e20 	.word	0x20000e20
 8005160:	20000df0 	.word	0x20000df0
 8005164:	20000e04 	.word	0x20000e04
 8005168:	20000e18 	.word	0x20000e18
 800516c:	20000e1c 	.word	0x20000e1c
 8005170:	20000ecc 	.word	0x20000ecc
 8005174:	20000e2c 	.word	0x20000e2c
 8005178:	08006bd0 	.word	0x08006bd0

0800517c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	3b04      	subs	r3, #4
 800518c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005194:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	3b04      	subs	r3, #4
 800519a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	f023 0201 	bic.w	r2, r3, #1
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	3b04      	subs	r3, #4
 80051aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80051ac:	4a0c      	ldr	r2, [pc, #48]	; (80051e0 <pxPortInitialiseStack+0x64>)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	3b14      	subs	r3, #20
 80051b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	3b04      	subs	r3, #4
 80051c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f06f 0202 	mvn.w	r2, #2
 80051ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	3b20      	subs	r3, #32
 80051d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80051d2:	68fb      	ldr	r3, [r7, #12]
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	3714      	adds	r7, #20
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	080051e5 	.word	0x080051e5

080051e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80051ea:	2300      	movs	r3, #0
 80051ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80051ee:	4b12      	ldr	r3, [pc, #72]	; (8005238 <prvTaskExitError+0x54>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051f6:	d00a      	beq.n	800520e <prvTaskExitError+0x2a>
	__asm volatile
 80051f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051fc:	f383 8811 	msr	BASEPRI, r3
 8005200:	f3bf 8f6f 	isb	sy
 8005204:	f3bf 8f4f 	dsb	sy
 8005208:	60fb      	str	r3, [r7, #12]
}
 800520a:	bf00      	nop
 800520c:	e7fe      	b.n	800520c <prvTaskExitError+0x28>
	__asm volatile
 800520e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005212:	f383 8811 	msr	BASEPRI, r3
 8005216:	f3bf 8f6f 	isb	sy
 800521a:	f3bf 8f4f 	dsb	sy
 800521e:	60bb      	str	r3, [r7, #8]
}
 8005220:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005222:	bf00      	nop
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d0fc      	beq.n	8005224 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800522a:	bf00      	nop
 800522c:	bf00      	nop
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr
 8005238:	2000000c 	.word	0x2000000c
 800523c:	00000000 	.word	0x00000000

08005240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005240:	4b07      	ldr	r3, [pc, #28]	; (8005260 <pxCurrentTCBConst2>)
 8005242:	6819      	ldr	r1, [r3, #0]
 8005244:	6808      	ldr	r0, [r1, #0]
 8005246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800524a:	f380 8809 	msr	PSP, r0
 800524e:	f3bf 8f6f 	isb	sy
 8005252:	f04f 0000 	mov.w	r0, #0
 8005256:	f380 8811 	msr	BASEPRI, r0
 800525a:	4770      	bx	lr
 800525c:	f3af 8000 	nop.w

08005260 <pxCurrentTCBConst2>:
 8005260:	200008f0 	.word	0x200008f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005264:	bf00      	nop
 8005266:	bf00      	nop

08005268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005268:	4808      	ldr	r0, [pc, #32]	; (800528c <prvPortStartFirstTask+0x24>)
 800526a:	6800      	ldr	r0, [r0, #0]
 800526c:	6800      	ldr	r0, [r0, #0]
 800526e:	f380 8808 	msr	MSP, r0
 8005272:	f04f 0000 	mov.w	r0, #0
 8005276:	f380 8814 	msr	CONTROL, r0
 800527a:	b662      	cpsie	i
 800527c:	b661      	cpsie	f
 800527e:	f3bf 8f4f 	dsb	sy
 8005282:	f3bf 8f6f 	isb	sy
 8005286:	df00      	svc	0
 8005288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800528a:	bf00      	nop
 800528c:	e000ed08 	.word	0xe000ed08

08005290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005296:	4b46      	ldr	r3, [pc, #280]	; (80053b0 <xPortStartScheduler+0x120>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a46      	ldr	r2, [pc, #280]	; (80053b4 <xPortStartScheduler+0x124>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d10a      	bne.n	80052b6 <xPortStartScheduler+0x26>
	__asm volatile
 80052a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a4:	f383 8811 	msr	BASEPRI, r3
 80052a8:	f3bf 8f6f 	isb	sy
 80052ac:	f3bf 8f4f 	dsb	sy
 80052b0:	613b      	str	r3, [r7, #16]
}
 80052b2:	bf00      	nop
 80052b4:	e7fe      	b.n	80052b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80052b6:	4b3e      	ldr	r3, [pc, #248]	; (80053b0 <xPortStartScheduler+0x120>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a3f      	ldr	r2, [pc, #252]	; (80053b8 <xPortStartScheduler+0x128>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d10a      	bne.n	80052d6 <xPortStartScheduler+0x46>
	__asm volatile
 80052c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	60fb      	str	r3, [r7, #12]
}
 80052d2:	bf00      	nop
 80052d4:	e7fe      	b.n	80052d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80052d6:	4b39      	ldr	r3, [pc, #228]	; (80053bc <xPortStartScheduler+0x12c>)
 80052d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	22ff      	movs	r2, #255	; 0xff
 80052e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80052f0:	78fb      	ldrb	r3, [r7, #3]
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80052f8:	b2da      	uxtb	r2, r3
 80052fa:	4b31      	ldr	r3, [pc, #196]	; (80053c0 <xPortStartScheduler+0x130>)
 80052fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80052fe:	4b31      	ldr	r3, [pc, #196]	; (80053c4 <xPortStartScheduler+0x134>)
 8005300:	2207      	movs	r2, #7
 8005302:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005304:	e009      	b.n	800531a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005306:	4b2f      	ldr	r3, [pc, #188]	; (80053c4 <xPortStartScheduler+0x134>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	3b01      	subs	r3, #1
 800530c:	4a2d      	ldr	r2, [pc, #180]	; (80053c4 <xPortStartScheduler+0x134>)
 800530e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005310:	78fb      	ldrb	r3, [r7, #3]
 8005312:	b2db      	uxtb	r3, r3
 8005314:	005b      	lsls	r3, r3, #1
 8005316:	b2db      	uxtb	r3, r3
 8005318:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800531a:	78fb      	ldrb	r3, [r7, #3]
 800531c:	b2db      	uxtb	r3, r3
 800531e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005322:	2b80      	cmp	r3, #128	; 0x80
 8005324:	d0ef      	beq.n	8005306 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005326:	4b27      	ldr	r3, [pc, #156]	; (80053c4 <xPortStartScheduler+0x134>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f1c3 0307 	rsb	r3, r3, #7
 800532e:	2b04      	cmp	r3, #4
 8005330:	d00a      	beq.n	8005348 <xPortStartScheduler+0xb8>
	__asm volatile
 8005332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005336:	f383 8811 	msr	BASEPRI, r3
 800533a:	f3bf 8f6f 	isb	sy
 800533e:	f3bf 8f4f 	dsb	sy
 8005342:	60bb      	str	r3, [r7, #8]
}
 8005344:	bf00      	nop
 8005346:	e7fe      	b.n	8005346 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005348:	4b1e      	ldr	r3, [pc, #120]	; (80053c4 <xPortStartScheduler+0x134>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	021b      	lsls	r3, r3, #8
 800534e:	4a1d      	ldr	r2, [pc, #116]	; (80053c4 <xPortStartScheduler+0x134>)
 8005350:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005352:	4b1c      	ldr	r3, [pc, #112]	; (80053c4 <xPortStartScheduler+0x134>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800535a:	4a1a      	ldr	r2, [pc, #104]	; (80053c4 <xPortStartScheduler+0x134>)
 800535c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	b2da      	uxtb	r2, r3
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005366:	4b18      	ldr	r3, [pc, #96]	; (80053c8 <xPortStartScheduler+0x138>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a17      	ldr	r2, [pc, #92]	; (80053c8 <xPortStartScheduler+0x138>)
 800536c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005370:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005372:	4b15      	ldr	r3, [pc, #84]	; (80053c8 <xPortStartScheduler+0x138>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a14      	ldr	r2, [pc, #80]	; (80053c8 <xPortStartScheduler+0x138>)
 8005378:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800537c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800537e:	f000 f8dd 	bl	800553c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005382:	4b12      	ldr	r3, [pc, #72]	; (80053cc <xPortStartScheduler+0x13c>)
 8005384:	2200      	movs	r2, #0
 8005386:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005388:	f000 f8fc 	bl	8005584 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800538c:	4b10      	ldr	r3, [pc, #64]	; (80053d0 <xPortStartScheduler+0x140>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a0f      	ldr	r2, [pc, #60]	; (80053d0 <xPortStartScheduler+0x140>)
 8005392:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005396:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005398:	f7ff ff66 	bl	8005268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800539c:	f7fe ff3c 	bl	8004218 <vTaskSwitchContext>
	prvTaskExitError();
 80053a0:	f7ff ff20 	bl	80051e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3718      	adds	r7, #24
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	e000ed00 	.word	0xe000ed00
 80053b4:	410fc271 	.word	0x410fc271
 80053b8:	410fc270 	.word	0x410fc270
 80053bc:	e000e400 	.word	0xe000e400
 80053c0:	20000f1c 	.word	0x20000f1c
 80053c4:	20000f20 	.word	0x20000f20
 80053c8:	e000ed20 	.word	0xe000ed20
 80053cc:	2000000c 	.word	0x2000000c
 80053d0:	e000ef34 	.word	0xe000ef34

080053d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80053d4:	b480      	push	{r7}
 80053d6:	b083      	sub	sp, #12
 80053d8:	af00      	add	r7, sp, #0
	__asm volatile
 80053da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053de:	f383 8811 	msr	BASEPRI, r3
 80053e2:	f3bf 8f6f 	isb	sy
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	607b      	str	r3, [r7, #4]
}
 80053ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80053ee:	4b0f      	ldr	r3, [pc, #60]	; (800542c <vPortEnterCritical+0x58>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3301      	adds	r3, #1
 80053f4:	4a0d      	ldr	r2, [pc, #52]	; (800542c <vPortEnterCritical+0x58>)
 80053f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80053f8:	4b0c      	ldr	r3, [pc, #48]	; (800542c <vPortEnterCritical+0x58>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d10f      	bne.n	8005420 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005400:	4b0b      	ldr	r3, [pc, #44]	; (8005430 <vPortEnterCritical+0x5c>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00a      	beq.n	8005420 <vPortEnterCritical+0x4c>
	__asm volatile
 800540a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800540e:	f383 8811 	msr	BASEPRI, r3
 8005412:	f3bf 8f6f 	isb	sy
 8005416:	f3bf 8f4f 	dsb	sy
 800541a:	603b      	str	r3, [r7, #0]
}
 800541c:	bf00      	nop
 800541e:	e7fe      	b.n	800541e <vPortEnterCritical+0x4a>
	}
}
 8005420:	bf00      	nop
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr
 800542c:	2000000c 	.word	0x2000000c
 8005430:	e000ed04 	.word	0xe000ed04

08005434 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800543a:	4b12      	ldr	r3, [pc, #72]	; (8005484 <vPortExitCritical+0x50>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10a      	bne.n	8005458 <vPortExitCritical+0x24>
	__asm volatile
 8005442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005446:	f383 8811 	msr	BASEPRI, r3
 800544a:	f3bf 8f6f 	isb	sy
 800544e:	f3bf 8f4f 	dsb	sy
 8005452:	607b      	str	r3, [r7, #4]
}
 8005454:	bf00      	nop
 8005456:	e7fe      	b.n	8005456 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005458:	4b0a      	ldr	r3, [pc, #40]	; (8005484 <vPortExitCritical+0x50>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3b01      	subs	r3, #1
 800545e:	4a09      	ldr	r2, [pc, #36]	; (8005484 <vPortExitCritical+0x50>)
 8005460:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005462:	4b08      	ldr	r3, [pc, #32]	; (8005484 <vPortExitCritical+0x50>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d105      	bne.n	8005476 <vPortExitCritical+0x42>
 800546a:	2300      	movs	r3, #0
 800546c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	f383 8811 	msr	BASEPRI, r3
}
 8005474:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005476:	bf00      	nop
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	2000000c 	.word	0x2000000c
	...

08005490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005490:	f3ef 8009 	mrs	r0, PSP
 8005494:	f3bf 8f6f 	isb	sy
 8005498:	4b15      	ldr	r3, [pc, #84]	; (80054f0 <pxCurrentTCBConst>)
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	f01e 0f10 	tst.w	lr, #16
 80054a0:	bf08      	it	eq
 80054a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80054a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054aa:	6010      	str	r0, [r2, #0]
 80054ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80054b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80054b4:	f380 8811 	msr	BASEPRI, r0
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	f7fe feaa 	bl	8004218 <vTaskSwitchContext>
 80054c4:	f04f 0000 	mov.w	r0, #0
 80054c8:	f380 8811 	msr	BASEPRI, r0
 80054cc:	bc09      	pop	{r0, r3}
 80054ce:	6819      	ldr	r1, [r3, #0]
 80054d0:	6808      	ldr	r0, [r1, #0]
 80054d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d6:	f01e 0f10 	tst.w	lr, #16
 80054da:	bf08      	it	eq
 80054dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80054e0:	f380 8809 	msr	PSP, r0
 80054e4:	f3bf 8f6f 	isb	sy
 80054e8:	4770      	bx	lr
 80054ea:	bf00      	nop
 80054ec:	f3af 8000 	nop.w

080054f0 <pxCurrentTCBConst>:
 80054f0:	200008f0 	.word	0x200008f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80054f4:	bf00      	nop
 80054f6:	bf00      	nop

080054f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
	__asm volatile
 80054fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005502:	f383 8811 	msr	BASEPRI, r3
 8005506:	f3bf 8f6f 	isb	sy
 800550a:	f3bf 8f4f 	dsb	sy
 800550e:	607b      	str	r3, [r7, #4]
}
 8005510:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005512:	f7fe fdc7 	bl	80040a4 <xTaskIncrementTick>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d003      	beq.n	8005524 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800551c:	4b06      	ldr	r3, [pc, #24]	; (8005538 <xPortSysTickHandler+0x40>)
 800551e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005522:	601a      	str	r2, [r3, #0]
 8005524:	2300      	movs	r3, #0
 8005526:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	f383 8811 	msr	BASEPRI, r3
}
 800552e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005530:	bf00      	nop
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	e000ed04 	.word	0xe000ed04

0800553c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005540:	4b0b      	ldr	r3, [pc, #44]	; (8005570 <vPortSetupTimerInterrupt+0x34>)
 8005542:	2200      	movs	r2, #0
 8005544:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005546:	4b0b      	ldr	r3, [pc, #44]	; (8005574 <vPortSetupTimerInterrupt+0x38>)
 8005548:	2200      	movs	r2, #0
 800554a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800554c:	4b0a      	ldr	r3, [pc, #40]	; (8005578 <vPortSetupTimerInterrupt+0x3c>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a0a      	ldr	r2, [pc, #40]	; (800557c <vPortSetupTimerInterrupt+0x40>)
 8005552:	fba2 2303 	umull	r2, r3, r2, r3
 8005556:	099b      	lsrs	r3, r3, #6
 8005558:	4a09      	ldr	r2, [pc, #36]	; (8005580 <vPortSetupTimerInterrupt+0x44>)
 800555a:	3b01      	subs	r3, #1
 800555c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800555e:	4b04      	ldr	r3, [pc, #16]	; (8005570 <vPortSetupTimerInterrupt+0x34>)
 8005560:	2207      	movs	r2, #7
 8005562:	601a      	str	r2, [r3, #0]
}
 8005564:	bf00      	nop
 8005566:	46bd      	mov	sp, r7
 8005568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	e000e010 	.word	0xe000e010
 8005574:	e000e018 	.word	0xe000e018
 8005578:	20000000 	.word	0x20000000
 800557c:	10624dd3 	.word	0x10624dd3
 8005580:	e000e014 	.word	0xe000e014

08005584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005584:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005594 <vPortEnableVFP+0x10>
 8005588:	6801      	ldr	r1, [r0, #0]
 800558a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800558e:	6001      	str	r1, [r0, #0]
 8005590:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005592:	bf00      	nop
 8005594:	e000ed88 	.word	0xe000ed88

08005598 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800559e:	f3ef 8305 	mrs	r3, IPSR
 80055a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2b0f      	cmp	r3, #15
 80055a8:	d914      	bls.n	80055d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80055aa:	4a17      	ldr	r2, [pc, #92]	; (8005608 <vPortValidateInterruptPriority+0x70>)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	4413      	add	r3, r2
 80055b0:	781b      	ldrb	r3, [r3, #0]
 80055b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80055b4:	4b15      	ldr	r3, [pc, #84]	; (800560c <vPortValidateInterruptPriority+0x74>)
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	7afa      	ldrb	r2, [r7, #11]
 80055ba:	429a      	cmp	r2, r3
 80055bc:	d20a      	bcs.n	80055d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80055be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c2:	f383 8811 	msr	BASEPRI, r3
 80055c6:	f3bf 8f6f 	isb	sy
 80055ca:	f3bf 8f4f 	dsb	sy
 80055ce:	607b      	str	r3, [r7, #4]
}
 80055d0:	bf00      	nop
 80055d2:	e7fe      	b.n	80055d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80055d4:	4b0e      	ldr	r3, [pc, #56]	; (8005610 <vPortValidateInterruptPriority+0x78>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80055dc:	4b0d      	ldr	r3, [pc, #52]	; (8005614 <vPortValidateInterruptPriority+0x7c>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d90a      	bls.n	80055fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80055e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055e8:	f383 8811 	msr	BASEPRI, r3
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	603b      	str	r3, [r7, #0]
}
 80055f6:	bf00      	nop
 80055f8:	e7fe      	b.n	80055f8 <vPortValidateInterruptPriority+0x60>
	}
 80055fa:	bf00      	nop
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	e000e3f0 	.word	0xe000e3f0
 800560c:	20000f1c 	.word	0x20000f1c
 8005610:	e000ed0c 	.word	0xe000ed0c
 8005614:	20000f20 	.word	0x20000f20

08005618 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b08a      	sub	sp, #40	; 0x28
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005620:	2300      	movs	r3, #0
 8005622:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005624:	f7fe fc82 	bl	8003f2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005628:	4b5b      	ldr	r3, [pc, #364]	; (8005798 <pvPortMalloc+0x180>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005630:	f000 f920 	bl	8005874 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005634:	4b59      	ldr	r3, [pc, #356]	; (800579c <pvPortMalloc+0x184>)
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4013      	ands	r3, r2
 800563c:	2b00      	cmp	r3, #0
 800563e:	f040 8093 	bne.w	8005768 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d01d      	beq.n	8005684 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005648:	2208      	movs	r2, #8
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4413      	add	r3, r2
 800564e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f003 0307 	and.w	r3, r3, #7
 8005656:	2b00      	cmp	r3, #0
 8005658:	d014      	beq.n	8005684 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f023 0307 	bic.w	r3, r3, #7
 8005660:	3308      	adds	r3, #8
 8005662:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00a      	beq.n	8005684 <pvPortMalloc+0x6c>
	__asm volatile
 800566e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005672:	f383 8811 	msr	BASEPRI, r3
 8005676:	f3bf 8f6f 	isb	sy
 800567a:	f3bf 8f4f 	dsb	sy
 800567e:	617b      	str	r3, [r7, #20]
}
 8005680:	bf00      	nop
 8005682:	e7fe      	b.n	8005682 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d06e      	beq.n	8005768 <pvPortMalloc+0x150>
 800568a:	4b45      	ldr	r3, [pc, #276]	; (80057a0 <pvPortMalloc+0x188>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	429a      	cmp	r2, r3
 8005692:	d869      	bhi.n	8005768 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005694:	4b43      	ldr	r3, [pc, #268]	; (80057a4 <pvPortMalloc+0x18c>)
 8005696:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005698:	4b42      	ldr	r3, [pc, #264]	; (80057a4 <pvPortMalloc+0x18c>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800569e:	e004      	b.n	80056aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80056a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80056aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d903      	bls.n	80056bc <pvPortMalloc+0xa4>
 80056b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1f1      	bne.n	80056a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80056bc:	4b36      	ldr	r3, [pc, #216]	; (8005798 <pvPortMalloc+0x180>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d050      	beq.n	8005768 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80056c6:	6a3b      	ldr	r3, [r7, #32]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	2208      	movs	r2, #8
 80056cc:	4413      	add	r3, r2
 80056ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80056d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	6a3b      	ldr	r3, [r7, #32]
 80056d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	685a      	ldr	r2, [r3, #4]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	1ad2      	subs	r2, r2, r3
 80056e0:	2308      	movs	r3, #8
 80056e2:	005b      	lsls	r3, r3, #1
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d91f      	bls.n	8005728 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80056e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4413      	add	r3, r2
 80056ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	f003 0307 	and.w	r3, r3, #7
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <pvPortMalloc+0xf8>
	__asm volatile
 80056fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056fe:	f383 8811 	msr	BASEPRI, r3
 8005702:	f3bf 8f6f 	isb	sy
 8005706:	f3bf 8f4f 	dsb	sy
 800570a:	613b      	str	r3, [r7, #16]
}
 800570c:	bf00      	nop
 800570e:	e7fe      	b.n	800570e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	1ad2      	subs	r2, r2, r3
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800571c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005722:	69b8      	ldr	r0, [r7, #24]
 8005724:	f000 f908 	bl	8005938 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005728:	4b1d      	ldr	r3, [pc, #116]	; (80057a0 <pvPortMalloc+0x188>)
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	4a1b      	ldr	r2, [pc, #108]	; (80057a0 <pvPortMalloc+0x188>)
 8005734:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005736:	4b1a      	ldr	r3, [pc, #104]	; (80057a0 <pvPortMalloc+0x188>)
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	4b1b      	ldr	r3, [pc, #108]	; (80057a8 <pvPortMalloc+0x190>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d203      	bcs.n	800574a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005742:	4b17      	ldr	r3, [pc, #92]	; (80057a0 <pvPortMalloc+0x188>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a18      	ldr	r2, [pc, #96]	; (80057a8 <pvPortMalloc+0x190>)
 8005748:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574c:	685a      	ldr	r2, [r3, #4]
 800574e:	4b13      	ldr	r3, [pc, #76]	; (800579c <pvPortMalloc+0x184>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	431a      	orrs	r2, r3
 8005754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005756:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575a:	2200      	movs	r2, #0
 800575c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800575e:	4b13      	ldr	r3, [pc, #76]	; (80057ac <pvPortMalloc+0x194>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3301      	adds	r3, #1
 8005764:	4a11      	ldr	r2, [pc, #68]	; (80057ac <pvPortMalloc+0x194>)
 8005766:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005768:	f7fe fbee 	bl	8003f48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <pvPortMalloc+0x174>
	__asm volatile
 8005776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800577a:	f383 8811 	msr	BASEPRI, r3
 800577e:	f3bf 8f6f 	isb	sy
 8005782:	f3bf 8f4f 	dsb	sy
 8005786:	60fb      	str	r3, [r7, #12]
}
 8005788:	bf00      	nop
 800578a:	e7fe      	b.n	800578a <pvPortMalloc+0x172>
	return pvReturn;
 800578c:	69fb      	ldr	r3, [r7, #28]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3728      	adds	r7, #40	; 0x28
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20004b2c 	.word	0x20004b2c
 800579c:	20004b40 	.word	0x20004b40
 80057a0:	20004b30 	.word	0x20004b30
 80057a4:	20004b24 	.word	0x20004b24
 80057a8:	20004b34 	.word	0x20004b34
 80057ac:	20004b38 	.word	0x20004b38

080057b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b086      	sub	sp, #24
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d04d      	beq.n	800585e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80057c2:	2308      	movs	r3, #8
 80057c4:	425b      	negs	r3, r3
 80057c6:	697a      	ldr	r2, [r7, #20]
 80057c8:	4413      	add	r3, r2
 80057ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	4b24      	ldr	r3, [pc, #144]	; (8005868 <vPortFree+0xb8>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4013      	ands	r3, r2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10a      	bne.n	80057f4 <vPortFree+0x44>
	__asm volatile
 80057de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057e2:	f383 8811 	msr	BASEPRI, r3
 80057e6:	f3bf 8f6f 	isb	sy
 80057ea:	f3bf 8f4f 	dsb	sy
 80057ee:	60fb      	str	r3, [r7, #12]
}
 80057f0:	bf00      	nop
 80057f2:	e7fe      	b.n	80057f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d00a      	beq.n	8005812 <vPortFree+0x62>
	__asm volatile
 80057fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005800:	f383 8811 	msr	BASEPRI, r3
 8005804:	f3bf 8f6f 	isb	sy
 8005808:	f3bf 8f4f 	dsb	sy
 800580c:	60bb      	str	r3, [r7, #8]
}
 800580e:	bf00      	nop
 8005810:	e7fe      	b.n	8005810 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	685a      	ldr	r2, [r3, #4]
 8005816:	4b14      	ldr	r3, [pc, #80]	; (8005868 <vPortFree+0xb8>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4013      	ands	r3, r2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d01e      	beq.n	800585e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d11a      	bne.n	800585e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	685a      	ldr	r2, [r3, #4]
 800582c:	4b0e      	ldr	r3, [pc, #56]	; (8005868 <vPortFree+0xb8>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	43db      	mvns	r3, r3
 8005832:	401a      	ands	r2, r3
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005838:	f7fe fb78 	bl	8003f2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	4b0a      	ldr	r3, [pc, #40]	; (800586c <vPortFree+0xbc>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4413      	add	r3, r2
 8005846:	4a09      	ldr	r2, [pc, #36]	; (800586c <vPortFree+0xbc>)
 8005848:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800584a:	6938      	ldr	r0, [r7, #16]
 800584c:	f000 f874 	bl	8005938 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005850:	4b07      	ldr	r3, [pc, #28]	; (8005870 <vPortFree+0xc0>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3301      	adds	r3, #1
 8005856:	4a06      	ldr	r2, [pc, #24]	; (8005870 <vPortFree+0xc0>)
 8005858:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800585a:	f7fe fb75 	bl	8003f48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800585e:	bf00      	nop
 8005860:	3718      	adds	r7, #24
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	20004b40 	.word	0x20004b40
 800586c:	20004b30 	.word	0x20004b30
 8005870:	20004b3c 	.word	0x20004b3c

08005874 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800587a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800587e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005880:	4b27      	ldr	r3, [pc, #156]	; (8005920 <prvHeapInit+0xac>)
 8005882:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f003 0307 	and.w	r3, r3, #7
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00c      	beq.n	80058a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3307      	adds	r3, #7
 8005892:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f023 0307 	bic.w	r3, r3, #7
 800589a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	4a1f      	ldr	r2, [pc, #124]	; (8005920 <prvHeapInit+0xac>)
 80058a4:	4413      	add	r3, r2
 80058a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80058ac:	4a1d      	ldr	r2, [pc, #116]	; (8005924 <prvHeapInit+0xb0>)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80058b2:	4b1c      	ldr	r3, [pc, #112]	; (8005924 <prvHeapInit+0xb0>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	4413      	add	r3, r2
 80058be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80058c0:	2208      	movs	r2, #8
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	1a9b      	subs	r3, r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f023 0307 	bic.w	r3, r3, #7
 80058ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	4a15      	ldr	r2, [pc, #84]	; (8005928 <prvHeapInit+0xb4>)
 80058d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80058d6:	4b14      	ldr	r3, [pc, #80]	; (8005928 <prvHeapInit+0xb4>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2200      	movs	r2, #0
 80058dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80058de:	4b12      	ldr	r3, [pc, #72]	; (8005928 <prvHeapInit+0xb4>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2200      	movs	r2, #0
 80058e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	1ad2      	subs	r2, r2, r3
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80058f4:	4b0c      	ldr	r3, [pc, #48]	; (8005928 <prvHeapInit+0xb4>)
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	4a0a      	ldr	r2, [pc, #40]	; (800592c <prvHeapInit+0xb8>)
 8005902:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	4a09      	ldr	r2, [pc, #36]	; (8005930 <prvHeapInit+0xbc>)
 800590a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800590c:	4b09      	ldr	r3, [pc, #36]	; (8005934 <prvHeapInit+0xc0>)
 800590e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005912:	601a      	str	r2, [r3, #0]
}
 8005914:	bf00      	nop
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	20000f24 	.word	0x20000f24
 8005924:	20004b24 	.word	0x20004b24
 8005928:	20004b2c 	.word	0x20004b2c
 800592c:	20004b34 	.word	0x20004b34
 8005930:	20004b30 	.word	0x20004b30
 8005934:	20004b40 	.word	0x20004b40

08005938 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005940:	4b28      	ldr	r3, [pc, #160]	; (80059e4 <prvInsertBlockIntoFreeList+0xac>)
 8005942:	60fb      	str	r3, [r7, #12]
 8005944:	e002      	b.n	800594c <prvInsertBlockIntoFreeList+0x14>
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	429a      	cmp	r2, r3
 8005954:	d8f7      	bhi.n	8005946 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	4413      	add	r3, r2
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	429a      	cmp	r2, r3
 8005966:	d108      	bne.n	800597a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	441a      	add	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	441a      	add	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	429a      	cmp	r2, r3
 800598c:	d118      	bne.n	80059c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	4b15      	ldr	r3, [pc, #84]	; (80059e8 <prvInsertBlockIntoFreeList+0xb0>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	429a      	cmp	r2, r3
 8005998:	d00d      	beq.n	80059b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685a      	ldr	r2, [r3, #4]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	441a      	add	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	601a      	str	r2, [r3, #0]
 80059b4:	e008      	b.n	80059c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80059b6:	4b0c      	ldr	r3, [pc, #48]	; (80059e8 <prvInsertBlockIntoFreeList+0xb0>)
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	e003      	b.n	80059c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d002      	beq.n	80059d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059d6:	bf00      	nop
 80059d8:	3714      	adds	r7, #20
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	20004b24 	.word	0x20004b24
 80059e8:	20004b2c 	.word	0x20004b2c

080059ec <__errno>:
 80059ec:	4b01      	ldr	r3, [pc, #4]	; (80059f4 <__errno+0x8>)
 80059ee:	6818      	ldr	r0, [r3, #0]
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	20000010 	.word	0x20000010

080059f8 <std>:
 80059f8:	2300      	movs	r3, #0
 80059fa:	b510      	push	{r4, lr}
 80059fc:	4604      	mov	r4, r0
 80059fe:	e9c0 3300 	strd	r3, r3, [r0]
 8005a02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a06:	6083      	str	r3, [r0, #8]
 8005a08:	8181      	strh	r1, [r0, #12]
 8005a0a:	6643      	str	r3, [r0, #100]	; 0x64
 8005a0c:	81c2      	strh	r2, [r0, #14]
 8005a0e:	6183      	str	r3, [r0, #24]
 8005a10:	4619      	mov	r1, r3
 8005a12:	2208      	movs	r2, #8
 8005a14:	305c      	adds	r0, #92	; 0x5c
 8005a16:	f000 f91a 	bl	8005c4e <memset>
 8005a1a:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <std+0x38>)
 8005a1c:	6263      	str	r3, [r4, #36]	; 0x24
 8005a1e:	4b05      	ldr	r3, [pc, #20]	; (8005a34 <std+0x3c>)
 8005a20:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a22:	4b05      	ldr	r3, [pc, #20]	; (8005a38 <std+0x40>)
 8005a24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a26:	4b05      	ldr	r3, [pc, #20]	; (8005a3c <std+0x44>)
 8005a28:	6224      	str	r4, [r4, #32]
 8005a2a:	6323      	str	r3, [r4, #48]	; 0x30
 8005a2c:	bd10      	pop	{r4, pc}
 8005a2e:	bf00      	nop
 8005a30:	08005f99 	.word	0x08005f99
 8005a34:	08005fbb 	.word	0x08005fbb
 8005a38:	08005ff3 	.word	0x08005ff3
 8005a3c:	08006017 	.word	0x08006017

08005a40 <_cleanup_r>:
 8005a40:	4901      	ldr	r1, [pc, #4]	; (8005a48 <_cleanup_r+0x8>)
 8005a42:	f000 b8af 	b.w	8005ba4 <_fwalk_reent>
 8005a46:	bf00      	nop
 8005a48:	080062f1 	.word	0x080062f1

08005a4c <__sfmoreglue>:
 8005a4c:	b570      	push	{r4, r5, r6, lr}
 8005a4e:	2268      	movs	r2, #104	; 0x68
 8005a50:	1e4d      	subs	r5, r1, #1
 8005a52:	4355      	muls	r5, r2
 8005a54:	460e      	mov	r6, r1
 8005a56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a5a:	f000 f921 	bl	8005ca0 <_malloc_r>
 8005a5e:	4604      	mov	r4, r0
 8005a60:	b140      	cbz	r0, 8005a74 <__sfmoreglue+0x28>
 8005a62:	2100      	movs	r1, #0
 8005a64:	e9c0 1600 	strd	r1, r6, [r0]
 8005a68:	300c      	adds	r0, #12
 8005a6a:	60a0      	str	r0, [r4, #8]
 8005a6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005a70:	f000 f8ed 	bl	8005c4e <memset>
 8005a74:	4620      	mov	r0, r4
 8005a76:	bd70      	pop	{r4, r5, r6, pc}

08005a78 <__sfp_lock_acquire>:
 8005a78:	4801      	ldr	r0, [pc, #4]	; (8005a80 <__sfp_lock_acquire+0x8>)
 8005a7a:	f000 b8d8 	b.w	8005c2e <__retarget_lock_acquire_recursive>
 8005a7e:	bf00      	nop
 8005a80:	20004b45 	.word	0x20004b45

08005a84 <__sfp_lock_release>:
 8005a84:	4801      	ldr	r0, [pc, #4]	; (8005a8c <__sfp_lock_release+0x8>)
 8005a86:	f000 b8d3 	b.w	8005c30 <__retarget_lock_release_recursive>
 8005a8a:	bf00      	nop
 8005a8c:	20004b45 	.word	0x20004b45

08005a90 <__sinit_lock_acquire>:
 8005a90:	4801      	ldr	r0, [pc, #4]	; (8005a98 <__sinit_lock_acquire+0x8>)
 8005a92:	f000 b8cc 	b.w	8005c2e <__retarget_lock_acquire_recursive>
 8005a96:	bf00      	nop
 8005a98:	20004b46 	.word	0x20004b46

08005a9c <__sinit_lock_release>:
 8005a9c:	4801      	ldr	r0, [pc, #4]	; (8005aa4 <__sinit_lock_release+0x8>)
 8005a9e:	f000 b8c7 	b.w	8005c30 <__retarget_lock_release_recursive>
 8005aa2:	bf00      	nop
 8005aa4:	20004b46 	.word	0x20004b46

08005aa8 <__sinit>:
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	4604      	mov	r4, r0
 8005aac:	f7ff fff0 	bl	8005a90 <__sinit_lock_acquire>
 8005ab0:	69a3      	ldr	r3, [r4, #24]
 8005ab2:	b11b      	cbz	r3, 8005abc <__sinit+0x14>
 8005ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab8:	f7ff bff0 	b.w	8005a9c <__sinit_lock_release>
 8005abc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ac0:	6523      	str	r3, [r4, #80]	; 0x50
 8005ac2:	4b13      	ldr	r3, [pc, #76]	; (8005b10 <__sinit+0x68>)
 8005ac4:	4a13      	ldr	r2, [pc, #76]	; (8005b14 <__sinit+0x6c>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	62a2      	str	r2, [r4, #40]	; 0x28
 8005aca:	42a3      	cmp	r3, r4
 8005acc:	bf04      	itt	eq
 8005ace:	2301      	moveq	r3, #1
 8005ad0:	61a3      	streq	r3, [r4, #24]
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	f000 f820 	bl	8005b18 <__sfp>
 8005ad8:	6060      	str	r0, [r4, #4]
 8005ada:	4620      	mov	r0, r4
 8005adc:	f000 f81c 	bl	8005b18 <__sfp>
 8005ae0:	60a0      	str	r0, [r4, #8]
 8005ae2:	4620      	mov	r0, r4
 8005ae4:	f000 f818 	bl	8005b18 <__sfp>
 8005ae8:	2200      	movs	r2, #0
 8005aea:	60e0      	str	r0, [r4, #12]
 8005aec:	2104      	movs	r1, #4
 8005aee:	6860      	ldr	r0, [r4, #4]
 8005af0:	f7ff ff82 	bl	80059f8 <std>
 8005af4:	68a0      	ldr	r0, [r4, #8]
 8005af6:	2201      	movs	r2, #1
 8005af8:	2109      	movs	r1, #9
 8005afa:	f7ff ff7d 	bl	80059f8 <std>
 8005afe:	68e0      	ldr	r0, [r4, #12]
 8005b00:	2202      	movs	r2, #2
 8005b02:	2112      	movs	r1, #18
 8005b04:	f7ff ff78 	bl	80059f8 <std>
 8005b08:	2301      	movs	r3, #1
 8005b0a:	61a3      	str	r3, [r4, #24]
 8005b0c:	e7d2      	b.n	8005ab4 <__sinit+0xc>
 8005b0e:	bf00      	nop
 8005b10:	08006c98 	.word	0x08006c98
 8005b14:	08005a41 	.word	0x08005a41

08005b18 <__sfp>:
 8005b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b1a:	4607      	mov	r7, r0
 8005b1c:	f7ff ffac 	bl	8005a78 <__sfp_lock_acquire>
 8005b20:	4b1e      	ldr	r3, [pc, #120]	; (8005b9c <__sfp+0x84>)
 8005b22:	681e      	ldr	r6, [r3, #0]
 8005b24:	69b3      	ldr	r3, [r6, #24]
 8005b26:	b913      	cbnz	r3, 8005b2e <__sfp+0x16>
 8005b28:	4630      	mov	r0, r6
 8005b2a:	f7ff ffbd 	bl	8005aa8 <__sinit>
 8005b2e:	3648      	adds	r6, #72	; 0x48
 8005b30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b34:	3b01      	subs	r3, #1
 8005b36:	d503      	bpl.n	8005b40 <__sfp+0x28>
 8005b38:	6833      	ldr	r3, [r6, #0]
 8005b3a:	b30b      	cbz	r3, 8005b80 <__sfp+0x68>
 8005b3c:	6836      	ldr	r6, [r6, #0]
 8005b3e:	e7f7      	b.n	8005b30 <__sfp+0x18>
 8005b40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b44:	b9d5      	cbnz	r5, 8005b7c <__sfp+0x64>
 8005b46:	4b16      	ldr	r3, [pc, #88]	; (8005ba0 <__sfp+0x88>)
 8005b48:	60e3      	str	r3, [r4, #12]
 8005b4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b4e:	6665      	str	r5, [r4, #100]	; 0x64
 8005b50:	f000 f86c 	bl	8005c2c <__retarget_lock_init_recursive>
 8005b54:	f7ff ff96 	bl	8005a84 <__sfp_lock_release>
 8005b58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005b5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005b60:	6025      	str	r5, [r4, #0]
 8005b62:	61a5      	str	r5, [r4, #24]
 8005b64:	2208      	movs	r2, #8
 8005b66:	4629      	mov	r1, r5
 8005b68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b6c:	f000 f86f 	bl	8005c4e <memset>
 8005b70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005b74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005b78:	4620      	mov	r0, r4
 8005b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b7c:	3468      	adds	r4, #104	; 0x68
 8005b7e:	e7d9      	b.n	8005b34 <__sfp+0x1c>
 8005b80:	2104      	movs	r1, #4
 8005b82:	4638      	mov	r0, r7
 8005b84:	f7ff ff62 	bl	8005a4c <__sfmoreglue>
 8005b88:	4604      	mov	r4, r0
 8005b8a:	6030      	str	r0, [r6, #0]
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	d1d5      	bne.n	8005b3c <__sfp+0x24>
 8005b90:	f7ff ff78 	bl	8005a84 <__sfp_lock_release>
 8005b94:	230c      	movs	r3, #12
 8005b96:	603b      	str	r3, [r7, #0]
 8005b98:	e7ee      	b.n	8005b78 <__sfp+0x60>
 8005b9a:	bf00      	nop
 8005b9c:	08006c98 	.word	0x08006c98
 8005ba0:	ffff0001 	.word	0xffff0001

08005ba4 <_fwalk_reent>:
 8005ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ba8:	4606      	mov	r6, r0
 8005baa:	4688      	mov	r8, r1
 8005bac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005bb0:	2700      	movs	r7, #0
 8005bb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bb6:	f1b9 0901 	subs.w	r9, r9, #1
 8005bba:	d505      	bpl.n	8005bc8 <_fwalk_reent+0x24>
 8005bbc:	6824      	ldr	r4, [r4, #0]
 8005bbe:	2c00      	cmp	r4, #0
 8005bc0:	d1f7      	bne.n	8005bb2 <_fwalk_reent+0xe>
 8005bc2:	4638      	mov	r0, r7
 8005bc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bc8:	89ab      	ldrh	r3, [r5, #12]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d907      	bls.n	8005bde <_fwalk_reent+0x3a>
 8005bce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	d003      	beq.n	8005bde <_fwalk_reent+0x3a>
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	4630      	mov	r0, r6
 8005bda:	47c0      	blx	r8
 8005bdc:	4307      	orrs	r7, r0
 8005bde:	3568      	adds	r5, #104	; 0x68
 8005be0:	e7e9      	b.n	8005bb6 <_fwalk_reent+0x12>
	...

08005be4 <__libc_init_array>:
 8005be4:	b570      	push	{r4, r5, r6, lr}
 8005be6:	4d0d      	ldr	r5, [pc, #52]	; (8005c1c <__libc_init_array+0x38>)
 8005be8:	4c0d      	ldr	r4, [pc, #52]	; (8005c20 <__libc_init_array+0x3c>)
 8005bea:	1b64      	subs	r4, r4, r5
 8005bec:	10a4      	asrs	r4, r4, #2
 8005bee:	2600      	movs	r6, #0
 8005bf0:	42a6      	cmp	r6, r4
 8005bf2:	d109      	bne.n	8005c08 <__libc_init_array+0x24>
 8005bf4:	4d0b      	ldr	r5, [pc, #44]	; (8005c24 <__libc_init_array+0x40>)
 8005bf6:	4c0c      	ldr	r4, [pc, #48]	; (8005c28 <__libc_init_array+0x44>)
 8005bf8:	f000 ffa8 	bl	8006b4c <_init>
 8005bfc:	1b64      	subs	r4, r4, r5
 8005bfe:	10a4      	asrs	r4, r4, #2
 8005c00:	2600      	movs	r6, #0
 8005c02:	42a6      	cmp	r6, r4
 8005c04:	d105      	bne.n	8005c12 <__libc_init_array+0x2e>
 8005c06:	bd70      	pop	{r4, r5, r6, pc}
 8005c08:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c0c:	4798      	blx	r3
 8005c0e:	3601      	adds	r6, #1
 8005c10:	e7ee      	b.n	8005bf0 <__libc_init_array+0xc>
 8005c12:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c16:	4798      	blx	r3
 8005c18:	3601      	adds	r6, #1
 8005c1a:	e7f2      	b.n	8005c02 <__libc_init_array+0x1e>
 8005c1c:	08006cd8 	.word	0x08006cd8
 8005c20:	08006cd8 	.word	0x08006cd8
 8005c24:	08006cd8 	.word	0x08006cd8
 8005c28:	08006cdc 	.word	0x08006cdc

08005c2c <__retarget_lock_init_recursive>:
 8005c2c:	4770      	bx	lr

08005c2e <__retarget_lock_acquire_recursive>:
 8005c2e:	4770      	bx	lr

08005c30 <__retarget_lock_release_recursive>:
 8005c30:	4770      	bx	lr

08005c32 <memcpy>:
 8005c32:	440a      	add	r2, r1
 8005c34:	4291      	cmp	r1, r2
 8005c36:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005c3a:	d100      	bne.n	8005c3e <memcpy+0xc>
 8005c3c:	4770      	bx	lr
 8005c3e:	b510      	push	{r4, lr}
 8005c40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c48:	4291      	cmp	r1, r2
 8005c4a:	d1f9      	bne.n	8005c40 <memcpy+0xe>
 8005c4c:	bd10      	pop	{r4, pc}

08005c4e <memset>:
 8005c4e:	4402      	add	r2, r0
 8005c50:	4603      	mov	r3, r0
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d100      	bne.n	8005c58 <memset+0xa>
 8005c56:	4770      	bx	lr
 8005c58:	f803 1b01 	strb.w	r1, [r3], #1
 8005c5c:	e7f9      	b.n	8005c52 <memset+0x4>
	...

08005c60 <sbrk_aligned>:
 8005c60:	b570      	push	{r4, r5, r6, lr}
 8005c62:	4e0e      	ldr	r6, [pc, #56]	; (8005c9c <sbrk_aligned+0x3c>)
 8005c64:	460c      	mov	r4, r1
 8005c66:	6831      	ldr	r1, [r6, #0]
 8005c68:	4605      	mov	r5, r0
 8005c6a:	b911      	cbnz	r1, 8005c72 <sbrk_aligned+0x12>
 8005c6c:	f000 f984 	bl	8005f78 <_sbrk_r>
 8005c70:	6030      	str	r0, [r6, #0]
 8005c72:	4621      	mov	r1, r4
 8005c74:	4628      	mov	r0, r5
 8005c76:	f000 f97f 	bl	8005f78 <_sbrk_r>
 8005c7a:	1c43      	adds	r3, r0, #1
 8005c7c:	d00a      	beq.n	8005c94 <sbrk_aligned+0x34>
 8005c7e:	1cc4      	adds	r4, r0, #3
 8005c80:	f024 0403 	bic.w	r4, r4, #3
 8005c84:	42a0      	cmp	r0, r4
 8005c86:	d007      	beq.n	8005c98 <sbrk_aligned+0x38>
 8005c88:	1a21      	subs	r1, r4, r0
 8005c8a:	4628      	mov	r0, r5
 8005c8c:	f000 f974 	bl	8005f78 <_sbrk_r>
 8005c90:	3001      	adds	r0, #1
 8005c92:	d101      	bne.n	8005c98 <sbrk_aligned+0x38>
 8005c94:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005c98:	4620      	mov	r0, r4
 8005c9a:	bd70      	pop	{r4, r5, r6, pc}
 8005c9c:	20004b4c 	.word	0x20004b4c

08005ca0 <_malloc_r>:
 8005ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ca4:	1ccd      	adds	r5, r1, #3
 8005ca6:	f025 0503 	bic.w	r5, r5, #3
 8005caa:	3508      	adds	r5, #8
 8005cac:	2d0c      	cmp	r5, #12
 8005cae:	bf38      	it	cc
 8005cb0:	250c      	movcc	r5, #12
 8005cb2:	2d00      	cmp	r5, #0
 8005cb4:	4607      	mov	r7, r0
 8005cb6:	db01      	blt.n	8005cbc <_malloc_r+0x1c>
 8005cb8:	42a9      	cmp	r1, r5
 8005cba:	d905      	bls.n	8005cc8 <_malloc_r+0x28>
 8005cbc:	230c      	movs	r3, #12
 8005cbe:	603b      	str	r3, [r7, #0]
 8005cc0:	2600      	movs	r6, #0
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cc8:	4e2e      	ldr	r6, [pc, #184]	; (8005d84 <_malloc_r+0xe4>)
 8005cca:	f000 fbc5 	bl	8006458 <__malloc_lock>
 8005cce:	6833      	ldr	r3, [r6, #0]
 8005cd0:	461c      	mov	r4, r3
 8005cd2:	bb34      	cbnz	r4, 8005d22 <_malloc_r+0x82>
 8005cd4:	4629      	mov	r1, r5
 8005cd6:	4638      	mov	r0, r7
 8005cd8:	f7ff ffc2 	bl	8005c60 <sbrk_aligned>
 8005cdc:	1c43      	adds	r3, r0, #1
 8005cde:	4604      	mov	r4, r0
 8005ce0:	d14d      	bne.n	8005d7e <_malloc_r+0xde>
 8005ce2:	6834      	ldr	r4, [r6, #0]
 8005ce4:	4626      	mov	r6, r4
 8005ce6:	2e00      	cmp	r6, #0
 8005ce8:	d140      	bne.n	8005d6c <_malloc_r+0xcc>
 8005cea:	6823      	ldr	r3, [r4, #0]
 8005cec:	4631      	mov	r1, r6
 8005cee:	4638      	mov	r0, r7
 8005cf0:	eb04 0803 	add.w	r8, r4, r3
 8005cf4:	f000 f940 	bl	8005f78 <_sbrk_r>
 8005cf8:	4580      	cmp	r8, r0
 8005cfa:	d13a      	bne.n	8005d72 <_malloc_r+0xd2>
 8005cfc:	6821      	ldr	r1, [r4, #0]
 8005cfe:	3503      	adds	r5, #3
 8005d00:	1a6d      	subs	r5, r5, r1
 8005d02:	f025 0503 	bic.w	r5, r5, #3
 8005d06:	3508      	adds	r5, #8
 8005d08:	2d0c      	cmp	r5, #12
 8005d0a:	bf38      	it	cc
 8005d0c:	250c      	movcc	r5, #12
 8005d0e:	4629      	mov	r1, r5
 8005d10:	4638      	mov	r0, r7
 8005d12:	f7ff ffa5 	bl	8005c60 <sbrk_aligned>
 8005d16:	3001      	adds	r0, #1
 8005d18:	d02b      	beq.n	8005d72 <_malloc_r+0xd2>
 8005d1a:	6823      	ldr	r3, [r4, #0]
 8005d1c:	442b      	add	r3, r5
 8005d1e:	6023      	str	r3, [r4, #0]
 8005d20:	e00e      	b.n	8005d40 <_malloc_r+0xa0>
 8005d22:	6822      	ldr	r2, [r4, #0]
 8005d24:	1b52      	subs	r2, r2, r5
 8005d26:	d41e      	bmi.n	8005d66 <_malloc_r+0xc6>
 8005d28:	2a0b      	cmp	r2, #11
 8005d2a:	d916      	bls.n	8005d5a <_malloc_r+0xba>
 8005d2c:	1961      	adds	r1, r4, r5
 8005d2e:	42a3      	cmp	r3, r4
 8005d30:	6025      	str	r5, [r4, #0]
 8005d32:	bf18      	it	ne
 8005d34:	6059      	strne	r1, [r3, #4]
 8005d36:	6863      	ldr	r3, [r4, #4]
 8005d38:	bf08      	it	eq
 8005d3a:	6031      	streq	r1, [r6, #0]
 8005d3c:	5162      	str	r2, [r4, r5]
 8005d3e:	604b      	str	r3, [r1, #4]
 8005d40:	4638      	mov	r0, r7
 8005d42:	f104 060b 	add.w	r6, r4, #11
 8005d46:	f000 fb8d 	bl	8006464 <__malloc_unlock>
 8005d4a:	f026 0607 	bic.w	r6, r6, #7
 8005d4e:	1d23      	adds	r3, r4, #4
 8005d50:	1af2      	subs	r2, r6, r3
 8005d52:	d0b6      	beq.n	8005cc2 <_malloc_r+0x22>
 8005d54:	1b9b      	subs	r3, r3, r6
 8005d56:	50a3      	str	r3, [r4, r2]
 8005d58:	e7b3      	b.n	8005cc2 <_malloc_r+0x22>
 8005d5a:	6862      	ldr	r2, [r4, #4]
 8005d5c:	42a3      	cmp	r3, r4
 8005d5e:	bf0c      	ite	eq
 8005d60:	6032      	streq	r2, [r6, #0]
 8005d62:	605a      	strne	r2, [r3, #4]
 8005d64:	e7ec      	b.n	8005d40 <_malloc_r+0xa0>
 8005d66:	4623      	mov	r3, r4
 8005d68:	6864      	ldr	r4, [r4, #4]
 8005d6a:	e7b2      	b.n	8005cd2 <_malloc_r+0x32>
 8005d6c:	4634      	mov	r4, r6
 8005d6e:	6876      	ldr	r6, [r6, #4]
 8005d70:	e7b9      	b.n	8005ce6 <_malloc_r+0x46>
 8005d72:	230c      	movs	r3, #12
 8005d74:	603b      	str	r3, [r7, #0]
 8005d76:	4638      	mov	r0, r7
 8005d78:	f000 fb74 	bl	8006464 <__malloc_unlock>
 8005d7c:	e7a1      	b.n	8005cc2 <_malloc_r+0x22>
 8005d7e:	6025      	str	r5, [r4, #0]
 8005d80:	e7de      	b.n	8005d40 <_malloc_r+0xa0>
 8005d82:	bf00      	nop
 8005d84:	20004b48 	.word	0x20004b48

08005d88 <iprintf>:
 8005d88:	b40f      	push	{r0, r1, r2, r3}
 8005d8a:	4b0a      	ldr	r3, [pc, #40]	; (8005db4 <iprintf+0x2c>)
 8005d8c:	b513      	push	{r0, r1, r4, lr}
 8005d8e:	681c      	ldr	r4, [r3, #0]
 8005d90:	b124      	cbz	r4, 8005d9c <iprintf+0x14>
 8005d92:	69a3      	ldr	r3, [r4, #24]
 8005d94:	b913      	cbnz	r3, 8005d9c <iprintf+0x14>
 8005d96:	4620      	mov	r0, r4
 8005d98:	f7ff fe86 	bl	8005aa8 <__sinit>
 8005d9c:	ab05      	add	r3, sp, #20
 8005d9e:	9a04      	ldr	r2, [sp, #16]
 8005da0:	68a1      	ldr	r1, [r4, #8]
 8005da2:	9301      	str	r3, [sp, #4]
 8005da4:	4620      	mov	r0, r4
 8005da6:	f000 fbd9 	bl	800655c <_vfiprintf_r>
 8005daa:	b002      	add	sp, #8
 8005dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005db0:	b004      	add	sp, #16
 8005db2:	4770      	bx	lr
 8005db4:	20000010 	.word	0x20000010

08005db8 <_puts_r>:
 8005db8:	b570      	push	{r4, r5, r6, lr}
 8005dba:	460e      	mov	r6, r1
 8005dbc:	4605      	mov	r5, r0
 8005dbe:	b118      	cbz	r0, 8005dc8 <_puts_r+0x10>
 8005dc0:	6983      	ldr	r3, [r0, #24]
 8005dc2:	b90b      	cbnz	r3, 8005dc8 <_puts_r+0x10>
 8005dc4:	f7ff fe70 	bl	8005aa8 <__sinit>
 8005dc8:	69ab      	ldr	r3, [r5, #24]
 8005dca:	68ac      	ldr	r4, [r5, #8]
 8005dcc:	b913      	cbnz	r3, 8005dd4 <_puts_r+0x1c>
 8005dce:	4628      	mov	r0, r5
 8005dd0:	f7ff fe6a 	bl	8005aa8 <__sinit>
 8005dd4:	4b2c      	ldr	r3, [pc, #176]	; (8005e88 <_puts_r+0xd0>)
 8005dd6:	429c      	cmp	r4, r3
 8005dd8:	d120      	bne.n	8005e1c <_puts_r+0x64>
 8005dda:	686c      	ldr	r4, [r5, #4]
 8005ddc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005dde:	07db      	lsls	r3, r3, #31
 8005de0:	d405      	bmi.n	8005dee <_puts_r+0x36>
 8005de2:	89a3      	ldrh	r3, [r4, #12]
 8005de4:	0598      	lsls	r0, r3, #22
 8005de6:	d402      	bmi.n	8005dee <_puts_r+0x36>
 8005de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005dea:	f7ff ff20 	bl	8005c2e <__retarget_lock_acquire_recursive>
 8005dee:	89a3      	ldrh	r3, [r4, #12]
 8005df0:	0719      	lsls	r1, r3, #28
 8005df2:	d51d      	bpl.n	8005e30 <_puts_r+0x78>
 8005df4:	6923      	ldr	r3, [r4, #16]
 8005df6:	b1db      	cbz	r3, 8005e30 <_puts_r+0x78>
 8005df8:	3e01      	subs	r6, #1
 8005dfa:	68a3      	ldr	r3, [r4, #8]
 8005dfc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005e00:	3b01      	subs	r3, #1
 8005e02:	60a3      	str	r3, [r4, #8]
 8005e04:	bb39      	cbnz	r1, 8005e56 <_puts_r+0x9e>
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	da38      	bge.n	8005e7c <_puts_r+0xc4>
 8005e0a:	4622      	mov	r2, r4
 8005e0c:	210a      	movs	r1, #10
 8005e0e:	4628      	mov	r0, r5
 8005e10:	f000 f906 	bl	8006020 <__swbuf_r>
 8005e14:	3001      	adds	r0, #1
 8005e16:	d011      	beq.n	8005e3c <_puts_r+0x84>
 8005e18:	250a      	movs	r5, #10
 8005e1a:	e011      	b.n	8005e40 <_puts_r+0x88>
 8005e1c:	4b1b      	ldr	r3, [pc, #108]	; (8005e8c <_puts_r+0xd4>)
 8005e1e:	429c      	cmp	r4, r3
 8005e20:	d101      	bne.n	8005e26 <_puts_r+0x6e>
 8005e22:	68ac      	ldr	r4, [r5, #8]
 8005e24:	e7da      	b.n	8005ddc <_puts_r+0x24>
 8005e26:	4b1a      	ldr	r3, [pc, #104]	; (8005e90 <_puts_r+0xd8>)
 8005e28:	429c      	cmp	r4, r3
 8005e2a:	bf08      	it	eq
 8005e2c:	68ec      	ldreq	r4, [r5, #12]
 8005e2e:	e7d5      	b.n	8005ddc <_puts_r+0x24>
 8005e30:	4621      	mov	r1, r4
 8005e32:	4628      	mov	r0, r5
 8005e34:	f000 f958 	bl	80060e8 <__swsetup_r>
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	d0dd      	beq.n	8005df8 <_puts_r+0x40>
 8005e3c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005e40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e42:	07da      	lsls	r2, r3, #31
 8005e44:	d405      	bmi.n	8005e52 <_puts_r+0x9a>
 8005e46:	89a3      	ldrh	r3, [r4, #12]
 8005e48:	059b      	lsls	r3, r3, #22
 8005e4a:	d402      	bmi.n	8005e52 <_puts_r+0x9a>
 8005e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e4e:	f7ff feef 	bl	8005c30 <__retarget_lock_release_recursive>
 8005e52:	4628      	mov	r0, r5
 8005e54:	bd70      	pop	{r4, r5, r6, pc}
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	da04      	bge.n	8005e64 <_puts_r+0xac>
 8005e5a:	69a2      	ldr	r2, [r4, #24]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	dc06      	bgt.n	8005e6e <_puts_r+0xb6>
 8005e60:	290a      	cmp	r1, #10
 8005e62:	d004      	beq.n	8005e6e <_puts_r+0xb6>
 8005e64:	6823      	ldr	r3, [r4, #0]
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	6022      	str	r2, [r4, #0]
 8005e6a:	7019      	strb	r1, [r3, #0]
 8005e6c:	e7c5      	b.n	8005dfa <_puts_r+0x42>
 8005e6e:	4622      	mov	r2, r4
 8005e70:	4628      	mov	r0, r5
 8005e72:	f000 f8d5 	bl	8006020 <__swbuf_r>
 8005e76:	3001      	adds	r0, #1
 8005e78:	d1bf      	bne.n	8005dfa <_puts_r+0x42>
 8005e7a:	e7df      	b.n	8005e3c <_puts_r+0x84>
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	250a      	movs	r5, #10
 8005e80:	1c5a      	adds	r2, r3, #1
 8005e82:	6022      	str	r2, [r4, #0]
 8005e84:	701d      	strb	r5, [r3, #0]
 8005e86:	e7db      	b.n	8005e40 <_puts_r+0x88>
 8005e88:	08006c58 	.word	0x08006c58
 8005e8c:	08006c78 	.word	0x08006c78
 8005e90:	08006c38 	.word	0x08006c38

08005e94 <puts>:
 8005e94:	4b02      	ldr	r3, [pc, #8]	; (8005ea0 <puts+0xc>)
 8005e96:	4601      	mov	r1, r0
 8005e98:	6818      	ldr	r0, [r3, #0]
 8005e9a:	f7ff bf8d 	b.w	8005db8 <_puts_r>
 8005e9e:	bf00      	nop
 8005ea0:	20000010 	.word	0x20000010

08005ea4 <cleanup_glue>:
 8005ea4:	b538      	push	{r3, r4, r5, lr}
 8005ea6:	460c      	mov	r4, r1
 8005ea8:	6809      	ldr	r1, [r1, #0]
 8005eaa:	4605      	mov	r5, r0
 8005eac:	b109      	cbz	r1, 8005eb2 <cleanup_glue+0xe>
 8005eae:	f7ff fff9 	bl	8005ea4 <cleanup_glue>
 8005eb2:	4621      	mov	r1, r4
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005eba:	f000 bad9 	b.w	8006470 <_free_r>
	...

08005ec0 <_reclaim_reent>:
 8005ec0:	4b2c      	ldr	r3, [pc, #176]	; (8005f74 <_reclaim_reent+0xb4>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4283      	cmp	r3, r0
 8005ec6:	b570      	push	{r4, r5, r6, lr}
 8005ec8:	4604      	mov	r4, r0
 8005eca:	d051      	beq.n	8005f70 <_reclaim_reent+0xb0>
 8005ecc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005ece:	b143      	cbz	r3, 8005ee2 <_reclaim_reent+0x22>
 8005ed0:	68db      	ldr	r3, [r3, #12]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d14a      	bne.n	8005f6c <_reclaim_reent+0xac>
 8005ed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ed8:	6819      	ldr	r1, [r3, #0]
 8005eda:	b111      	cbz	r1, 8005ee2 <_reclaim_reent+0x22>
 8005edc:	4620      	mov	r0, r4
 8005ede:	f000 fac7 	bl	8006470 <_free_r>
 8005ee2:	6961      	ldr	r1, [r4, #20]
 8005ee4:	b111      	cbz	r1, 8005eec <_reclaim_reent+0x2c>
 8005ee6:	4620      	mov	r0, r4
 8005ee8:	f000 fac2 	bl	8006470 <_free_r>
 8005eec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005eee:	b111      	cbz	r1, 8005ef6 <_reclaim_reent+0x36>
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f000 fabd 	bl	8006470 <_free_r>
 8005ef6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005ef8:	b111      	cbz	r1, 8005f00 <_reclaim_reent+0x40>
 8005efa:	4620      	mov	r0, r4
 8005efc:	f000 fab8 	bl	8006470 <_free_r>
 8005f00:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005f02:	b111      	cbz	r1, 8005f0a <_reclaim_reent+0x4a>
 8005f04:	4620      	mov	r0, r4
 8005f06:	f000 fab3 	bl	8006470 <_free_r>
 8005f0a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005f0c:	b111      	cbz	r1, 8005f14 <_reclaim_reent+0x54>
 8005f0e:	4620      	mov	r0, r4
 8005f10:	f000 faae 	bl	8006470 <_free_r>
 8005f14:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005f16:	b111      	cbz	r1, 8005f1e <_reclaim_reent+0x5e>
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f000 faa9 	bl	8006470 <_free_r>
 8005f1e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005f20:	b111      	cbz	r1, 8005f28 <_reclaim_reent+0x68>
 8005f22:	4620      	mov	r0, r4
 8005f24:	f000 faa4 	bl	8006470 <_free_r>
 8005f28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f2a:	b111      	cbz	r1, 8005f32 <_reclaim_reent+0x72>
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	f000 fa9f 	bl	8006470 <_free_r>
 8005f32:	69a3      	ldr	r3, [r4, #24]
 8005f34:	b1e3      	cbz	r3, 8005f70 <_reclaim_reent+0xb0>
 8005f36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005f38:	4620      	mov	r0, r4
 8005f3a:	4798      	blx	r3
 8005f3c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005f3e:	b1b9      	cbz	r1, 8005f70 <_reclaim_reent+0xb0>
 8005f40:	4620      	mov	r0, r4
 8005f42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005f46:	f7ff bfad 	b.w	8005ea4 <cleanup_glue>
 8005f4a:	5949      	ldr	r1, [r1, r5]
 8005f4c:	b941      	cbnz	r1, 8005f60 <_reclaim_reent+0xa0>
 8005f4e:	3504      	adds	r5, #4
 8005f50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f52:	2d80      	cmp	r5, #128	; 0x80
 8005f54:	68d9      	ldr	r1, [r3, #12]
 8005f56:	d1f8      	bne.n	8005f4a <_reclaim_reent+0x8a>
 8005f58:	4620      	mov	r0, r4
 8005f5a:	f000 fa89 	bl	8006470 <_free_r>
 8005f5e:	e7ba      	b.n	8005ed6 <_reclaim_reent+0x16>
 8005f60:	680e      	ldr	r6, [r1, #0]
 8005f62:	4620      	mov	r0, r4
 8005f64:	f000 fa84 	bl	8006470 <_free_r>
 8005f68:	4631      	mov	r1, r6
 8005f6a:	e7ef      	b.n	8005f4c <_reclaim_reent+0x8c>
 8005f6c:	2500      	movs	r5, #0
 8005f6e:	e7ef      	b.n	8005f50 <_reclaim_reent+0x90>
 8005f70:	bd70      	pop	{r4, r5, r6, pc}
 8005f72:	bf00      	nop
 8005f74:	20000010 	.word	0x20000010

08005f78 <_sbrk_r>:
 8005f78:	b538      	push	{r3, r4, r5, lr}
 8005f7a:	4d06      	ldr	r5, [pc, #24]	; (8005f94 <_sbrk_r+0x1c>)
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	4604      	mov	r4, r0
 8005f80:	4608      	mov	r0, r1
 8005f82:	602b      	str	r3, [r5, #0]
 8005f84:	f7fa fe10 	bl	8000ba8 <_sbrk>
 8005f88:	1c43      	adds	r3, r0, #1
 8005f8a:	d102      	bne.n	8005f92 <_sbrk_r+0x1a>
 8005f8c:	682b      	ldr	r3, [r5, #0]
 8005f8e:	b103      	cbz	r3, 8005f92 <_sbrk_r+0x1a>
 8005f90:	6023      	str	r3, [r4, #0]
 8005f92:	bd38      	pop	{r3, r4, r5, pc}
 8005f94:	20004b50 	.word	0x20004b50

08005f98 <__sread>:
 8005f98:	b510      	push	{r4, lr}
 8005f9a:	460c      	mov	r4, r1
 8005f9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fa0:	f000 fda0 	bl	8006ae4 <_read_r>
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	bfab      	itete	ge
 8005fa8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005faa:	89a3      	ldrhlt	r3, [r4, #12]
 8005fac:	181b      	addge	r3, r3, r0
 8005fae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005fb2:	bfac      	ite	ge
 8005fb4:	6563      	strge	r3, [r4, #84]	; 0x54
 8005fb6:	81a3      	strhlt	r3, [r4, #12]
 8005fb8:	bd10      	pop	{r4, pc}

08005fba <__swrite>:
 8005fba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fbe:	461f      	mov	r7, r3
 8005fc0:	898b      	ldrh	r3, [r1, #12]
 8005fc2:	05db      	lsls	r3, r3, #23
 8005fc4:	4605      	mov	r5, r0
 8005fc6:	460c      	mov	r4, r1
 8005fc8:	4616      	mov	r6, r2
 8005fca:	d505      	bpl.n	8005fd8 <__swrite+0x1e>
 8005fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f000 f9c8 	bl	8006368 <_lseek_r>
 8005fd8:	89a3      	ldrh	r3, [r4, #12]
 8005fda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fe2:	81a3      	strh	r3, [r4, #12]
 8005fe4:	4632      	mov	r2, r6
 8005fe6:	463b      	mov	r3, r7
 8005fe8:	4628      	mov	r0, r5
 8005fea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fee:	f000 b869 	b.w	80060c4 <_write_r>

08005ff2 <__sseek>:
 8005ff2:	b510      	push	{r4, lr}
 8005ff4:	460c      	mov	r4, r1
 8005ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ffa:	f000 f9b5 	bl	8006368 <_lseek_r>
 8005ffe:	1c43      	adds	r3, r0, #1
 8006000:	89a3      	ldrh	r3, [r4, #12]
 8006002:	bf15      	itete	ne
 8006004:	6560      	strne	r0, [r4, #84]	; 0x54
 8006006:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800600a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800600e:	81a3      	strheq	r3, [r4, #12]
 8006010:	bf18      	it	ne
 8006012:	81a3      	strhne	r3, [r4, #12]
 8006014:	bd10      	pop	{r4, pc}

08006016 <__sclose>:
 8006016:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800601a:	f000 b8d3 	b.w	80061c4 <_close_r>
	...

08006020 <__swbuf_r>:
 8006020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006022:	460e      	mov	r6, r1
 8006024:	4614      	mov	r4, r2
 8006026:	4605      	mov	r5, r0
 8006028:	b118      	cbz	r0, 8006032 <__swbuf_r+0x12>
 800602a:	6983      	ldr	r3, [r0, #24]
 800602c:	b90b      	cbnz	r3, 8006032 <__swbuf_r+0x12>
 800602e:	f7ff fd3b 	bl	8005aa8 <__sinit>
 8006032:	4b21      	ldr	r3, [pc, #132]	; (80060b8 <__swbuf_r+0x98>)
 8006034:	429c      	cmp	r4, r3
 8006036:	d12b      	bne.n	8006090 <__swbuf_r+0x70>
 8006038:	686c      	ldr	r4, [r5, #4]
 800603a:	69a3      	ldr	r3, [r4, #24]
 800603c:	60a3      	str	r3, [r4, #8]
 800603e:	89a3      	ldrh	r3, [r4, #12]
 8006040:	071a      	lsls	r2, r3, #28
 8006042:	d52f      	bpl.n	80060a4 <__swbuf_r+0x84>
 8006044:	6923      	ldr	r3, [r4, #16]
 8006046:	b36b      	cbz	r3, 80060a4 <__swbuf_r+0x84>
 8006048:	6923      	ldr	r3, [r4, #16]
 800604a:	6820      	ldr	r0, [r4, #0]
 800604c:	1ac0      	subs	r0, r0, r3
 800604e:	6963      	ldr	r3, [r4, #20]
 8006050:	b2f6      	uxtb	r6, r6
 8006052:	4283      	cmp	r3, r0
 8006054:	4637      	mov	r7, r6
 8006056:	dc04      	bgt.n	8006062 <__swbuf_r+0x42>
 8006058:	4621      	mov	r1, r4
 800605a:	4628      	mov	r0, r5
 800605c:	f000 f948 	bl	80062f0 <_fflush_r>
 8006060:	bb30      	cbnz	r0, 80060b0 <__swbuf_r+0x90>
 8006062:	68a3      	ldr	r3, [r4, #8]
 8006064:	3b01      	subs	r3, #1
 8006066:	60a3      	str	r3, [r4, #8]
 8006068:	6823      	ldr	r3, [r4, #0]
 800606a:	1c5a      	adds	r2, r3, #1
 800606c:	6022      	str	r2, [r4, #0]
 800606e:	701e      	strb	r6, [r3, #0]
 8006070:	6963      	ldr	r3, [r4, #20]
 8006072:	3001      	adds	r0, #1
 8006074:	4283      	cmp	r3, r0
 8006076:	d004      	beq.n	8006082 <__swbuf_r+0x62>
 8006078:	89a3      	ldrh	r3, [r4, #12]
 800607a:	07db      	lsls	r3, r3, #31
 800607c:	d506      	bpl.n	800608c <__swbuf_r+0x6c>
 800607e:	2e0a      	cmp	r6, #10
 8006080:	d104      	bne.n	800608c <__swbuf_r+0x6c>
 8006082:	4621      	mov	r1, r4
 8006084:	4628      	mov	r0, r5
 8006086:	f000 f933 	bl	80062f0 <_fflush_r>
 800608a:	b988      	cbnz	r0, 80060b0 <__swbuf_r+0x90>
 800608c:	4638      	mov	r0, r7
 800608e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006090:	4b0a      	ldr	r3, [pc, #40]	; (80060bc <__swbuf_r+0x9c>)
 8006092:	429c      	cmp	r4, r3
 8006094:	d101      	bne.n	800609a <__swbuf_r+0x7a>
 8006096:	68ac      	ldr	r4, [r5, #8]
 8006098:	e7cf      	b.n	800603a <__swbuf_r+0x1a>
 800609a:	4b09      	ldr	r3, [pc, #36]	; (80060c0 <__swbuf_r+0xa0>)
 800609c:	429c      	cmp	r4, r3
 800609e:	bf08      	it	eq
 80060a0:	68ec      	ldreq	r4, [r5, #12]
 80060a2:	e7ca      	b.n	800603a <__swbuf_r+0x1a>
 80060a4:	4621      	mov	r1, r4
 80060a6:	4628      	mov	r0, r5
 80060a8:	f000 f81e 	bl	80060e8 <__swsetup_r>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	d0cb      	beq.n	8006048 <__swbuf_r+0x28>
 80060b0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80060b4:	e7ea      	b.n	800608c <__swbuf_r+0x6c>
 80060b6:	bf00      	nop
 80060b8:	08006c58 	.word	0x08006c58
 80060bc:	08006c78 	.word	0x08006c78
 80060c0:	08006c38 	.word	0x08006c38

080060c4 <_write_r>:
 80060c4:	b538      	push	{r3, r4, r5, lr}
 80060c6:	4d07      	ldr	r5, [pc, #28]	; (80060e4 <_write_r+0x20>)
 80060c8:	4604      	mov	r4, r0
 80060ca:	4608      	mov	r0, r1
 80060cc:	4611      	mov	r1, r2
 80060ce:	2200      	movs	r2, #0
 80060d0:	602a      	str	r2, [r5, #0]
 80060d2:	461a      	mov	r2, r3
 80060d4:	f7fa fd17 	bl	8000b06 <_write>
 80060d8:	1c43      	adds	r3, r0, #1
 80060da:	d102      	bne.n	80060e2 <_write_r+0x1e>
 80060dc:	682b      	ldr	r3, [r5, #0]
 80060de:	b103      	cbz	r3, 80060e2 <_write_r+0x1e>
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	bd38      	pop	{r3, r4, r5, pc}
 80060e4:	20004b50 	.word	0x20004b50

080060e8 <__swsetup_r>:
 80060e8:	4b32      	ldr	r3, [pc, #200]	; (80061b4 <__swsetup_r+0xcc>)
 80060ea:	b570      	push	{r4, r5, r6, lr}
 80060ec:	681d      	ldr	r5, [r3, #0]
 80060ee:	4606      	mov	r6, r0
 80060f0:	460c      	mov	r4, r1
 80060f2:	b125      	cbz	r5, 80060fe <__swsetup_r+0x16>
 80060f4:	69ab      	ldr	r3, [r5, #24]
 80060f6:	b913      	cbnz	r3, 80060fe <__swsetup_r+0x16>
 80060f8:	4628      	mov	r0, r5
 80060fa:	f7ff fcd5 	bl	8005aa8 <__sinit>
 80060fe:	4b2e      	ldr	r3, [pc, #184]	; (80061b8 <__swsetup_r+0xd0>)
 8006100:	429c      	cmp	r4, r3
 8006102:	d10f      	bne.n	8006124 <__swsetup_r+0x3c>
 8006104:	686c      	ldr	r4, [r5, #4]
 8006106:	89a3      	ldrh	r3, [r4, #12]
 8006108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800610c:	0719      	lsls	r1, r3, #28
 800610e:	d42c      	bmi.n	800616a <__swsetup_r+0x82>
 8006110:	06dd      	lsls	r5, r3, #27
 8006112:	d411      	bmi.n	8006138 <__swsetup_r+0x50>
 8006114:	2309      	movs	r3, #9
 8006116:	6033      	str	r3, [r6, #0]
 8006118:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800611c:	81a3      	strh	r3, [r4, #12]
 800611e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006122:	e03e      	b.n	80061a2 <__swsetup_r+0xba>
 8006124:	4b25      	ldr	r3, [pc, #148]	; (80061bc <__swsetup_r+0xd4>)
 8006126:	429c      	cmp	r4, r3
 8006128:	d101      	bne.n	800612e <__swsetup_r+0x46>
 800612a:	68ac      	ldr	r4, [r5, #8]
 800612c:	e7eb      	b.n	8006106 <__swsetup_r+0x1e>
 800612e:	4b24      	ldr	r3, [pc, #144]	; (80061c0 <__swsetup_r+0xd8>)
 8006130:	429c      	cmp	r4, r3
 8006132:	bf08      	it	eq
 8006134:	68ec      	ldreq	r4, [r5, #12]
 8006136:	e7e6      	b.n	8006106 <__swsetup_r+0x1e>
 8006138:	0758      	lsls	r0, r3, #29
 800613a:	d512      	bpl.n	8006162 <__swsetup_r+0x7a>
 800613c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800613e:	b141      	cbz	r1, 8006152 <__swsetup_r+0x6a>
 8006140:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006144:	4299      	cmp	r1, r3
 8006146:	d002      	beq.n	800614e <__swsetup_r+0x66>
 8006148:	4630      	mov	r0, r6
 800614a:	f000 f991 	bl	8006470 <_free_r>
 800614e:	2300      	movs	r3, #0
 8006150:	6363      	str	r3, [r4, #52]	; 0x34
 8006152:	89a3      	ldrh	r3, [r4, #12]
 8006154:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006158:	81a3      	strh	r3, [r4, #12]
 800615a:	2300      	movs	r3, #0
 800615c:	6063      	str	r3, [r4, #4]
 800615e:	6923      	ldr	r3, [r4, #16]
 8006160:	6023      	str	r3, [r4, #0]
 8006162:	89a3      	ldrh	r3, [r4, #12]
 8006164:	f043 0308 	orr.w	r3, r3, #8
 8006168:	81a3      	strh	r3, [r4, #12]
 800616a:	6923      	ldr	r3, [r4, #16]
 800616c:	b94b      	cbnz	r3, 8006182 <__swsetup_r+0x9a>
 800616e:	89a3      	ldrh	r3, [r4, #12]
 8006170:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006178:	d003      	beq.n	8006182 <__swsetup_r+0x9a>
 800617a:	4621      	mov	r1, r4
 800617c:	4630      	mov	r0, r6
 800617e:	f000 f92b 	bl	80063d8 <__smakebuf_r>
 8006182:	89a0      	ldrh	r0, [r4, #12]
 8006184:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006188:	f010 0301 	ands.w	r3, r0, #1
 800618c:	d00a      	beq.n	80061a4 <__swsetup_r+0xbc>
 800618e:	2300      	movs	r3, #0
 8006190:	60a3      	str	r3, [r4, #8]
 8006192:	6963      	ldr	r3, [r4, #20]
 8006194:	425b      	negs	r3, r3
 8006196:	61a3      	str	r3, [r4, #24]
 8006198:	6923      	ldr	r3, [r4, #16]
 800619a:	b943      	cbnz	r3, 80061ae <__swsetup_r+0xc6>
 800619c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80061a0:	d1ba      	bne.n	8006118 <__swsetup_r+0x30>
 80061a2:	bd70      	pop	{r4, r5, r6, pc}
 80061a4:	0781      	lsls	r1, r0, #30
 80061a6:	bf58      	it	pl
 80061a8:	6963      	ldrpl	r3, [r4, #20]
 80061aa:	60a3      	str	r3, [r4, #8]
 80061ac:	e7f4      	b.n	8006198 <__swsetup_r+0xb0>
 80061ae:	2000      	movs	r0, #0
 80061b0:	e7f7      	b.n	80061a2 <__swsetup_r+0xba>
 80061b2:	bf00      	nop
 80061b4:	20000010 	.word	0x20000010
 80061b8:	08006c58 	.word	0x08006c58
 80061bc:	08006c78 	.word	0x08006c78
 80061c0:	08006c38 	.word	0x08006c38

080061c4 <_close_r>:
 80061c4:	b538      	push	{r3, r4, r5, lr}
 80061c6:	4d06      	ldr	r5, [pc, #24]	; (80061e0 <_close_r+0x1c>)
 80061c8:	2300      	movs	r3, #0
 80061ca:	4604      	mov	r4, r0
 80061cc:	4608      	mov	r0, r1
 80061ce:	602b      	str	r3, [r5, #0]
 80061d0:	f7fa fcb5 	bl	8000b3e <_close>
 80061d4:	1c43      	adds	r3, r0, #1
 80061d6:	d102      	bne.n	80061de <_close_r+0x1a>
 80061d8:	682b      	ldr	r3, [r5, #0]
 80061da:	b103      	cbz	r3, 80061de <_close_r+0x1a>
 80061dc:	6023      	str	r3, [r4, #0]
 80061de:	bd38      	pop	{r3, r4, r5, pc}
 80061e0:	20004b50 	.word	0x20004b50

080061e4 <__sflush_r>:
 80061e4:	898a      	ldrh	r2, [r1, #12]
 80061e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ea:	4605      	mov	r5, r0
 80061ec:	0710      	lsls	r0, r2, #28
 80061ee:	460c      	mov	r4, r1
 80061f0:	d458      	bmi.n	80062a4 <__sflush_r+0xc0>
 80061f2:	684b      	ldr	r3, [r1, #4]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	dc05      	bgt.n	8006204 <__sflush_r+0x20>
 80061f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	dc02      	bgt.n	8006204 <__sflush_r+0x20>
 80061fe:	2000      	movs	r0, #0
 8006200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006204:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006206:	2e00      	cmp	r6, #0
 8006208:	d0f9      	beq.n	80061fe <__sflush_r+0x1a>
 800620a:	2300      	movs	r3, #0
 800620c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006210:	682f      	ldr	r7, [r5, #0]
 8006212:	602b      	str	r3, [r5, #0]
 8006214:	d032      	beq.n	800627c <__sflush_r+0x98>
 8006216:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006218:	89a3      	ldrh	r3, [r4, #12]
 800621a:	075a      	lsls	r2, r3, #29
 800621c:	d505      	bpl.n	800622a <__sflush_r+0x46>
 800621e:	6863      	ldr	r3, [r4, #4]
 8006220:	1ac0      	subs	r0, r0, r3
 8006222:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006224:	b10b      	cbz	r3, 800622a <__sflush_r+0x46>
 8006226:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006228:	1ac0      	subs	r0, r0, r3
 800622a:	2300      	movs	r3, #0
 800622c:	4602      	mov	r2, r0
 800622e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006230:	6a21      	ldr	r1, [r4, #32]
 8006232:	4628      	mov	r0, r5
 8006234:	47b0      	blx	r6
 8006236:	1c43      	adds	r3, r0, #1
 8006238:	89a3      	ldrh	r3, [r4, #12]
 800623a:	d106      	bne.n	800624a <__sflush_r+0x66>
 800623c:	6829      	ldr	r1, [r5, #0]
 800623e:	291d      	cmp	r1, #29
 8006240:	d82c      	bhi.n	800629c <__sflush_r+0xb8>
 8006242:	4a2a      	ldr	r2, [pc, #168]	; (80062ec <__sflush_r+0x108>)
 8006244:	40ca      	lsrs	r2, r1
 8006246:	07d6      	lsls	r6, r2, #31
 8006248:	d528      	bpl.n	800629c <__sflush_r+0xb8>
 800624a:	2200      	movs	r2, #0
 800624c:	6062      	str	r2, [r4, #4]
 800624e:	04d9      	lsls	r1, r3, #19
 8006250:	6922      	ldr	r2, [r4, #16]
 8006252:	6022      	str	r2, [r4, #0]
 8006254:	d504      	bpl.n	8006260 <__sflush_r+0x7c>
 8006256:	1c42      	adds	r2, r0, #1
 8006258:	d101      	bne.n	800625e <__sflush_r+0x7a>
 800625a:	682b      	ldr	r3, [r5, #0]
 800625c:	b903      	cbnz	r3, 8006260 <__sflush_r+0x7c>
 800625e:	6560      	str	r0, [r4, #84]	; 0x54
 8006260:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006262:	602f      	str	r7, [r5, #0]
 8006264:	2900      	cmp	r1, #0
 8006266:	d0ca      	beq.n	80061fe <__sflush_r+0x1a>
 8006268:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800626c:	4299      	cmp	r1, r3
 800626e:	d002      	beq.n	8006276 <__sflush_r+0x92>
 8006270:	4628      	mov	r0, r5
 8006272:	f000 f8fd 	bl	8006470 <_free_r>
 8006276:	2000      	movs	r0, #0
 8006278:	6360      	str	r0, [r4, #52]	; 0x34
 800627a:	e7c1      	b.n	8006200 <__sflush_r+0x1c>
 800627c:	6a21      	ldr	r1, [r4, #32]
 800627e:	2301      	movs	r3, #1
 8006280:	4628      	mov	r0, r5
 8006282:	47b0      	blx	r6
 8006284:	1c41      	adds	r1, r0, #1
 8006286:	d1c7      	bne.n	8006218 <__sflush_r+0x34>
 8006288:	682b      	ldr	r3, [r5, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d0c4      	beq.n	8006218 <__sflush_r+0x34>
 800628e:	2b1d      	cmp	r3, #29
 8006290:	d001      	beq.n	8006296 <__sflush_r+0xb2>
 8006292:	2b16      	cmp	r3, #22
 8006294:	d101      	bne.n	800629a <__sflush_r+0xb6>
 8006296:	602f      	str	r7, [r5, #0]
 8006298:	e7b1      	b.n	80061fe <__sflush_r+0x1a>
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062a0:	81a3      	strh	r3, [r4, #12]
 80062a2:	e7ad      	b.n	8006200 <__sflush_r+0x1c>
 80062a4:	690f      	ldr	r7, [r1, #16]
 80062a6:	2f00      	cmp	r7, #0
 80062a8:	d0a9      	beq.n	80061fe <__sflush_r+0x1a>
 80062aa:	0793      	lsls	r3, r2, #30
 80062ac:	680e      	ldr	r6, [r1, #0]
 80062ae:	bf08      	it	eq
 80062b0:	694b      	ldreq	r3, [r1, #20]
 80062b2:	600f      	str	r7, [r1, #0]
 80062b4:	bf18      	it	ne
 80062b6:	2300      	movne	r3, #0
 80062b8:	eba6 0807 	sub.w	r8, r6, r7
 80062bc:	608b      	str	r3, [r1, #8]
 80062be:	f1b8 0f00 	cmp.w	r8, #0
 80062c2:	dd9c      	ble.n	80061fe <__sflush_r+0x1a>
 80062c4:	6a21      	ldr	r1, [r4, #32]
 80062c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80062c8:	4643      	mov	r3, r8
 80062ca:	463a      	mov	r2, r7
 80062cc:	4628      	mov	r0, r5
 80062ce:	47b0      	blx	r6
 80062d0:	2800      	cmp	r0, #0
 80062d2:	dc06      	bgt.n	80062e2 <__sflush_r+0xfe>
 80062d4:	89a3      	ldrh	r3, [r4, #12]
 80062d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062da:	81a3      	strh	r3, [r4, #12]
 80062dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062e0:	e78e      	b.n	8006200 <__sflush_r+0x1c>
 80062e2:	4407      	add	r7, r0
 80062e4:	eba8 0800 	sub.w	r8, r8, r0
 80062e8:	e7e9      	b.n	80062be <__sflush_r+0xda>
 80062ea:	bf00      	nop
 80062ec:	20400001 	.word	0x20400001

080062f0 <_fflush_r>:
 80062f0:	b538      	push	{r3, r4, r5, lr}
 80062f2:	690b      	ldr	r3, [r1, #16]
 80062f4:	4605      	mov	r5, r0
 80062f6:	460c      	mov	r4, r1
 80062f8:	b913      	cbnz	r3, 8006300 <_fflush_r+0x10>
 80062fa:	2500      	movs	r5, #0
 80062fc:	4628      	mov	r0, r5
 80062fe:	bd38      	pop	{r3, r4, r5, pc}
 8006300:	b118      	cbz	r0, 800630a <_fflush_r+0x1a>
 8006302:	6983      	ldr	r3, [r0, #24]
 8006304:	b90b      	cbnz	r3, 800630a <_fflush_r+0x1a>
 8006306:	f7ff fbcf 	bl	8005aa8 <__sinit>
 800630a:	4b14      	ldr	r3, [pc, #80]	; (800635c <_fflush_r+0x6c>)
 800630c:	429c      	cmp	r4, r3
 800630e:	d11b      	bne.n	8006348 <_fflush_r+0x58>
 8006310:	686c      	ldr	r4, [r5, #4]
 8006312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d0ef      	beq.n	80062fa <_fflush_r+0xa>
 800631a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800631c:	07d0      	lsls	r0, r2, #31
 800631e:	d404      	bmi.n	800632a <_fflush_r+0x3a>
 8006320:	0599      	lsls	r1, r3, #22
 8006322:	d402      	bmi.n	800632a <_fflush_r+0x3a>
 8006324:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006326:	f7ff fc82 	bl	8005c2e <__retarget_lock_acquire_recursive>
 800632a:	4628      	mov	r0, r5
 800632c:	4621      	mov	r1, r4
 800632e:	f7ff ff59 	bl	80061e4 <__sflush_r>
 8006332:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006334:	07da      	lsls	r2, r3, #31
 8006336:	4605      	mov	r5, r0
 8006338:	d4e0      	bmi.n	80062fc <_fflush_r+0xc>
 800633a:	89a3      	ldrh	r3, [r4, #12]
 800633c:	059b      	lsls	r3, r3, #22
 800633e:	d4dd      	bmi.n	80062fc <_fflush_r+0xc>
 8006340:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006342:	f7ff fc75 	bl	8005c30 <__retarget_lock_release_recursive>
 8006346:	e7d9      	b.n	80062fc <_fflush_r+0xc>
 8006348:	4b05      	ldr	r3, [pc, #20]	; (8006360 <_fflush_r+0x70>)
 800634a:	429c      	cmp	r4, r3
 800634c:	d101      	bne.n	8006352 <_fflush_r+0x62>
 800634e:	68ac      	ldr	r4, [r5, #8]
 8006350:	e7df      	b.n	8006312 <_fflush_r+0x22>
 8006352:	4b04      	ldr	r3, [pc, #16]	; (8006364 <_fflush_r+0x74>)
 8006354:	429c      	cmp	r4, r3
 8006356:	bf08      	it	eq
 8006358:	68ec      	ldreq	r4, [r5, #12]
 800635a:	e7da      	b.n	8006312 <_fflush_r+0x22>
 800635c:	08006c58 	.word	0x08006c58
 8006360:	08006c78 	.word	0x08006c78
 8006364:	08006c38 	.word	0x08006c38

08006368 <_lseek_r>:
 8006368:	b538      	push	{r3, r4, r5, lr}
 800636a:	4d07      	ldr	r5, [pc, #28]	; (8006388 <_lseek_r+0x20>)
 800636c:	4604      	mov	r4, r0
 800636e:	4608      	mov	r0, r1
 8006370:	4611      	mov	r1, r2
 8006372:	2200      	movs	r2, #0
 8006374:	602a      	str	r2, [r5, #0]
 8006376:	461a      	mov	r2, r3
 8006378:	f7fa fc08 	bl	8000b8c <_lseek>
 800637c:	1c43      	adds	r3, r0, #1
 800637e:	d102      	bne.n	8006386 <_lseek_r+0x1e>
 8006380:	682b      	ldr	r3, [r5, #0]
 8006382:	b103      	cbz	r3, 8006386 <_lseek_r+0x1e>
 8006384:	6023      	str	r3, [r4, #0]
 8006386:	bd38      	pop	{r3, r4, r5, pc}
 8006388:	20004b50 	.word	0x20004b50

0800638c <__swhatbuf_r>:
 800638c:	b570      	push	{r4, r5, r6, lr}
 800638e:	460e      	mov	r6, r1
 8006390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006394:	2900      	cmp	r1, #0
 8006396:	b096      	sub	sp, #88	; 0x58
 8006398:	4614      	mov	r4, r2
 800639a:	461d      	mov	r5, r3
 800639c:	da08      	bge.n	80063b0 <__swhatbuf_r+0x24>
 800639e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	602a      	str	r2, [r5, #0]
 80063a6:	061a      	lsls	r2, r3, #24
 80063a8:	d410      	bmi.n	80063cc <__swhatbuf_r+0x40>
 80063aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063ae:	e00e      	b.n	80063ce <__swhatbuf_r+0x42>
 80063b0:	466a      	mov	r2, sp
 80063b2:	f000 fba9 	bl	8006b08 <_fstat_r>
 80063b6:	2800      	cmp	r0, #0
 80063b8:	dbf1      	blt.n	800639e <__swhatbuf_r+0x12>
 80063ba:	9a01      	ldr	r2, [sp, #4]
 80063bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80063c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80063c4:	425a      	negs	r2, r3
 80063c6:	415a      	adcs	r2, r3
 80063c8:	602a      	str	r2, [r5, #0]
 80063ca:	e7ee      	b.n	80063aa <__swhatbuf_r+0x1e>
 80063cc:	2340      	movs	r3, #64	; 0x40
 80063ce:	2000      	movs	r0, #0
 80063d0:	6023      	str	r3, [r4, #0]
 80063d2:	b016      	add	sp, #88	; 0x58
 80063d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080063d8 <__smakebuf_r>:
 80063d8:	898b      	ldrh	r3, [r1, #12]
 80063da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063dc:	079d      	lsls	r5, r3, #30
 80063de:	4606      	mov	r6, r0
 80063e0:	460c      	mov	r4, r1
 80063e2:	d507      	bpl.n	80063f4 <__smakebuf_r+0x1c>
 80063e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063e8:	6023      	str	r3, [r4, #0]
 80063ea:	6123      	str	r3, [r4, #16]
 80063ec:	2301      	movs	r3, #1
 80063ee:	6163      	str	r3, [r4, #20]
 80063f0:	b002      	add	sp, #8
 80063f2:	bd70      	pop	{r4, r5, r6, pc}
 80063f4:	ab01      	add	r3, sp, #4
 80063f6:	466a      	mov	r2, sp
 80063f8:	f7ff ffc8 	bl	800638c <__swhatbuf_r>
 80063fc:	9900      	ldr	r1, [sp, #0]
 80063fe:	4605      	mov	r5, r0
 8006400:	4630      	mov	r0, r6
 8006402:	f7ff fc4d 	bl	8005ca0 <_malloc_r>
 8006406:	b948      	cbnz	r0, 800641c <__smakebuf_r+0x44>
 8006408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800640c:	059a      	lsls	r2, r3, #22
 800640e:	d4ef      	bmi.n	80063f0 <__smakebuf_r+0x18>
 8006410:	f023 0303 	bic.w	r3, r3, #3
 8006414:	f043 0302 	orr.w	r3, r3, #2
 8006418:	81a3      	strh	r3, [r4, #12]
 800641a:	e7e3      	b.n	80063e4 <__smakebuf_r+0xc>
 800641c:	4b0d      	ldr	r3, [pc, #52]	; (8006454 <__smakebuf_r+0x7c>)
 800641e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006420:	89a3      	ldrh	r3, [r4, #12]
 8006422:	6020      	str	r0, [r4, #0]
 8006424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006428:	81a3      	strh	r3, [r4, #12]
 800642a:	9b00      	ldr	r3, [sp, #0]
 800642c:	6163      	str	r3, [r4, #20]
 800642e:	9b01      	ldr	r3, [sp, #4]
 8006430:	6120      	str	r0, [r4, #16]
 8006432:	b15b      	cbz	r3, 800644c <__smakebuf_r+0x74>
 8006434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006438:	4630      	mov	r0, r6
 800643a:	f000 fb77 	bl	8006b2c <_isatty_r>
 800643e:	b128      	cbz	r0, 800644c <__smakebuf_r+0x74>
 8006440:	89a3      	ldrh	r3, [r4, #12]
 8006442:	f023 0303 	bic.w	r3, r3, #3
 8006446:	f043 0301 	orr.w	r3, r3, #1
 800644a:	81a3      	strh	r3, [r4, #12]
 800644c:	89a0      	ldrh	r0, [r4, #12]
 800644e:	4305      	orrs	r5, r0
 8006450:	81a5      	strh	r5, [r4, #12]
 8006452:	e7cd      	b.n	80063f0 <__smakebuf_r+0x18>
 8006454:	08005a41 	.word	0x08005a41

08006458 <__malloc_lock>:
 8006458:	4801      	ldr	r0, [pc, #4]	; (8006460 <__malloc_lock+0x8>)
 800645a:	f7ff bbe8 	b.w	8005c2e <__retarget_lock_acquire_recursive>
 800645e:	bf00      	nop
 8006460:	20004b44 	.word	0x20004b44

08006464 <__malloc_unlock>:
 8006464:	4801      	ldr	r0, [pc, #4]	; (800646c <__malloc_unlock+0x8>)
 8006466:	f7ff bbe3 	b.w	8005c30 <__retarget_lock_release_recursive>
 800646a:	bf00      	nop
 800646c:	20004b44 	.word	0x20004b44

08006470 <_free_r>:
 8006470:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006472:	2900      	cmp	r1, #0
 8006474:	d044      	beq.n	8006500 <_free_r+0x90>
 8006476:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800647a:	9001      	str	r0, [sp, #4]
 800647c:	2b00      	cmp	r3, #0
 800647e:	f1a1 0404 	sub.w	r4, r1, #4
 8006482:	bfb8      	it	lt
 8006484:	18e4      	addlt	r4, r4, r3
 8006486:	f7ff ffe7 	bl	8006458 <__malloc_lock>
 800648a:	4a1e      	ldr	r2, [pc, #120]	; (8006504 <_free_r+0x94>)
 800648c:	9801      	ldr	r0, [sp, #4]
 800648e:	6813      	ldr	r3, [r2, #0]
 8006490:	b933      	cbnz	r3, 80064a0 <_free_r+0x30>
 8006492:	6063      	str	r3, [r4, #4]
 8006494:	6014      	str	r4, [r2, #0]
 8006496:	b003      	add	sp, #12
 8006498:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800649c:	f7ff bfe2 	b.w	8006464 <__malloc_unlock>
 80064a0:	42a3      	cmp	r3, r4
 80064a2:	d908      	bls.n	80064b6 <_free_r+0x46>
 80064a4:	6825      	ldr	r5, [r4, #0]
 80064a6:	1961      	adds	r1, r4, r5
 80064a8:	428b      	cmp	r3, r1
 80064aa:	bf01      	itttt	eq
 80064ac:	6819      	ldreq	r1, [r3, #0]
 80064ae:	685b      	ldreq	r3, [r3, #4]
 80064b0:	1949      	addeq	r1, r1, r5
 80064b2:	6021      	streq	r1, [r4, #0]
 80064b4:	e7ed      	b.n	8006492 <_free_r+0x22>
 80064b6:	461a      	mov	r2, r3
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	b10b      	cbz	r3, 80064c0 <_free_r+0x50>
 80064bc:	42a3      	cmp	r3, r4
 80064be:	d9fa      	bls.n	80064b6 <_free_r+0x46>
 80064c0:	6811      	ldr	r1, [r2, #0]
 80064c2:	1855      	adds	r5, r2, r1
 80064c4:	42a5      	cmp	r5, r4
 80064c6:	d10b      	bne.n	80064e0 <_free_r+0x70>
 80064c8:	6824      	ldr	r4, [r4, #0]
 80064ca:	4421      	add	r1, r4
 80064cc:	1854      	adds	r4, r2, r1
 80064ce:	42a3      	cmp	r3, r4
 80064d0:	6011      	str	r1, [r2, #0]
 80064d2:	d1e0      	bne.n	8006496 <_free_r+0x26>
 80064d4:	681c      	ldr	r4, [r3, #0]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	6053      	str	r3, [r2, #4]
 80064da:	4421      	add	r1, r4
 80064dc:	6011      	str	r1, [r2, #0]
 80064de:	e7da      	b.n	8006496 <_free_r+0x26>
 80064e0:	d902      	bls.n	80064e8 <_free_r+0x78>
 80064e2:	230c      	movs	r3, #12
 80064e4:	6003      	str	r3, [r0, #0]
 80064e6:	e7d6      	b.n	8006496 <_free_r+0x26>
 80064e8:	6825      	ldr	r5, [r4, #0]
 80064ea:	1961      	adds	r1, r4, r5
 80064ec:	428b      	cmp	r3, r1
 80064ee:	bf04      	itt	eq
 80064f0:	6819      	ldreq	r1, [r3, #0]
 80064f2:	685b      	ldreq	r3, [r3, #4]
 80064f4:	6063      	str	r3, [r4, #4]
 80064f6:	bf04      	itt	eq
 80064f8:	1949      	addeq	r1, r1, r5
 80064fa:	6021      	streq	r1, [r4, #0]
 80064fc:	6054      	str	r4, [r2, #4]
 80064fe:	e7ca      	b.n	8006496 <_free_r+0x26>
 8006500:	b003      	add	sp, #12
 8006502:	bd30      	pop	{r4, r5, pc}
 8006504:	20004b48 	.word	0x20004b48

08006508 <__sfputc_r>:
 8006508:	6893      	ldr	r3, [r2, #8]
 800650a:	3b01      	subs	r3, #1
 800650c:	2b00      	cmp	r3, #0
 800650e:	b410      	push	{r4}
 8006510:	6093      	str	r3, [r2, #8]
 8006512:	da08      	bge.n	8006526 <__sfputc_r+0x1e>
 8006514:	6994      	ldr	r4, [r2, #24]
 8006516:	42a3      	cmp	r3, r4
 8006518:	db01      	blt.n	800651e <__sfputc_r+0x16>
 800651a:	290a      	cmp	r1, #10
 800651c:	d103      	bne.n	8006526 <__sfputc_r+0x1e>
 800651e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006522:	f7ff bd7d 	b.w	8006020 <__swbuf_r>
 8006526:	6813      	ldr	r3, [r2, #0]
 8006528:	1c58      	adds	r0, r3, #1
 800652a:	6010      	str	r0, [r2, #0]
 800652c:	7019      	strb	r1, [r3, #0]
 800652e:	4608      	mov	r0, r1
 8006530:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006534:	4770      	bx	lr

08006536 <__sfputs_r>:
 8006536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006538:	4606      	mov	r6, r0
 800653a:	460f      	mov	r7, r1
 800653c:	4614      	mov	r4, r2
 800653e:	18d5      	adds	r5, r2, r3
 8006540:	42ac      	cmp	r4, r5
 8006542:	d101      	bne.n	8006548 <__sfputs_r+0x12>
 8006544:	2000      	movs	r0, #0
 8006546:	e007      	b.n	8006558 <__sfputs_r+0x22>
 8006548:	f814 1b01 	ldrb.w	r1, [r4], #1
 800654c:	463a      	mov	r2, r7
 800654e:	4630      	mov	r0, r6
 8006550:	f7ff ffda 	bl	8006508 <__sfputc_r>
 8006554:	1c43      	adds	r3, r0, #1
 8006556:	d1f3      	bne.n	8006540 <__sfputs_r+0xa>
 8006558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800655c <_vfiprintf_r>:
 800655c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006560:	460d      	mov	r5, r1
 8006562:	b09d      	sub	sp, #116	; 0x74
 8006564:	4614      	mov	r4, r2
 8006566:	4698      	mov	r8, r3
 8006568:	4606      	mov	r6, r0
 800656a:	b118      	cbz	r0, 8006574 <_vfiprintf_r+0x18>
 800656c:	6983      	ldr	r3, [r0, #24]
 800656e:	b90b      	cbnz	r3, 8006574 <_vfiprintf_r+0x18>
 8006570:	f7ff fa9a 	bl	8005aa8 <__sinit>
 8006574:	4b89      	ldr	r3, [pc, #548]	; (800679c <_vfiprintf_r+0x240>)
 8006576:	429d      	cmp	r5, r3
 8006578:	d11b      	bne.n	80065b2 <_vfiprintf_r+0x56>
 800657a:	6875      	ldr	r5, [r6, #4]
 800657c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800657e:	07d9      	lsls	r1, r3, #31
 8006580:	d405      	bmi.n	800658e <_vfiprintf_r+0x32>
 8006582:	89ab      	ldrh	r3, [r5, #12]
 8006584:	059a      	lsls	r2, r3, #22
 8006586:	d402      	bmi.n	800658e <_vfiprintf_r+0x32>
 8006588:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800658a:	f7ff fb50 	bl	8005c2e <__retarget_lock_acquire_recursive>
 800658e:	89ab      	ldrh	r3, [r5, #12]
 8006590:	071b      	lsls	r3, r3, #28
 8006592:	d501      	bpl.n	8006598 <_vfiprintf_r+0x3c>
 8006594:	692b      	ldr	r3, [r5, #16]
 8006596:	b9eb      	cbnz	r3, 80065d4 <_vfiprintf_r+0x78>
 8006598:	4629      	mov	r1, r5
 800659a:	4630      	mov	r0, r6
 800659c:	f7ff fda4 	bl	80060e8 <__swsetup_r>
 80065a0:	b1c0      	cbz	r0, 80065d4 <_vfiprintf_r+0x78>
 80065a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065a4:	07dc      	lsls	r4, r3, #31
 80065a6:	d50e      	bpl.n	80065c6 <_vfiprintf_r+0x6a>
 80065a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065ac:	b01d      	add	sp, #116	; 0x74
 80065ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065b2:	4b7b      	ldr	r3, [pc, #492]	; (80067a0 <_vfiprintf_r+0x244>)
 80065b4:	429d      	cmp	r5, r3
 80065b6:	d101      	bne.n	80065bc <_vfiprintf_r+0x60>
 80065b8:	68b5      	ldr	r5, [r6, #8]
 80065ba:	e7df      	b.n	800657c <_vfiprintf_r+0x20>
 80065bc:	4b79      	ldr	r3, [pc, #484]	; (80067a4 <_vfiprintf_r+0x248>)
 80065be:	429d      	cmp	r5, r3
 80065c0:	bf08      	it	eq
 80065c2:	68f5      	ldreq	r5, [r6, #12]
 80065c4:	e7da      	b.n	800657c <_vfiprintf_r+0x20>
 80065c6:	89ab      	ldrh	r3, [r5, #12]
 80065c8:	0598      	lsls	r0, r3, #22
 80065ca:	d4ed      	bmi.n	80065a8 <_vfiprintf_r+0x4c>
 80065cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065ce:	f7ff fb2f 	bl	8005c30 <__retarget_lock_release_recursive>
 80065d2:	e7e9      	b.n	80065a8 <_vfiprintf_r+0x4c>
 80065d4:	2300      	movs	r3, #0
 80065d6:	9309      	str	r3, [sp, #36]	; 0x24
 80065d8:	2320      	movs	r3, #32
 80065da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065de:	f8cd 800c 	str.w	r8, [sp, #12]
 80065e2:	2330      	movs	r3, #48	; 0x30
 80065e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80067a8 <_vfiprintf_r+0x24c>
 80065e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065ec:	f04f 0901 	mov.w	r9, #1
 80065f0:	4623      	mov	r3, r4
 80065f2:	469a      	mov	sl, r3
 80065f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065f8:	b10a      	cbz	r2, 80065fe <_vfiprintf_r+0xa2>
 80065fa:	2a25      	cmp	r2, #37	; 0x25
 80065fc:	d1f9      	bne.n	80065f2 <_vfiprintf_r+0x96>
 80065fe:	ebba 0b04 	subs.w	fp, sl, r4
 8006602:	d00b      	beq.n	800661c <_vfiprintf_r+0xc0>
 8006604:	465b      	mov	r3, fp
 8006606:	4622      	mov	r2, r4
 8006608:	4629      	mov	r1, r5
 800660a:	4630      	mov	r0, r6
 800660c:	f7ff ff93 	bl	8006536 <__sfputs_r>
 8006610:	3001      	adds	r0, #1
 8006612:	f000 80aa 	beq.w	800676a <_vfiprintf_r+0x20e>
 8006616:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006618:	445a      	add	r2, fp
 800661a:	9209      	str	r2, [sp, #36]	; 0x24
 800661c:	f89a 3000 	ldrb.w	r3, [sl]
 8006620:	2b00      	cmp	r3, #0
 8006622:	f000 80a2 	beq.w	800676a <_vfiprintf_r+0x20e>
 8006626:	2300      	movs	r3, #0
 8006628:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800662c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006630:	f10a 0a01 	add.w	sl, sl, #1
 8006634:	9304      	str	r3, [sp, #16]
 8006636:	9307      	str	r3, [sp, #28]
 8006638:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800663c:	931a      	str	r3, [sp, #104]	; 0x68
 800663e:	4654      	mov	r4, sl
 8006640:	2205      	movs	r2, #5
 8006642:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006646:	4858      	ldr	r0, [pc, #352]	; (80067a8 <_vfiprintf_r+0x24c>)
 8006648:	f7f9 fdca 	bl	80001e0 <memchr>
 800664c:	9a04      	ldr	r2, [sp, #16]
 800664e:	b9d8      	cbnz	r0, 8006688 <_vfiprintf_r+0x12c>
 8006650:	06d1      	lsls	r1, r2, #27
 8006652:	bf44      	itt	mi
 8006654:	2320      	movmi	r3, #32
 8006656:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800665a:	0713      	lsls	r3, r2, #28
 800665c:	bf44      	itt	mi
 800665e:	232b      	movmi	r3, #43	; 0x2b
 8006660:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006664:	f89a 3000 	ldrb.w	r3, [sl]
 8006668:	2b2a      	cmp	r3, #42	; 0x2a
 800666a:	d015      	beq.n	8006698 <_vfiprintf_r+0x13c>
 800666c:	9a07      	ldr	r2, [sp, #28]
 800666e:	4654      	mov	r4, sl
 8006670:	2000      	movs	r0, #0
 8006672:	f04f 0c0a 	mov.w	ip, #10
 8006676:	4621      	mov	r1, r4
 8006678:	f811 3b01 	ldrb.w	r3, [r1], #1
 800667c:	3b30      	subs	r3, #48	; 0x30
 800667e:	2b09      	cmp	r3, #9
 8006680:	d94e      	bls.n	8006720 <_vfiprintf_r+0x1c4>
 8006682:	b1b0      	cbz	r0, 80066b2 <_vfiprintf_r+0x156>
 8006684:	9207      	str	r2, [sp, #28]
 8006686:	e014      	b.n	80066b2 <_vfiprintf_r+0x156>
 8006688:	eba0 0308 	sub.w	r3, r0, r8
 800668c:	fa09 f303 	lsl.w	r3, r9, r3
 8006690:	4313      	orrs	r3, r2
 8006692:	9304      	str	r3, [sp, #16]
 8006694:	46a2      	mov	sl, r4
 8006696:	e7d2      	b.n	800663e <_vfiprintf_r+0xe2>
 8006698:	9b03      	ldr	r3, [sp, #12]
 800669a:	1d19      	adds	r1, r3, #4
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	9103      	str	r1, [sp, #12]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	bfbb      	ittet	lt
 80066a4:	425b      	neglt	r3, r3
 80066a6:	f042 0202 	orrlt.w	r2, r2, #2
 80066aa:	9307      	strge	r3, [sp, #28]
 80066ac:	9307      	strlt	r3, [sp, #28]
 80066ae:	bfb8      	it	lt
 80066b0:	9204      	strlt	r2, [sp, #16]
 80066b2:	7823      	ldrb	r3, [r4, #0]
 80066b4:	2b2e      	cmp	r3, #46	; 0x2e
 80066b6:	d10c      	bne.n	80066d2 <_vfiprintf_r+0x176>
 80066b8:	7863      	ldrb	r3, [r4, #1]
 80066ba:	2b2a      	cmp	r3, #42	; 0x2a
 80066bc:	d135      	bne.n	800672a <_vfiprintf_r+0x1ce>
 80066be:	9b03      	ldr	r3, [sp, #12]
 80066c0:	1d1a      	adds	r2, r3, #4
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	9203      	str	r2, [sp, #12]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	bfb8      	it	lt
 80066ca:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80066ce:	3402      	adds	r4, #2
 80066d0:	9305      	str	r3, [sp, #20]
 80066d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80067b8 <_vfiprintf_r+0x25c>
 80066d6:	7821      	ldrb	r1, [r4, #0]
 80066d8:	2203      	movs	r2, #3
 80066da:	4650      	mov	r0, sl
 80066dc:	f7f9 fd80 	bl	80001e0 <memchr>
 80066e0:	b140      	cbz	r0, 80066f4 <_vfiprintf_r+0x198>
 80066e2:	2340      	movs	r3, #64	; 0x40
 80066e4:	eba0 000a 	sub.w	r0, r0, sl
 80066e8:	fa03 f000 	lsl.w	r0, r3, r0
 80066ec:	9b04      	ldr	r3, [sp, #16]
 80066ee:	4303      	orrs	r3, r0
 80066f0:	3401      	adds	r4, #1
 80066f2:	9304      	str	r3, [sp, #16]
 80066f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066f8:	482c      	ldr	r0, [pc, #176]	; (80067ac <_vfiprintf_r+0x250>)
 80066fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066fe:	2206      	movs	r2, #6
 8006700:	f7f9 fd6e 	bl	80001e0 <memchr>
 8006704:	2800      	cmp	r0, #0
 8006706:	d03f      	beq.n	8006788 <_vfiprintf_r+0x22c>
 8006708:	4b29      	ldr	r3, [pc, #164]	; (80067b0 <_vfiprintf_r+0x254>)
 800670a:	bb1b      	cbnz	r3, 8006754 <_vfiprintf_r+0x1f8>
 800670c:	9b03      	ldr	r3, [sp, #12]
 800670e:	3307      	adds	r3, #7
 8006710:	f023 0307 	bic.w	r3, r3, #7
 8006714:	3308      	adds	r3, #8
 8006716:	9303      	str	r3, [sp, #12]
 8006718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800671a:	443b      	add	r3, r7
 800671c:	9309      	str	r3, [sp, #36]	; 0x24
 800671e:	e767      	b.n	80065f0 <_vfiprintf_r+0x94>
 8006720:	fb0c 3202 	mla	r2, ip, r2, r3
 8006724:	460c      	mov	r4, r1
 8006726:	2001      	movs	r0, #1
 8006728:	e7a5      	b.n	8006676 <_vfiprintf_r+0x11a>
 800672a:	2300      	movs	r3, #0
 800672c:	3401      	adds	r4, #1
 800672e:	9305      	str	r3, [sp, #20]
 8006730:	4619      	mov	r1, r3
 8006732:	f04f 0c0a 	mov.w	ip, #10
 8006736:	4620      	mov	r0, r4
 8006738:	f810 2b01 	ldrb.w	r2, [r0], #1
 800673c:	3a30      	subs	r2, #48	; 0x30
 800673e:	2a09      	cmp	r2, #9
 8006740:	d903      	bls.n	800674a <_vfiprintf_r+0x1ee>
 8006742:	2b00      	cmp	r3, #0
 8006744:	d0c5      	beq.n	80066d2 <_vfiprintf_r+0x176>
 8006746:	9105      	str	r1, [sp, #20]
 8006748:	e7c3      	b.n	80066d2 <_vfiprintf_r+0x176>
 800674a:	fb0c 2101 	mla	r1, ip, r1, r2
 800674e:	4604      	mov	r4, r0
 8006750:	2301      	movs	r3, #1
 8006752:	e7f0      	b.n	8006736 <_vfiprintf_r+0x1da>
 8006754:	ab03      	add	r3, sp, #12
 8006756:	9300      	str	r3, [sp, #0]
 8006758:	462a      	mov	r2, r5
 800675a:	4b16      	ldr	r3, [pc, #88]	; (80067b4 <_vfiprintf_r+0x258>)
 800675c:	a904      	add	r1, sp, #16
 800675e:	4630      	mov	r0, r6
 8006760:	f3af 8000 	nop.w
 8006764:	4607      	mov	r7, r0
 8006766:	1c78      	adds	r0, r7, #1
 8006768:	d1d6      	bne.n	8006718 <_vfiprintf_r+0x1bc>
 800676a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800676c:	07d9      	lsls	r1, r3, #31
 800676e:	d405      	bmi.n	800677c <_vfiprintf_r+0x220>
 8006770:	89ab      	ldrh	r3, [r5, #12]
 8006772:	059a      	lsls	r2, r3, #22
 8006774:	d402      	bmi.n	800677c <_vfiprintf_r+0x220>
 8006776:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006778:	f7ff fa5a 	bl	8005c30 <__retarget_lock_release_recursive>
 800677c:	89ab      	ldrh	r3, [r5, #12]
 800677e:	065b      	lsls	r3, r3, #25
 8006780:	f53f af12 	bmi.w	80065a8 <_vfiprintf_r+0x4c>
 8006784:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006786:	e711      	b.n	80065ac <_vfiprintf_r+0x50>
 8006788:	ab03      	add	r3, sp, #12
 800678a:	9300      	str	r3, [sp, #0]
 800678c:	462a      	mov	r2, r5
 800678e:	4b09      	ldr	r3, [pc, #36]	; (80067b4 <_vfiprintf_r+0x258>)
 8006790:	a904      	add	r1, sp, #16
 8006792:	4630      	mov	r0, r6
 8006794:	f000 f880 	bl	8006898 <_printf_i>
 8006798:	e7e4      	b.n	8006764 <_vfiprintf_r+0x208>
 800679a:	bf00      	nop
 800679c:	08006c58 	.word	0x08006c58
 80067a0:	08006c78 	.word	0x08006c78
 80067a4:	08006c38 	.word	0x08006c38
 80067a8:	08006c9c 	.word	0x08006c9c
 80067ac:	08006ca6 	.word	0x08006ca6
 80067b0:	00000000 	.word	0x00000000
 80067b4:	08006537 	.word	0x08006537
 80067b8:	08006ca2 	.word	0x08006ca2

080067bc <_printf_common>:
 80067bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067c0:	4616      	mov	r6, r2
 80067c2:	4699      	mov	r9, r3
 80067c4:	688a      	ldr	r2, [r1, #8]
 80067c6:	690b      	ldr	r3, [r1, #16]
 80067c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067cc:	4293      	cmp	r3, r2
 80067ce:	bfb8      	it	lt
 80067d0:	4613      	movlt	r3, r2
 80067d2:	6033      	str	r3, [r6, #0]
 80067d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067d8:	4607      	mov	r7, r0
 80067da:	460c      	mov	r4, r1
 80067dc:	b10a      	cbz	r2, 80067e2 <_printf_common+0x26>
 80067de:	3301      	adds	r3, #1
 80067e0:	6033      	str	r3, [r6, #0]
 80067e2:	6823      	ldr	r3, [r4, #0]
 80067e4:	0699      	lsls	r1, r3, #26
 80067e6:	bf42      	ittt	mi
 80067e8:	6833      	ldrmi	r3, [r6, #0]
 80067ea:	3302      	addmi	r3, #2
 80067ec:	6033      	strmi	r3, [r6, #0]
 80067ee:	6825      	ldr	r5, [r4, #0]
 80067f0:	f015 0506 	ands.w	r5, r5, #6
 80067f4:	d106      	bne.n	8006804 <_printf_common+0x48>
 80067f6:	f104 0a19 	add.w	sl, r4, #25
 80067fa:	68e3      	ldr	r3, [r4, #12]
 80067fc:	6832      	ldr	r2, [r6, #0]
 80067fe:	1a9b      	subs	r3, r3, r2
 8006800:	42ab      	cmp	r3, r5
 8006802:	dc26      	bgt.n	8006852 <_printf_common+0x96>
 8006804:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006808:	1e13      	subs	r3, r2, #0
 800680a:	6822      	ldr	r2, [r4, #0]
 800680c:	bf18      	it	ne
 800680e:	2301      	movne	r3, #1
 8006810:	0692      	lsls	r2, r2, #26
 8006812:	d42b      	bmi.n	800686c <_printf_common+0xb0>
 8006814:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006818:	4649      	mov	r1, r9
 800681a:	4638      	mov	r0, r7
 800681c:	47c0      	blx	r8
 800681e:	3001      	adds	r0, #1
 8006820:	d01e      	beq.n	8006860 <_printf_common+0xa4>
 8006822:	6823      	ldr	r3, [r4, #0]
 8006824:	68e5      	ldr	r5, [r4, #12]
 8006826:	6832      	ldr	r2, [r6, #0]
 8006828:	f003 0306 	and.w	r3, r3, #6
 800682c:	2b04      	cmp	r3, #4
 800682e:	bf08      	it	eq
 8006830:	1aad      	subeq	r5, r5, r2
 8006832:	68a3      	ldr	r3, [r4, #8]
 8006834:	6922      	ldr	r2, [r4, #16]
 8006836:	bf0c      	ite	eq
 8006838:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800683c:	2500      	movne	r5, #0
 800683e:	4293      	cmp	r3, r2
 8006840:	bfc4      	itt	gt
 8006842:	1a9b      	subgt	r3, r3, r2
 8006844:	18ed      	addgt	r5, r5, r3
 8006846:	2600      	movs	r6, #0
 8006848:	341a      	adds	r4, #26
 800684a:	42b5      	cmp	r5, r6
 800684c:	d11a      	bne.n	8006884 <_printf_common+0xc8>
 800684e:	2000      	movs	r0, #0
 8006850:	e008      	b.n	8006864 <_printf_common+0xa8>
 8006852:	2301      	movs	r3, #1
 8006854:	4652      	mov	r2, sl
 8006856:	4649      	mov	r1, r9
 8006858:	4638      	mov	r0, r7
 800685a:	47c0      	blx	r8
 800685c:	3001      	adds	r0, #1
 800685e:	d103      	bne.n	8006868 <_printf_common+0xac>
 8006860:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006868:	3501      	adds	r5, #1
 800686a:	e7c6      	b.n	80067fa <_printf_common+0x3e>
 800686c:	18e1      	adds	r1, r4, r3
 800686e:	1c5a      	adds	r2, r3, #1
 8006870:	2030      	movs	r0, #48	; 0x30
 8006872:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006876:	4422      	add	r2, r4
 8006878:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800687c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006880:	3302      	adds	r3, #2
 8006882:	e7c7      	b.n	8006814 <_printf_common+0x58>
 8006884:	2301      	movs	r3, #1
 8006886:	4622      	mov	r2, r4
 8006888:	4649      	mov	r1, r9
 800688a:	4638      	mov	r0, r7
 800688c:	47c0      	blx	r8
 800688e:	3001      	adds	r0, #1
 8006890:	d0e6      	beq.n	8006860 <_printf_common+0xa4>
 8006892:	3601      	adds	r6, #1
 8006894:	e7d9      	b.n	800684a <_printf_common+0x8e>
	...

08006898 <_printf_i>:
 8006898:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800689c:	7e0f      	ldrb	r7, [r1, #24]
 800689e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80068a0:	2f78      	cmp	r7, #120	; 0x78
 80068a2:	4691      	mov	r9, r2
 80068a4:	4680      	mov	r8, r0
 80068a6:	460c      	mov	r4, r1
 80068a8:	469a      	mov	sl, r3
 80068aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80068ae:	d807      	bhi.n	80068c0 <_printf_i+0x28>
 80068b0:	2f62      	cmp	r7, #98	; 0x62
 80068b2:	d80a      	bhi.n	80068ca <_printf_i+0x32>
 80068b4:	2f00      	cmp	r7, #0
 80068b6:	f000 80d8 	beq.w	8006a6a <_printf_i+0x1d2>
 80068ba:	2f58      	cmp	r7, #88	; 0x58
 80068bc:	f000 80a3 	beq.w	8006a06 <_printf_i+0x16e>
 80068c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80068c8:	e03a      	b.n	8006940 <_printf_i+0xa8>
 80068ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80068ce:	2b15      	cmp	r3, #21
 80068d0:	d8f6      	bhi.n	80068c0 <_printf_i+0x28>
 80068d2:	a101      	add	r1, pc, #4	; (adr r1, 80068d8 <_printf_i+0x40>)
 80068d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068d8:	08006931 	.word	0x08006931
 80068dc:	08006945 	.word	0x08006945
 80068e0:	080068c1 	.word	0x080068c1
 80068e4:	080068c1 	.word	0x080068c1
 80068e8:	080068c1 	.word	0x080068c1
 80068ec:	080068c1 	.word	0x080068c1
 80068f0:	08006945 	.word	0x08006945
 80068f4:	080068c1 	.word	0x080068c1
 80068f8:	080068c1 	.word	0x080068c1
 80068fc:	080068c1 	.word	0x080068c1
 8006900:	080068c1 	.word	0x080068c1
 8006904:	08006a51 	.word	0x08006a51
 8006908:	08006975 	.word	0x08006975
 800690c:	08006a33 	.word	0x08006a33
 8006910:	080068c1 	.word	0x080068c1
 8006914:	080068c1 	.word	0x080068c1
 8006918:	08006a73 	.word	0x08006a73
 800691c:	080068c1 	.word	0x080068c1
 8006920:	08006975 	.word	0x08006975
 8006924:	080068c1 	.word	0x080068c1
 8006928:	080068c1 	.word	0x080068c1
 800692c:	08006a3b 	.word	0x08006a3b
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	1d1a      	adds	r2, r3, #4
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	602a      	str	r2, [r5, #0]
 8006938:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800693c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006940:	2301      	movs	r3, #1
 8006942:	e0a3      	b.n	8006a8c <_printf_i+0x1f4>
 8006944:	6820      	ldr	r0, [r4, #0]
 8006946:	6829      	ldr	r1, [r5, #0]
 8006948:	0606      	lsls	r6, r0, #24
 800694a:	f101 0304 	add.w	r3, r1, #4
 800694e:	d50a      	bpl.n	8006966 <_printf_i+0xce>
 8006950:	680e      	ldr	r6, [r1, #0]
 8006952:	602b      	str	r3, [r5, #0]
 8006954:	2e00      	cmp	r6, #0
 8006956:	da03      	bge.n	8006960 <_printf_i+0xc8>
 8006958:	232d      	movs	r3, #45	; 0x2d
 800695a:	4276      	negs	r6, r6
 800695c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006960:	485e      	ldr	r0, [pc, #376]	; (8006adc <_printf_i+0x244>)
 8006962:	230a      	movs	r3, #10
 8006964:	e019      	b.n	800699a <_printf_i+0x102>
 8006966:	680e      	ldr	r6, [r1, #0]
 8006968:	602b      	str	r3, [r5, #0]
 800696a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800696e:	bf18      	it	ne
 8006970:	b236      	sxthne	r6, r6
 8006972:	e7ef      	b.n	8006954 <_printf_i+0xbc>
 8006974:	682b      	ldr	r3, [r5, #0]
 8006976:	6820      	ldr	r0, [r4, #0]
 8006978:	1d19      	adds	r1, r3, #4
 800697a:	6029      	str	r1, [r5, #0]
 800697c:	0601      	lsls	r1, r0, #24
 800697e:	d501      	bpl.n	8006984 <_printf_i+0xec>
 8006980:	681e      	ldr	r6, [r3, #0]
 8006982:	e002      	b.n	800698a <_printf_i+0xf2>
 8006984:	0646      	lsls	r6, r0, #25
 8006986:	d5fb      	bpl.n	8006980 <_printf_i+0xe8>
 8006988:	881e      	ldrh	r6, [r3, #0]
 800698a:	4854      	ldr	r0, [pc, #336]	; (8006adc <_printf_i+0x244>)
 800698c:	2f6f      	cmp	r7, #111	; 0x6f
 800698e:	bf0c      	ite	eq
 8006990:	2308      	moveq	r3, #8
 8006992:	230a      	movne	r3, #10
 8006994:	2100      	movs	r1, #0
 8006996:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800699a:	6865      	ldr	r5, [r4, #4]
 800699c:	60a5      	str	r5, [r4, #8]
 800699e:	2d00      	cmp	r5, #0
 80069a0:	bfa2      	ittt	ge
 80069a2:	6821      	ldrge	r1, [r4, #0]
 80069a4:	f021 0104 	bicge.w	r1, r1, #4
 80069a8:	6021      	strge	r1, [r4, #0]
 80069aa:	b90e      	cbnz	r6, 80069b0 <_printf_i+0x118>
 80069ac:	2d00      	cmp	r5, #0
 80069ae:	d04d      	beq.n	8006a4c <_printf_i+0x1b4>
 80069b0:	4615      	mov	r5, r2
 80069b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80069b6:	fb03 6711 	mls	r7, r3, r1, r6
 80069ba:	5dc7      	ldrb	r7, [r0, r7]
 80069bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80069c0:	4637      	mov	r7, r6
 80069c2:	42bb      	cmp	r3, r7
 80069c4:	460e      	mov	r6, r1
 80069c6:	d9f4      	bls.n	80069b2 <_printf_i+0x11a>
 80069c8:	2b08      	cmp	r3, #8
 80069ca:	d10b      	bne.n	80069e4 <_printf_i+0x14c>
 80069cc:	6823      	ldr	r3, [r4, #0]
 80069ce:	07de      	lsls	r6, r3, #31
 80069d0:	d508      	bpl.n	80069e4 <_printf_i+0x14c>
 80069d2:	6923      	ldr	r3, [r4, #16]
 80069d4:	6861      	ldr	r1, [r4, #4]
 80069d6:	4299      	cmp	r1, r3
 80069d8:	bfde      	ittt	le
 80069da:	2330      	movle	r3, #48	; 0x30
 80069dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069e0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80069e4:	1b52      	subs	r2, r2, r5
 80069e6:	6122      	str	r2, [r4, #16]
 80069e8:	f8cd a000 	str.w	sl, [sp]
 80069ec:	464b      	mov	r3, r9
 80069ee:	aa03      	add	r2, sp, #12
 80069f0:	4621      	mov	r1, r4
 80069f2:	4640      	mov	r0, r8
 80069f4:	f7ff fee2 	bl	80067bc <_printf_common>
 80069f8:	3001      	adds	r0, #1
 80069fa:	d14c      	bne.n	8006a96 <_printf_i+0x1fe>
 80069fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a00:	b004      	add	sp, #16
 8006a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a06:	4835      	ldr	r0, [pc, #212]	; (8006adc <_printf_i+0x244>)
 8006a08:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006a0c:	6829      	ldr	r1, [r5, #0]
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	f851 6b04 	ldr.w	r6, [r1], #4
 8006a14:	6029      	str	r1, [r5, #0]
 8006a16:	061d      	lsls	r5, r3, #24
 8006a18:	d514      	bpl.n	8006a44 <_printf_i+0x1ac>
 8006a1a:	07df      	lsls	r7, r3, #31
 8006a1c:	bf44      	itt	mi
 8006a1e:	f043 0320 	orrmi.w	r3, r3, #32
 8006a22:	6023      	strmi	r3, [r4, #0]
 8006a24:	b91e      	cbnz	r6, 8006a2e <_printf_i+0x196>
 8006a26:	6823      	ldr	r3, [r4, #0]
 8006a28:	f023 0320 	bic.w	r3, r3, #32
 8006a2c:	6023      	str	r3, [r4, #0]
 8006a2e:	2310      	movs	r3, #16
 8006a30:	e7b0      	b.n	8006994 <_printf_i+0xfc>
 8006a32:	6823      	ldr	r3, [r4, #0]
 8006a34:	f043 0320 	orr.w	r3, r3, #32
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	2378      	movs	r3, #120	; 0x78
 8006a3c:	4828      	ldr	r0, [pc, #160]	; (8006ae0 <_printf_i+0x248>)
 8006a3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006a42:	e7e3      	b.n	8006a0c <_printf_i+0x174>
 8006a44:	0659      	lsls	r1, r3, #25
 8006a46:	bf48      	it	mi
 8006a48:	b2b6      	uxthmi	r6, r6
 8006a4a:	e7e6      	b.n	8006a1a <_printf_i+0x182>
 8006a4c:	4615      	mov	r5, r2
 8006a4e:	e7bb      	b.n	80069c8 <_printf_i+0x130>
 8006a50:	682b      	ldr	r3, [r5, #0]
 8006a52:	6826      	ldr	r6, [r4, #0]
 8006a54:	6961      	ldr	r1, [r4, #20]
 8006a56:	1d18      	adds	r0, r3, #4
 8006a58:	6028      	str	r0, [r5, #0]
 8006a5a:	0635      	lsls	r5, r6, #24
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	d501      	bpl.n	8006a64 <_printf_i+0x1cc>
 8006a60:	6019      	str	r1, [r3, #0]
 8006a62:	e002      	b.n	8006a6a <_printf_i+0x1d2>
 8006a64:	0670      	lsls	r0, r6, #25
 8006a66:	d5fb      	bpl.n	8006a60 <_printf_i+0x1c8>
 8006a68:	8019      	strh	r1, [r3, #0]
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	6123      	str	r3, [r4, #16]
 8006a6e:	4615      	mov	r5, r2
 8006a70:	e7ba      	b.n	80069e8 <_printf_i+0x150>
 8006a72:	682b      	ldr	r3, [r5, #0]
 8006a74:	1d1a      	adds	r2, r3, #4
 8006a76:	602a      	str	r2, [r5, #0]
 8006a78:	681d      	ldr	r5, [r3, #0]
 8006a7a:	6862      	ldr	r2, [r4, #4]
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	4628      	mov	r0, r5
 8006a80:	f7f9 fbae 	bl	80001e0 <memchr>
 8006a84:	b108      	cbz	r0, 8006a8a <_printf_i+0x1f2>
 8006a86:	1b40      	subs	r0, r0, r5
 8006a88:	6060      	str	r0, [r4, #4]
 8006a8a:	6863      	ldr	r3, [r4, #4]
 8006a8c:	6123      	str	r3, [r4, #16]
 8006a8e:	2300      	movs	r3, #0
 8006a90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a94:	e7a8      	b.n	80069e8 <_printf_i+0x150>
 8006a96:	6923      	ldr	r3, [r4, #16]
 8006a98:	462a      	mov	r2, r5
 8006a9a:	4649      	mov	r1, r9
 8006a9c:	4640      	mov	r0, r8
 8006a9e:	47d0      	blx	sl
 8006aa0:	3001      	adds	r0, #1
 8006aa2:	d0ab      	beq.n	80069fc <_printf_i+0x164>
 8006aa4:	6823      	ldr	r3, [r4, #0]
 8006aa6:	079b      	lsls	r3, r3, #30
 8006aa8:	d413      	bmi.n	8006ad2 <_printf_i+0x23a>
 8006aaa:	68e0      	ldr	r0, [r4, #12]
 8006aac:	9b03      	ldr	r3, [sp, #12]
 8006aae:	4298      	cmp	r0, r3
 8006ab0:	bfb8      	it	lt
 8006ab2:	4618      	movlt	r0, r3
 8006ab4:	e7a4      	b.n	8006a00 <_printf_i+0x168>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	4632      	mov	r2, r6
 8006aba:	4649      	mov	r1, r9
 8006abc:	4640      	mov	r0, r8
 8006abe:	47d0      	blx	sl
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d09b      	beq.n	80069fc <_printf_i+0x164>
 8006ac4:	3501      	adds	r5, #1
 8006ac6:	68e3      	ldr	r3, [r4, #12]
 8006ac8:	9903      	ldr	r1, [sp, #12]
 8006aca:	1a5b      	subs	r3, r3, r1
 8006acc:	42ab      	cmp	r3, r5
 8006ace:	dcf2      	bgt.n	8006ab6 <_printf_i+0x21e>
 8006ad0:	e7eb      	b.n	8006aaa <_printf_i+0x212>
 8006ad2:	2500      	movs	r5, #0
 8006ad4:	f104 0619 	add.w	r6, r4, #25
 8006ad8:	e7f5      	b.n	8006ac6 <_printf_i+0x22e>
 8006ada:	bf00      	nop
 8006adc:	08006cad 	.word	0x08006cad
 8006ae0:	08006cbe 	.word	0x08006cbe

08006ae4 <_read_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	4d07      	ldr	r5, [pc, #28]	; (8006b04 <_read_r+0x20>)
 8006ae8:	4604      	mov	r4, r0
 8006aea:	4608      	mov	r0, r1
 8006aec:	4611      	mov	r1, r2
 8006aee:	2200      	movs	r2, #0
 8006af0:	602a      	str	r2, [r5, #0]
 8006af2:	461a      	mov	r2, r3
 8006af4:	f7f9 ffea 	bl	8000acc <_read>
 8006af8:	1c43      	adds	r3, r0, #1
 8006afa:	d102      	bne.n	8006b02 <_read_r+0x1e>
 8006afc:	682b      	ldr	r3, [r5, #0]
 8006afe:	b103      	cbz	r3, 8006b02 <_read_r+0x1e>
 8006b00:	6023      	str	r3, [r4, #0]
 8006b02:	bd38      	pop	{r3, r4, r5, pc}
 8006b04:	20004b50 	.word	0x20004b50

08006b08 <_fstat_r>:
 8006b08:	b538      	push	{r3, r4, r5, lr}
 8006b0a:	4d07      	ldr	r5, [pc, #28]	; (8006b28 <_fstat_r+0x20>)
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	4604      	mov	r4, r0
 8006b10:	4608      	mov	r0, r1
 8006b12:	4611      	mov	r1, r2
 8006b14:	602b      	str	r3, [r5, #0]
 8006b16:	f7fa f81e 	bl	8000b56 <_fstat>
 8006b1a:	1c43      	adds	r3, r0, #1
 8006b1c:	d102      	bne.n	8006b24 <_fstat_r+0x1c>
 8006b1e:	682b      	ldr	r3, [r5, #0]
 8006b20:	b103      	cbz	r3, 8006b24 <_fstat_r+0x1c>
 8006b22:	6023      	str	r3, [r4, #0]
 8006b24:	bd38      	pop	{r3, r4, r5, pc}
 8006b26:	bf00      	nop
 8006b28:	20004b50 	.word	0x20004b50

08006b2c <_isatty_r>:
 8006b2c:	b538      	push	{r3, r4, r5, lr}
 8006b2e:	4d06      	ldr	r5, [pc, #24]	; (8006b48 <_isatty_r+0x1c>)
 8006b30:	2300      	movs	r3, #0
 8006b32:	4604      	mov	r4, r0
 8006b34:	4608      	mov	r0, r1
 8006b36:	602b      	str	r3, [r5, #0]
 8006b38:	f7fa f81d 	bl	8000b76 <_isatty>
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	d102      	bne.n	8006b46 <_isatty_r+0x1a>
 8006b40:	682b      	ldr	r3, [r5, #0]
 8006b42:	b103      	cbz	r3, 8006b46 <_isatty_r+0x1a>
 8006b44:	6023      	str	r3, [r4, #0]
 8006b46:	bd38      	pop	{r3, r4, r5, pc}
 8006b48:	20004b50 	.word	0x20004b50

08006b4c <_init>:
 8006b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b4e:	bf00      	nop
 8006b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b52:	bc08      	pop	{r3}
 8006b54:	469e      	mov	lr, r3
 8006b56:	4770      	bx	lr

08006b58 <_fini>:
 8006b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5a:	bf00      	nop
 8006b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b5e:	bc08      	pop	{r3}
 8006b60:	469e      	mov	lr, r3
 8006b62:	4770      	bx	lr
