// Seed: 4079576681
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output tri1 id_2
);
  assign id_2 = 1 == 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd54,
    parameter id_5 = 32'd73,
    parameter id_7 = 32'd57
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  and primCall (id_10, id_11, id_12, id_13, id_14, id_16, id_2, id_3, id_4, id_8, id_9);
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  module_0 modCall_1 ();
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire _id_7;
  output wire id_6;
  output wire _id_5;
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire _id_1;
  logic [1 'b0 : ~  id_5] id_17;
  generate
    if (1 - 1 & 'b0 * 1) begin : LABEL_0
      logic [-1 'b0 : id_7] id_18 = 1;
    end
  endgenerate
  assign id_3[~id_1] = id_13 ? 1 <= 1'h0 : 1;
endmodule
