--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8694 paths analyzed, 4188 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.377ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_158 (SLICE_X72Y3.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_158 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.423ns (0.877 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_158
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA14  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X72Y3.C5       net (fanout=17)       4.348   usr/rx_data<30>
    SLICE_X72Y3.CLK      Tas                   0.030   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<159>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/Mmux_data[158]_rx_data_i[14]_MUX_2602_o11
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_158
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (0.571ns logic, 4.348ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184 (SLICE_X62Y0.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (0.910 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X93Y14.B4      net (fanout=4)        1.188   usr/rx_kchar<3>
    SLICE_X93Y14.BMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X62Y0.CE       net (fanout=48)       2.454   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X62Y0.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<187>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.050ns logic, 3.642ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (0.910 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X93Y14.B5      net (fanout=4)        1.081   usr/rx_kchar<2>
    SLICE_X93Y14.BMUX    Tilo                  0.196   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X62Y0.CE       net (fanout=48)       2.454   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X62Y0.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<187>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (1.055ns logic, 3.535ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.910 - 0.919)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y14.AQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X93Y14.B1      net (fanout=12)       0.471   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X93Y14.BMUX    Tilo                  0.197   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X62Y0.CE       net (fanout=48)       2.454   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X62Y0.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<187>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_184
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.852ns logic, 2.925ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185 (SLICE_X62Y0.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (0.910 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X93Y14.B4      net (fanout=4)        1.188   usr/rx_kchar<3>
    SLICE_X93Y14.BMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X62Y0.CE       net (fanout=48)       2.454   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X62Y0.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<187>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.050ns logic, 3.642ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.590ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (0.910 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i
    SLICE_X93Y14.B5      net (fanout=4)        1.081   usr/rx_kchar<2>
    SLICE_X93Y14.BMUX    Tilo                  0.196   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X62Y0.CE       net (fanout=48)       2.454   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X62Y0.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<187>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (1.055ns logic, 3.535ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.910 - 0.919)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y14.AQ      Tcko                  0.337   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X93Y14.B1      net (fanout=12)       0.471   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X93Y14.BMUX    Tilo                  0.197   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv1
    SLICE_X62Y0.CE       net (fanout=48)       2.454   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0410_inv
    SLICE_X62Y0.CLK      Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<187>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_185
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (0.852ns logic, 2.925ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X4Y3.DIPBDIP2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_62 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.537 - 0.379)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_62 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X80Y15.CQ        Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<63>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_62
    RAMB36_X4Y3.DIPBDIP2   net (fanout=1)        0.266   usr/link_tracking_1_inst/track_rx_data<62>
    RAMB36_X4Y3.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.183ns (-0.083ns logic, 0.266ns route)
                                                         (-45.4% logic, 145.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X4Y1.DIADI21), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_161 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.547 - 0.401)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_161 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y0.BQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<163>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_161
    RAMB36_X4Y1.DIADI21    net (fanout=1)        0.258   usr/link_tracking_1_inst/track_rx_data<161>
    RAMB36_X4Y1.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.175ns (-0.083ns logic, 0.258ns route)
                                                         (-47.4% logic, 147.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X5Y1.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_76 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.543 - 0.396)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_76 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X92Y8.AQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<79>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_76
    RAMB36_X5Y1.DIADI4     net (fanout=1)        0.260   usr/link_tracking_1_inst/track_rx_data<76>
    RAMB36_X5Y1.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.083ns logic, 0.260ns route)
                                                         (-46.9% logic, 146.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.025ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X34Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (1.506 - 1.442)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y134.AQ     Tcko                  0.381   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X18Y115.A5     net (fanout=2)        1.013   system/rst/d25
    SLICE_X18Y115.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X34Y70.CE      net (fanout=2)        2.274   system/rst/d25_d25_d_AND_3_o
    SLICE_X34Y70.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (0.767ns logic, 3.287ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.506 - 1.445)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y115.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X18Y115.A4     net (fanout=1)        0.405   system/rst/d25_d
    SLICE_X18Y115.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X34Y70.CE      net (fanout=2)        2.274   system/rst/d25_d25_d_AND_3_o
    SLICE_X34Y70.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (0.723ns logic, 2.679ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X14Y150.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.877 - 0.933)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y134.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X14Y143.A4     net (fanout=2)        0.873   system/rst/clkdiv/rst_b
    SLICE_X14Y143.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X14Y150.SR     net (fanout=7)        1.074   system/rst/clkdiv/rst_b_inv
    SLICE_X14Y150.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (1.893ns logic, 1.947ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_20 (SLICE_X14Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.057ns (0.876 - 0.933)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y134.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X14Y143.A4     net (fanout=2)        0.873   system/rst/clkdiv/rst_b
    SLICE_X14Y143.A      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X14Y149.SR     net (fanout=7)        0.956   system/rst/clkdiv/rst_b_inv
    SLICE_X14Y149.CLK    Trck                  0.248   system/rst/clkdiv/cnt<23>
                                                       system/rst/clkdiv/cnt_20
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (1.893ns logic, 1.829ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X14Y144.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y144.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X14Y144.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X14Y144.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X14Y145.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y145.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X14Y145.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<4>
    SLICE_X14Y145.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_8 (SLICE_X14Y146.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_8 (FF)
  Destination:          system/rst/clkdiv/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_8 to system/rst/clkdiv/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y146.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<11>
                                                       system/rst/clkdiv/cnt_8
    SLICE_X14Y146.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<8>
    SLICE_X14Y146.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<11>
                                                       system/rst/clkdiv/cnt<8>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<11>
                                                       system/rst/clkdiv/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13540 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.246ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (SLICE_X79Y136.A2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.165ns (0.910 - 1.075)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y21.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    SLICE_X65Y118.C6     net (fanout=1)        1.897   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<28>
    SLICE_X65Y118.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X77Y136.B4     net (fanout=4)        2.041   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X77Y136.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X79Y136.A2     net (fanout=2)        0.826   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X79Y136.CLK    Tas                   0.073   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      7.046ns (2.282ns logic, 4.764ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.173ns (0.910 - 1.083)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y23.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    SLICE_X65Y118.C1     net (fanout=1)        1.864   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<12>
    SLICE_X65Y118.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X77Y136.B4     net (fanout=4)        2.041   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X77Y136.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X79Y136.A2     net (fanout=2)        0.826   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X79Y136.CLK    Tas                   0.073   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (2.282ns logic, 4.731ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 (RAM)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.910 - 0.997)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOBDO0  Trcko_DOB             2.073   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram6
    SLICE_X65Y118.C3     net (fanout=1)        1.337   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/ram_out<20>
    SLICE_X65Y118.C      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_build_data.pay_len<9>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mmux_tx_dob51
    SLICE_X77Y136.B4     net (fanout=4)        2.041   system/phy_en.phy_ipb_ctrl/udp_if/udpdob<4>
    SLICE_X77Y136.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.next_mac_tx_data<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT51
    SLICE_X79Y136.A2     net (fanout=2)        0.826   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.next_mac_tx_data[7]_GND_209_o_mux_76_OUT5
    SLICE_X79Y136.CLK    Tas                   0.073   system/mac_tx_data<2><7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_send_data.mac_tx_data_int[7]_send_data.next_mac_tx_data[7]_mux_77_OUT51
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/send_data.mac_tx_data_int_4
    -------------------------------------------------  ---------------------------
    Total                                      6.486ns (2.282ns logic, 4.204ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5 (SLICE_X65Y154.C1), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.895ns (Levels of Logic = 4)
  Clock Path Skew:      -0.099ns (0.862 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y102.CQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X65Y153.B3     net (fanout=532)      4.313   system/rst_macclk<2>
    SLICE_X65Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X66Y154.A3     net (fanout=8)        0.617   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X66Y154.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X65Y154.D2     net (fanout=1)        0.596   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
    SLICE_X65Y154.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT182
    SLICE_X65Y154.C1     net (fanout=1)        0.711   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X65Y154.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT185
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    -------------------------------------------------  ---------------------------
    Total                                      6.895ns (0.658ns logic, 6.237ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.436ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.643 - 0.759)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y128.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2
    SLICE_X65Y151.B1     net (fanout=60)       2.400   system/phy_en.phy_ipb_ctrl/udp_if/addrb<2>
    SLICE_X65Y151.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o12
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o111
    SLICE_X66Y154.A1     net (fanout=17)       0.986   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o11
    SLICE_X66Y154.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X65Y154.D2     net (fanout=1)        0.596   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
    SLICE_X65Y154.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT182
    SLICE_X65Y154.C1     net (fanout=1)        0.711   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X65Y154.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT185
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    -------------------------------------------------  ---------------------------
    Total                                      5.436ns (0.743ns logic, 4.693ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_4 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.991ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (0.643 - 0.759)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_4 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y128.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/addrb<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_4
    SLICE_X65Y151.B4     net (fanout=27)       1.917   system/phy_en.phy_ipb_ctrl/udp_if/addrb<4>
    SLICE_X65Y151.BMUX   Tilo                  0.191   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o12
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o111
    SLICE_X66Y154.A1     net (fanout=17)       0.986   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o11
    SLICE_X66Y154.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT15
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X65Y154.D2     net (fanout=1)        0.596   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT18
    SLICE_X65Y154.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT182
    SLICE_X65Y154.C1     net (fanout=1)        0.711   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT181
    SLICE_X65Y154.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT185
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_5
    -------------------------------------------------  ---------------------------
    Total                                      4.991ns (0.781ns logic, 4.210ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6 (SLICE_X62Y154.A2), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.766ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.827 - 0.961)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y102.CQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X65Y153.B3     net (fanout=532)      4.313   system/rst_macclk<2>
    SLICE_X65Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X63Y154.A2     net (fanout=8)        0.859   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X63Y154.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT21
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT211
    SLICE_X62Y154.B1     net (fanout=1)        0.462   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT21
    SLICE_X62Y154.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT212
    SLICE_X62Y154.A2     net (fanout=1)        0.474   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT211
    SLICE_X62Y154.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT215
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6
    -------------------------------------------------  ---------------------------
    Total                                      6.766ns (0.658ns logic, 6.108ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 4)
  Clock Path Skew:      -0.151ns (0.608 - 0.759)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y128.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2
    SLICE_X65Y151.B1     net (fanout=60)       2.400   system/phy_en.phy_ipb_ctrl/udp_if/addrb<2>
    SLICE_X65Y151.BMUX   Tilo                  0.197   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o12
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o111
    SLICE_X63Y154.A1     net (fanout=17)       0.950   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_addr_sig[5]_GND_209_o_Mux_18_o11
    SLICE_X63Y154.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT21
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT211
    SLICE_X62Y154.B1     net (fanout=1)        0.462   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT21
    SLICE_X62Y154.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT212
    SLICE_X62Y154.A2     net (fanout=1)        0.474   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT211
    SLICE_X62Y154.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT215
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (0.743ns logic, 4.286ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 4)
  Clock Path Skew:      -0.151ns (0.608 - 0.759)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2 to system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y128.CQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/addrb<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_2
    SLICE_X65Y153.B1     net (fanout=60)       2.421   system/phy_en.phy_ipb_ctrl/udp_if/addrb<2>
    SLICE_X65Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT1121
    SLICE_X63Y154.A2     net (fanout=8)        0.859   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT112
    SLICE_X63Y154.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT21
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT211
    SLICE_X62Y154.B1     net (fanout=1)        0.462   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT21
    SLICE_X62Y154.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT212
    SLICE_X62Y154.A2     net (fanout=1)        0.474   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT211
    SLICE_X62Y154.CLK    Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/Mmux_udp_send_data.special_int[7]_addr_sig[5]_mux_21_OUT215
                                                       system/phy_en.phy_ipb_ctrl/udp_if/tx_main/udp_send_data.special_int_6
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (0.614ns logic, 4.216ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y10.TXDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/mgt_tx_data_r_1 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.443ns (1.155 - 0.712)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/mgt_tx_data_r_1 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y99.BQ      Tcko                  0.270   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<3>
                                                       system/phy_en.phy_eth/sgmii/mgt_tx_data_r_1
    GTXE1_X0Y10.TXDATA1  net (fanout=1)        1.068   system/phy_en.phy_eth/sgmii/mgt_tx_data_r<1>
    GTXE1_X0Y10.TXUSRCLK2Tgtxckc_TXDATA(-Th)     0.865   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (-0.595ns logic, 1.068ns route)
                                                       (-125.8% logic, 225.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxdisperr_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxdisperr_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y98.AQ             Tcko                  0.098   system/phy_en.phy_eth/sgmii/rxrundisp_r
                                                              system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACRXDISPERR net (fanout=1)        0.291   system/phy_en.phy_eth/sgmii/rxdisperr_r
    TEMAC_X0Y1.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                              system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.067ns (-0.224ns logic, 0.291ns route)
                                                              (-334.3% logic, 434.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y27.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.462 - 0.303)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X80Y139.BQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_5
    RAMB36_X5Y27.DIADI5     net (fanout=1)        0.283   system/phy_en.phy_ipb_ctrl/udp_if/dia<5>
    RAMB36_X5Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.200ns (-0.083ns logic, 0.283ns route)
                                                          (-41.5% logic, 141.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.010ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (SLICE_X60Y81.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.229ns (0.778 - 1.007)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y63.C1      net (fanout=137)      1.258   system/mac_rx_valid<0>
    SLICE_X81Y63.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y94.C2      net (fanout=535)      2.517   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (1.015ns logic, 5.731ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.218ns (0.778 - 0.996)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y63.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X81Y63.C5      net (fanout=1)        0.177   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X81Y63.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y94.C2      net (fanout=535)      2.517   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.887ns logic, 4.650ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.229ns (0.778 - 1.007)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y94.C5      net (fanout=137)      1.242   system/mac_rx_valid<0>
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.947ns logic, 3.198ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1 (SLICE_X60Y81.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.229ns (0.778 - 1.007)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y63.C1      net (fanout=137)      1.258   system/mac_rx_valid<0>
    SLICE_X81Y63.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y94.C2      net (fanout=535)      2.517   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (1.015ns logic, 5.731ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.218ns (0.778 - 0.996)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y63.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X81Y63.C5      net (fanout=1)        0.177   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X81Y63.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y94.C2      net (fanout=535)      2.517   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.887ns logic, 4.650ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.229ns (0.778 - 1.007)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y94.C5      net (fanout=137)      1.242   system/mac_rx_valid<0>
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.947ns logic, 3.198ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2 (SLICE_X60Y81.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 2)
  Clock Path Skew:      -0.229ns (0.778 - 1.007)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X81Y63.C1      net (fanout=137)      1.258   system/mac_rx_valid<0>
    SLICE_X81Y63.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y94.C2      net (fanout=535)      2.517   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (1.015ns logic, 5.731ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.218ns (0.778 - 0.996)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y63.CQ      Tcko                  0.337   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X81Y63.C5      net (fanout=1)        0.177   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X81Y63.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X84Y94.C2      net (fanout=535)      2.517   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.887ns logic, 4.650ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      -0.229ns (0.778 - 1.007)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y94.C5      net (fanout=137)      1.242   system/mac_rx_valid<0>
    SLICE_X84Y94.CMUX    Tilo                  0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv1
    SLICE_X60Y81.CE      net (fanout=19)       1.956   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0399_inv
    SLICE_X60Y81.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.947ns logic, 3.198ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Clock Path Skew:      0.429ns (1.151 - 0.722)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y90.AMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_4
    GTXE1_X0Y9.TXDATA4   net (fanout=1)        0.940   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<4>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (-0.490ns logic, 0.940ns route)
                                                       (-108.9% logic, 208.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAMB36_X3Y11.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.022ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.419 - 0.275)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y51.CQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/payload_data_sig_6
    RAMB36_X3Y11.DIADI2     net (fanout=5)        0.249   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload_data<6>
    RAMB36_X3Y11.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram22
    ----------------------------------------------------  ---------------------------
    Total                                         0.166ns (-0.083ns logic, 0.249ns route)
                                                          (-50.0% logic, 150.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X3Y12.ADDRARDADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.422 - 0.274)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X67Y63.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_write_buffer<2>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1
    RAMB36_X3Y12.ADDRARDADDRL12 net (fanout=24)       0.171   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_write_buffer<1>
    RAMB36_X3Y12.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram42
    --------------------------------------------------------  ---------------------------
    Total                                             0.172ns (0.001ns logic, 0.171ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.603 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y127.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y65.A3      net (fanout=22)       3.387   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y65.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.452   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.562ns (0.723ns logic, 4.839ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.153ns (1.603 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y127.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y65.A5      net (fanout=23)       3.273   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y65.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.452   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (0.806ns logic, 4.725ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (1.603 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y127.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.827   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (0.454ns logic, 4.827ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X27Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.474 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y127.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y65.A3      net (fanout=22)       3.387   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y65.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y65.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X27Y65.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.723ns logic, 3.649ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (1.474 - 1.450)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y127.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y65.A5      net (fanout=23)       3.273   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y65.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y65.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X27Y65.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (0.806ns logic, 3.535ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X15Y129.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y129.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X15Y129.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X15Y129.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_8 (SLICE_X16Y127.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_8 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_8 to system/cdce_synch/cdce_control.timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y127.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_8
    SLICE_X16Y127.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_8
    SLICE_X16Y127.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT191
                                                       system/cdce_synch/cdce_control.timer_8
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X15Y126.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y126.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X15Y126.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X15Y126.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0551<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X2Y70.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y29.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0552<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X1Y51.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.235ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X35Y70.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.936ns (Levels of Logic = 9)
  Clock Path Skew:      -0.094ns (3.059 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y70.SR      net (fanout=15)       2.121   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.936ns (1.709ns logic, 14.227ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.614ns (Levels of Logic = 9)
  Clock Path Skew:      -0.075ns (3.059 - 3.134)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y38.A1      net (fanout=68)       2.658   system/ipb_arb/src<1>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y70.SR      net (fanout=15)       2.121   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.614ns (1.709ns logic, 13.905ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.546ns (Levels of Logic = 9)
  Clock Path Skew:      -0.094ns (3.059 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X34Y38.A3      net (fanout=35)       2.590   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y70.SR      net (fanout=15)       2.121   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.546ns (1.709ns logic, 13.837ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X35Y70.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.936ns (Levels of Logic = 9)
  Clock Path Skew:      -0.094ns (3.059 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y70.SR      net (fanout=15)       2.121   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.936ns (1.709ns logic, 14.227ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.614ns (Levels of Logic = 9)
  Clock Path Skew:      -0.075ns (3.059 - 3.134)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y38.A1      net (fanout=68)       2.658   system/ipb_arb/src<1>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y70.SR      net (fanout=15)       2.121   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.614ns (1.709ns logic, 13.905ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.546ns (Levels of Logic = 9)
  Clock Path Skew:      -0.094ns (3.059 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X34Y38.A3      net (fanout=35)       2.590   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y70.SR      net (fanout=15)       2.121   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y70.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.546ns (1.709ns logic, 13.837ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X32Y80.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.208ns (2.945 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y80.SR      net (fanout=15)       1.576   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y80.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     15.333ns (1.651ns logic, 13.682ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.011ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (2.945 - 3.134)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y38.A1      net (fanout=68)       2.658   system/ipb_arb/src<1>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y80.SR      net (fanout=15)       1.576   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y80.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     15.011ns (1.651ns logic, 13.360ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.943ns (Levels of Logic = 9)
  Clock Path Skew:      -0.208ns (2.945 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X34Y38.A3      net (fanout=35)       2.590   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.B2      net (fanout=39)       0.895   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y71.BMUX    Tilo                  0.197   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X35Y59.B2      net (fanout=1)        1.331   system/ipb_fabric/N36
    SLICE_X35Y59.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C2      net (fanout=33)       0.592   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X35Y59.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X17Y93.B3      net (fanout=4)        2.439   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X17Y93.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X17Y93.A2      net (fanout=7)        0.591   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X17Y93.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X20Y94.A5      net (fanout=7)        0.479   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X20Y94.A       Tilo                  0.068   system/ip_mac/eep_ip_str_curr
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X32Y80.SR      net (fanout=15)       1.576   system/sram2_if/sramInterface/_n0147
    SLICE_X32Y80.CLK     Tsrck                 0.455   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     14.943ns (1.651ns logic, 13.292ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_18 (SLICE_X35Y79.C2), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 2)
  Clock Path Skew:      0.149ns (1.476 - 1.327)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X35Y79.B6      net (fanout=68)       0.102   system/ipb_arb/src<1>
    SLICE_X35Y79.B       Tilo                  0.034   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y79.C2      net (fanout=8)        0.208   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X35Y79.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<18>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.076ns logic, 0.310ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 2)
  Clock Path Skew:      0.149ns (1.476 - 1.327)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X35Y79.B1      net (fanout=69)       0.225   system/ipb_arb/src<0>
    SLICE_X35Y79.B       Tilo                  0.034   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y79.C2      net (fanout=8)        0.208   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X35Y79.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<18>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.076ns logic, 0.433ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 2)
  Clock Path Skew:      0.138ns (1.476 - 1.338)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_18 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y86.CQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_18
    SLICE_X35Y79.B2      net (fanout=2)        0.516   system/ipb_from_masters[2]_ipb_addr<18>
    SLICE_X35Y79.B       Tilo                  0.034   system/sram_w[2]_addr<18>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X35Y79.C2      net (fanout=8)        0.208   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X35Y79.CLK     Tah         (-Th)     0.056   system/sram_w[2]_addr<18>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.076ns logic, 0.724ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_3 (SLICE_X36Y81.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_3 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 2)
  Clock Path Skew:      0.089ns (1.428 - 1.339)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_3 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_3
    SLICE_X36Y81.A4      net (fanout=2)        0.155   system/ipb_from_masters[2]_ipb_addr<3>
    SLICE_X36Y81.A       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X36Y81.B3      net (fanout=98)       0.130   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X36Y81.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.055ns logic, 0.285ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 2)
  Clock Path Skew:      0.101ns (1.428 - 1.327)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X36Y81.A5      net (fanout=69)       0.276   system/ipb_arb/src<0>
    SLICE_X36Y81.A       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X36Y81.B3      net (fanout=98)       0.130   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X36Y81.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.055ns logic, 0.406ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 2)
  Clock Path Skew:      0.101ns (1.428 - 1.327)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X36Y81.A1      net (fanout=68)       0.376   system/ipb_arb/src<1>
    SLICE_X36Y81.A       Tilo                  0.034   system/sram_w[2]_addr<4>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr261
    SLICE_X36Y81.B3      net (fanout=98)       0.130   user_ipb_mosi[0]_ipb_addr<3>
    SLICE_X36Y81.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<4>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O151
                                                       system/sram2_if/sramInterface/ADDR_O_3
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.055ns logic, 0.506ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_16 (SLICE_X39Y79.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 2)
  Clock Path Skew:      0.152ns (1.490 - 1.338)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y86.AQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_16
    SLICE_X39Y79.C5      net (fanout=2)        0.221   system/ipb_from_masters[2]_ipb_addr<16>
    SLICE_X39Y79.C       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X39Y79.D3      net (fanout=8)        0.122   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X39Y79.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.075ns logic, 0.343ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 2)
  Clock Path Skew:      0.098ns (1.490 - 1.392)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y67.AQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_16
    SLICE_X39Y79.C4      net (fanout=2)        0.375   system/ipb_from_masters[0]_ipb_addr<16>
    SLICE_X39Y79.C       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X39Y79.D3      net (fanout=8)        0.122   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X39Y79.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.075ns logic, 0.497ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 2)
  Clock Path Skew:      0.163ns (1.490 - 1.327)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X39Y79.C3      net (fanout=68)       0.475   system/ipb_arb/src<1>
    SLICE_X39Y79.C       Tilo                  0.034   system/sram_w[2]_addr<16>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr81
    SLICE_X39Y79.D3      net (fanout=8)        0.122   user_ipb_mosi[0]_ipb_addr<16>
    SLICE_X39Y79.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<16>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O81
                                                       system/sram2_if/sramInterface/ADDR_O_16
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.075ns logic, 0.597ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0551<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X2Y70.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5012651 paths analyzed, 13496 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.071ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28 (SLICE_X57Y110.CE), 11715 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.900ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.CMUX    Tilo                  0.192   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X56Y36.B3      net (fanout=3)        0.345   user_ipb_mosi[4]_ipb_strobe
    SLICE_X56Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B2      net (fanout=1)        1.579   user_ipb_miso[4]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y97.A3      net (fanout=18)       2.464   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y97.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.B1      net (fanout=1)        0.727   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.BMUX    Tilo                  0.205   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28
    -------------------------------------------------  ---------------------------
    Total                                     18.900ns (1.664ns logic, 17.236ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.808ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X56Y36.A3      net (fanout=2)        0.356   user_ipb_mosi[7]_ipb_strobe
    SLICE_X56Y36.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B1      net (fanout=1)        1.600   user_ipb_miso[7]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y97.A3      net (fanout=18)       2.464   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y97.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.B1      net (fanout=1)        0.727   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.BMUX    Tilo                  0.205   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28
    -------------------------------------------------  ---------------------------
    Total                                     18.808ns (1.540ns logic, 17.268ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.774ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.CMUX    Tilo                  0.192   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X56Y36.B3      net (fanout=3)        0.345   user_ipb_mosi[4]_ipb_strobe
    SLICE_X56Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B2      net (fanout=1)        1.579   user_ipb_miso[4]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X29Y96.A4      net (fanout=18)       2.499   system/ipb_from_fabric_ipb_ack
    SLICE_X29Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X32Y96.B4      net (fanout=1)        0.570   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X32Y96.BMUX    Tilo                  0.201   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_28
    -------------------------------------------------  ---------------------------
    Total                                     18.774ns (1.660ns logic, 17.114ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29 (SLICE_X57Y110.CE), 11715 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.900ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.CMUX    Tilo                  0.192   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X56Y36.B3      net (fanout=3)        0.345   user_ipb_mosi[4]_ipb_strobe
    SLICE_X56Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B2      net (fanout=1)        1.579   user_ipb_miso[4]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y97.A3      net (fanout=18)       2.464   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y97.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.B1      net (fanout=1)        0.727   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.BMUX    Tilo                  0.205   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29
    -------------------------------------------------  ---------------------------
    Total                                     18.900ns (1.664ns logic, 17.236ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.808ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X56Y36.A3      net (fanout=2)        0.356   user_ipb_mosi[7]_ipb_strobe
    SLICE_X56Y36.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B1      net (fanout=1)        1.600   user_ipb_miso[7]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y97.A3      net (fanout=18)       2.464   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y97.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.B1      net (fanout=1)        0.727   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.BMUX    Tilo                  0.205   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29
    -------------------------------------------------  ---------------------------
    Total                                     18.808ns (1.540ns logic, 17.268ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.774ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.CMUX    Tilo                  0.192   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X56Y36.B3      net (fanout=3)        0.345   user_ipb_mosi[4]_ipb_strobe
    SLICE_X56Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B2      net (fanout=1)        1.579   user_ipb_miso[4]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X29Y96.A4      net (fanout=18)       2.499   system/ipb_from_fabric_ipb_ack
    SLICE_X29Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X32Y96.B4      net (fanout=1)        0.570   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X32Y96.BMUX    Tilo                  0.201   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_29
    -------------------------------------------------  ---------------------------
    Total                                     18.774ns (1.660ns logic, 17.114ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30 (SLICE_X57Y110.CE), 11715 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.900ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.CMUX    Tilo                  0.192   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X56Y36.B3      net (fanout=3)        0.345   user_ipb_mosi[4]_ipb_strobe
    SLICE_X56Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B2      net (fanout=1)        1.579   user_ipb_miso[4]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y97.A3      net (fanout=18)       2.464   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y97.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.B1      net (fanout=1)        0.727   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.BMUX    Tilo                  0.205   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30
    -------------------------------------------------  ---------------------------
    Total                                     18.900ns (1.664ns logic, 17.236ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.808ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X56Y36.A3      net (fanout=2)        0.356   user_ipb_mosi[7]_ipb_strobe
    SLICE_X56Y36.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B1      net (fanout=1)        1.600   user_ipb_miso[7]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X32Y97.A3      net (fanout=18)       2.464   system/ipb_from_fabric_ipb_ack
    SLICE_X32Y97.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/GND_214_o_ack_OR_290_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.B1      net (fanout=1)        0.727   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next1
    SLICE_X32Y96.BMUX    Tilo                  0.205   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30
    -------------------------------------------------  ---------------------------
    Total                                     18.808ns (1.540ns logic, 17.268ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.774ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.419 - 1.505)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C5      net (fanout=39)       0.793   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X42Y59.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X56Y36.C3      net (fanout=2)        1.663   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X56Y36.CMUX    Tilo                  0.192   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       system/ipb_usr_fabric/Mmux_ipb_to_slaves[4]_ipb_strobe11
    SLICE_X56Y36.B3      net (fanout=3)        0.345   user_ipb_mosi[4]_ipb_strobe
    SLICE_X56Y36.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/ipb_tracking_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y50.B2      net (fanout=1)        1.579   user_ipb_miso[4]_ipb_ack
    SLICE_X36Y50.B       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y50.A6      net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y50.A       Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                       system/ipb_fabric/ored_ack<0>1
    SLICE_X29Y96.A4      net (fanout=18)       2.499   system/ipb_from_fabric_ipb_ack
    SLICE_X29Y96.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X32Y96.B4      net (fanout=1)        0.570   system/phy_en.phy_ipb_ctrl/trans/sm/rx_next3
    SLICE_X32Y96.BMUX    Tilo                  0.201   system/phy_en.phy_ipb_ctrl/trans/sm/state<2>_0
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rx_next4
    SLICE_X42Y121.D2     net (fanout=4)        2.339   system/phy_en.phy_ipb_ctrl/trans/rx_next
    SLICE_X42Y121.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CE     net (fanout=8)        1.423   system/phy_en.phy_ipb_ctrl/trans/iface/dinit_dnext_d_OR_268_o
    SLICE_X57Y110.CLK    Tceck                 0.318   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<31>
                                                       system/phy_en.phy_ipb_ctrl/trans/iface/rxf_30
    -------------------------------------------------  ---------------------------
    Total                                     18.774ns (1.660ns logic, 17.114ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/spi/shiftreg.sck_deassertion_edge (SLICE_X11Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/spi/sck_C (FF)
  Destination:          system/spi/shiftreg.sck_deassertion_edge (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/spi/sck_C to system/spi/shiftreg.sck_deassertion_edge
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y40.AQ      Tcko                  0.098   system/spi/sck_C
                                                       system/spi/sck_C
    SLICE_X11Y39.A5      net (fanout=2)        0.110   system/spi/sck_C
    SLICE_X11Y39.CLK     Tah         (-Th)     0.082   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/Mmux_shiftreg.sck_deassertion_edge_shiftreg.sck_prev_MUX_2502_o11
                                                       system/spi/shiftreg.sck_deassertion_edge
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.016ns logic, 0.110ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/shiftreg.sck_prev (SLICE_X10Y39.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/spi/sck_C (FF)
  Destination:          system/spi/shiftreg.sck_prev (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/spi/sck_C to system/spi/shiftreg.sck_prev
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y40.AQ      Tcko                  0.098   system/spi/sck_C
                                                       system/spi/sck_C
    SLICE_X10Y39.D5      net (fanout=2)        0.119   system/spi/sck_C
    SLICE_X10Y39.CLK     Tah         (-Th)     0.077   system/spi/shiftreg.sck_prev
                                                       system/spi/sck1
                                                       system/spi/shiftreg.sck_prev
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.021ns logic, 0.119ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/shiftreg.sck_assertion_edge (SLICE_X11Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/spi/sck_C (FF)
  Destination:          system/spi/shiftreg.sck_assertion_edge (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.713 - 0.608)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/spi/sck_C to system/spi/shiftreg.sck_assertion_edge
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y40.AQ      Tcko                  0.098   system/spi/sck_C
                                                       system/spi/sck_C
    SLICE_X11Y39.A5      net (fanout=2)        0.110   system/spi/sck_C
    SLICE_X11Y39.CLK     Tah         (-Th)     0.055   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/Mmux_shiftreg.sck_assertion_edge_shiftreg.sck_prev_MUX_2500_o11
                                                       system/spi/shiftreg.sck_assertion_edge
    -------------------------------------------------  ---------------------------
    Total                                      0.153ns (0.043ns logic, 0.110ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y29.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.758ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X31Y67.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (3.041 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     15.441ns (1.517ns logic, 13.924ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.119ns (Levels of Logic = 8)
  Clock Path Skew:      -0.093ns (3.041 - 3.134)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y38.A1      net (fanout=68)       2.658   system/ipb_arb/src<1>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     15.119ns (1.517ns logic, 13.602ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.051ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (3.041 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X34Y38.A3      net (fanout=35)       2.590   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     15.051ns (1.517ns logic, 13.534ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X31Y67.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (3.041 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     15.441ns (1.517ns logic, 13.924ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.119ns (Levels of Logic = 8)
  Clock Path Skew:      -0.093ns (3.041 - 3.134)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y38.A1      net (fanout=68)       2.658   system/ipb_arb/src<1>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     15.119ns (1.517ns logic, 13.602ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.051ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (3.041 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X34Y38.A3      net (fanout=35)       2.590   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     15.051ns (1.517ns logic, 13.534ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_2 (SLICE_X31Y67.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (3.041 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_2 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.CQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_2
    SLICE_X34Y38.C1      net (fanout=2)        3.501   system/ipb_from_masters[2]_ipb_addr<2>
    SLICE_X34Y38.C       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr231
    SLICE_X36Y68.B5      net (fanout=189)      2.154   user_ipb_mosi[0]_ipb_addr<2>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     15.441ns (1.517ns logic, 13.924ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.119ns (Levels of Logic = 8)
  Clock Path Skew:      -0.093ns (3.041 - 3.134)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X34Y38.A1      net (fanout=68)       2.658   system/ipb_arb/src<1>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     15.119ns (1.517ns logic, 13.602ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_2 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.051ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (3.041 - 3.153)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/DATA_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X34Y38.A3      net (fanout=35)       2.590   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X34Y38.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<3>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X36Y68.B1      net (fanout=304)      2.675   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X36Y68.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X36Y68.A6      net (fanout=1)        0.124   system/ipb_fabric/N01
    SLICE_X36Y68.A       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A4      net (fanout=39)       0.826   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X38Y72.A       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<31>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A2      net (fanout=33)       1.776   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X35Y51.A       Tilo                  0.068   system/ipb_sys_regs/regs_27<3>
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X35Y51.B4      net (fanout=4)        0.408   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X35Y51.BMUX    Tilo                  0.191   system/ipb_sys_regs/regs_27<3>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y40.B2      net (fanout=7)        1.388   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y40.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1993_o11
    SLICE_X38Y43.A2      net (fanout=7)        0.749   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1993_o
    SLICE_X38Y43.A       Tilo                  0.068   system/sram1_if/sramInterface/_n0147
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X31Y67.SR      net (fanout=9)        2.998   system/sram1_if/sramInterface/_n0147
    SLICE_X31Y67.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_2
    -------------------------------------------------  ---------------------------
    Total                                     15.051ns (1.517ns logic, 13.534ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X11Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y45.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X11Y45.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X11Y45.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X36Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_b rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y38.AQ      Tcko                  0.115   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X36Y38.A5      net (fanout=3)        0.077   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X36Y38.CLK     Tah         (-Th)     0.101   system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram1_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.091ns (0.014ns logic, 0.077ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/control_process.readState_FSM_FFd1 (SLICE_X41Y39.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.counter_0 (FF)
  Destination:          system/sram1_if/sramInterface/control_process.readState_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.742 - 0.637)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.counter_0 to system/sram1_if/sramInterface/control_process.readState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y40.AQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/control_process.counter_0
    SLICE_X41Y39.C4      net (fanout=6)        0.154   system/sram1_if/sramInterface/control_process.counter<0>
    SLICE_X41Y39.CLK     Tah         (-Th)     0.056   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/control_process.readState_FSM_FFd1-In1
                                                       system/sram1_if/sramInterface/control_process.readState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.196ns (0.042ns logic, 0.154ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0552<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X1Y51.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y110.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y110.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y110.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.297ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X67Y84.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.896 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y102.DQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X65Y103.A1     net (fanout=2)        0.580   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X65Y103.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X65Y100.D5     net (fanout=2)        0.544   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.835ns logic, 2.333ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.896 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y101.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X65Y101.C1     net (fanout=2)        0.711   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X65Y101.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D4     net (fanout=2)        0.394   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.835ns logic, 2.314ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.896 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y102.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X65Y103.A4     net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X65Y103.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X65Y100.D5     net (fanout=2)        0.544   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.835ns logic, 2.296ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X67Y84.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.896 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y102.DQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X65Y103.A1     net (fanout=2)        0.580   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X65Y103.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X65Y100.D5     net (fanout=2)        0.544   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.835ns logic, 2.333ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.896 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y101.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X65Y101.C1     net (fanout=2)        0.711   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X65Y101.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D4     net (fanout=2)        0.394   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.835ns logic, 2.314ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.896 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y102.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X65Y103.A4     net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X65Y103.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X65Y100.D5     net (fanout=2)        0.544   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.835ns logic, 2.296ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X67Y84.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.896 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y102.DQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_7
    SLICE_X65Y103.A1     net (fanout=2)        0.580   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
    SLICE_X65Y103.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X65Y100.D5     net (fanout=2)        0.544   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.835ns logic, 2.333ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.896 - 0.940)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y101.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_2
    SLICE_X65Y101.C1     net (fanout=2)        0.711   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<2>
    SLICE_X65Y101.C      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D4     net (fanout=2)        0.394   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (0.835ns logic, 2.314ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.896 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y102.CQ     Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_6
    SLICE_X65Y103.A4     net (fanout=2)        0.543   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<6>
    SLICE_X65Y103.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>2
    SLICE_X65Y100.D5     net (fanout=2)        0.544   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1750_o<16>1
    SLICE_X65Y100.D      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X67Y84.CE      net (fanout=4)        1.209   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X67Y84.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (0.835ns logic, 2.296ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X64Y84.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.447 - 0.411)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X64Y84.AI      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X64Y84.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.011ns logic, 0.101ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X64Y87.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.446 - 0.411)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y87.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X64Y87.AI      net (fanout=4)        0.110   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X64Y87.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.011ns logic, 0.110ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X64Y85.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.447 - 0.411)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y86.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X64Y85.BI      net (fanout=4)        0.114   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X64Y85.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.012ns logic, 0.114ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y110.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y110.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y110.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.301ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X17Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.699ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.301ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X12Y104.D3     net (fanout=3)        3.574   user_mac_addr<3>
    SLICE_X12Y104.DMUX   Tilo                  0.190   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X17Y106.SR     net (fanout=2)        0.480   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X17Y106.CLK    Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.301ns (1.247ns logic, 4.054ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X17Y106.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.000ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X12Y104.D3     net (fanout=3)        3.574   user_mac_addr<3>
    SLICE_X12Y104.D      Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X17Y106.CLK    net (fanout=2)        0.598   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (0.828ns logic, 4.172ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X17Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.367ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.367ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X12Y104.D3     net (fanout=3)        1.661   user_mac_addr<3>
    SLICE_X12Y104.DMUX   Tilo                  0.081   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X17Y106.SR     net (fanout=2)        0.184   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X17Y106.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.522ns logic, 1.845ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X17Y106.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.299ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.299ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X12Y104.D3     net (fanout=3)        1.661   user_mac_addr<3>
    SLICE_X12Y104.D      Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X17Y106.CLK    net (fanout=2)        0.238   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.400ns logic, 1.899ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.851ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X12Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.149ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X13Y103.A1     net (fanout=3)        3.477   user_mac_addr<2>
    SLICE_X13Y103.AMUX   Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X12Y104.SR     net (fanout=2)        0.228   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X12Y104.CLK    Trck                  0.254   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (1.146ns logic, 3.705ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X12Y104.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.288ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.712ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X13Y103.A1     net (fanout=3)        3.477   user_mac_addr<2>
    SLICE_X13Y103.A      Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X12Y104.CLK    net (fanout=2)        0.469   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.766ns logic, 3.946ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X12Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.145ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.145ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X13Y103.A1     net (fanout=3)        1.619   user_mac_addr<2>
    SLICE_X13Y103.AMUX   Tilo                  0.074   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X12Y104.SR     net (fanout=2)        0.086   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X12Y104.CLK    Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (0.440ns logic, 1.705ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X12Y104.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.154ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.154ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X13Y103.A1     net (fanout=3)        1.619   user_mac_addr<2>
    SLICE_X13Y103.A      Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X12Y104.CLK    net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (0.346ns logic, 1.808ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.227ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X16Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.773ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.227ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y103.D4     net (fanout=3)        3.596   user_mac_addr<1>
    SLICE_X14Y103.DMUX   Tilo                  0.191   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X16Y105.SR     net (fanout=2)        0.492   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X16Y105.CLK    Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (1.139ns logic, 4.088ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X16Y105.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.164ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.836ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y103.D4     net (fanout=3)        3.596   user_mac_addr<1>
    SLICE_X14Y103.D      Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X16Y105.CLK    net (fanout=2)        0.478   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.762ns logic, 4.074ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X16Y105.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.196ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.196ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y103.D4     net (fanout=3)        1.564   user_mac_addr<1>
    SLICE_X14Y103.DMUX   Tilo                  0.080   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X16Y105.SR     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X16Y105.CLK    Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (0.443ns logic, 1.753ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X16Y105.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.098ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      2.098ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X14Y103.D4     net (fanout=3)        1.564   user_mac_addr<1>
    SLICE_X14Y103.D      Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X16Y105.CLK    net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.343ns logic, 1.755ns route)
                                                       (16.3% logic, 83.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.806ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X15Y104.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.194ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.806ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X14Y104.A5     net (fanout=3)        3.193   user_mac_addr<0>
    SLICE_X14Y104.AMUX   Tilo                  0.196   system/ip_mac/mac_addr_2_P_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X15Y104.SR     net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X15Y104.CLK    Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (1.234ns logic, 3.572ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X15Y104.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.525ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.475ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X14Y104.A5     net (fanout=3)        3.193   user_mac_addr<0>
    SLICE_X14Y104.A      Tilo                  0.068   system/ip_mac/mac_addr_2_P_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X15Y104.CLK    net (fanout=2)        0.473   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (0.809ns logic, 3.666ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X15Y104.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.047ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.047ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X14Y104.A5     net (fanout=3)        1.397   user_mac_addr<0>
    SLICE_X14Y104.AMUX   Tilo                  0.079   system/ip_mac/mac_addr_2_P_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X15Y104.SR     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X15Y104.CLK    Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.503ns logic, 1.544ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X15Y104.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.971ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.971ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X14Y104.A5     net (fanout=3)        1.397   user_mac_addr<0>
    SLICE_X14Y104.A      Tilo                  0.034   system/ip_mac/mac_addr_2_P_2
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X15Y104.CLK    net (fanout=2)        0.191   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.383ns logic, 1.588ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.906ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    30.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y40.B4      net (fanout=5)        0.830   system/regs_from_ipbus<11><12>
    SLICE_X10Y40.BMUX    Tilo                  0.201   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X10Y40.SR      net (fanout=2)        0.240   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X10Y40.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.836ns logic, 1.070ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.357ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y40.B4      net (fanout=5)        0.830   system/regs_from_ipbus<11><12>
    SLICE_X10Y40.B       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X10Y40.CLK     net (fanout=2)        0.364   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.449ns logic, 1.194ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y40.B4      net (fanout=5)        0.329   system/regs_from_ipbus<11><12>
    SLICE_X10Y40.BMUX    Tilo                  0.083   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X10Y40.SR      net (fanout=2)        0.091   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X10Y40.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.252ns logic, 0.420ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X10Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.625ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y40.B4      net (fanout=5)        0.329   system/regs_from_ipbus<11><12>
    SLICE_X10Y40.B       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X10Y40.CLK     net (fanout=2)        0.147   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.149ns logic, 0.476ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.797ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X9Y103.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.203ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X8Y103.D3      net (fanout=3)        3.376   user_mac_addr<1>
    SLICE_X8Y103.DMUX    Tilo                  0.190   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X9Y103.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X9Y103.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (1.181ns logic, 3.616ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X9Y103.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.370ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X8Y103.D3      net (fanout=3)        3.376   user_mac_addr<1>
    SLICE_X8Y103.D       Tilo                  0.068   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X9Y103.CLK     net (fanout=2)        0.492   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.762ns logic, 3.868ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X9Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.028ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.028ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X8Y103.D3      net (fanout=3)        1.472   user_mac_addr<1>
    SLICE_X8Y103.DMUX    Tilo                  0.081   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X9Y103.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X9Y103.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.028ns (0.465ns logic, 1.563ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X9Y103.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.011ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      2.011ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X8Y103.D3      net (fanout=3)        1.472   user_mac_addr<1>
    SLICE_X8Y103.D       Tilo                  0.034   system/i2c_s/regs_6_1_P_1
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X9Y103.CLK     net (fanout=2)        0.196   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.343ns logic, 1.668ns route)
                                                       (17.1% logic, 82.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.557ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X7Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.443ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.557ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X7Y104.A4      net (fanout=3)        3.086   user_mac_addr<3>
    SLICE_X7Y104.AMUX    Tilo                  0.186   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X7Y105.SR      net (fanout=2)        0.228   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X7Y105.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (1.243ns logic, 3.314ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X7Y105.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.617ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X7Y104.A4      net (fanout=3)        3.086   user_mac_addr<3>
    SLICE_X7Y104.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X7Y105.CLK     net (fanout=2)        0.469   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (0.828ns logic, 3.555ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X7Y105.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.050ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.050ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X7Y104.A4      net (fanout=3)        1.445   user_mac_addr<3>
    SLICE_X7Y104.AMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X7Y105.SR      net (fanout=2)        0.086   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X7Y105.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.519ns logic, 1.531ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X7Y105.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.034ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.034ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X7Y104.A4      net (fanout=3)        1.445   user_mac_addr<3>
    SLICE_X7Y104.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][3]_AND_767_o
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X7Y105.CLK     net (fanout=2)        0.189   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.400ns logic, 1.634ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.458ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X9Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.542ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.458ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X8Y102.D3      net (fanout=3)        3.045   user_mac_addr<2>
    SLICE_X8Y102.DMUX    Tilo                  0.190   system/i2c_s/regs_6_2_P_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X9Y101.SR      net (fanout=2)        0.228   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X9Y101.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (1.185ns logic, 3.273ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X9Y101.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.847ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X8Y102.D3      net (fanout=3)        3.045   user_mac_addr<2>
    SLICE_X8Y102.D       Tilo                  0.068   system/i2c_s/regs_6_2_P_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X9Y101.CLK     net (fanout=2)        0.342   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (0.766ns logic, 3.387ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X9Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.001ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      2.001ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X8Y102.D3      net (fanout=3)        1.446   user_mac_addr<2>
    SLICE_X8Y102.DMUX    Tilo                  0.081   system/i2c_s/regs_6_2_P_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X9Y101.SR      net (fanout=2)        0.087   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X9Y101.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.468ns logic, 1.533ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X9Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.931ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.931ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X8Y102.D3      net (fanout=3)        1.446   user_mac_addr<2>
    SLICE_X8Y102.D       Tilo                  0.034   system/i2c_s/regs_6_2_P_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X9Y101.CLK     net (fanout=2)        0.139   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.346ns logic, 1.585ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.729ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X9Y105.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.271ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X9Y105.A5      net (fanout=3)        3.025   user_mac_addr<0>
    SLICE_X9Y105.AMUX    Tilo                  0.193   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X9Y105.SR      net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X9Y105.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (1.231ns logic, 3.498ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X9Y105.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.802ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X9Y105.A5      net (fanout=3)        3.025   user_mac_addr<0>
    SLICE_X9Y105.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X9Y105.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (0.809ns logic, 3.389ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X9Y105.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.009ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.009ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X9Y105.A5      net (fanout=3)        1.326   user_mac_addr<0>
    SLICE_X9Y105.AMUX    Tilo                  0.078   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X9Y105.SR      net (fanout=2)        0.181   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X9Y105.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.502ns logic, 1.507ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X9Y105.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.856ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.856ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X9Y105.A5      net (fanout=3)        1.326   user_mac_addr<0>
    SLICE_X9Y105.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X9Y105.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (0.383ns logic, 1.473ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.768ns|            0|            0|            0|      5250971|
| TS_clk125_2_n                 |      8.000ns|      4.025ns|      4.768ns|            0|            0|         2456|      5248497|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.235ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     19.071ns|          N/A|            0|            0|      5012651|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.758ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.301ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      5.301ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.851ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      5.227ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.806ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      1.906ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.797ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.557ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.458ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.729ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.782ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.782ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.297ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.071|         |         |         |
clk125_2_p     |   19.071|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.071|         |         |         |
clk125_2_p     |   19.071|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.244|    1.244|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.226|    1.226|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    0.910|    0.910|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.105|    1.105|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.444|         |         |         |
xpoint1_clk1_p |    5.444|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.444|         |         |         |
xpoint1_clk1_p |    5.444|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5351303 paths, 0 nets, and 53570 connections

Design statistics:
   Minimum period:  19.071ns{1}   (Maximum frequency:  52.436MHz)
   Maximum path delay from/to any node:   5.301ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 13 09:01:47 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 743 MB



