****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:15:41 2019
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clock (mode mode_norm.slow.RCmax) at root pin clock:
(0) clock [in Port] [Location (29.25, 0.01)] [Net: clock] [Fanout: 1] 
 (1) cts_buf_8554460:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (29.06, 3.84)] [Net: ctsbuf_net_932800] [Fanout: 1] 
  (2) cts_inv_8514456:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 6.91)] [Net: ctsbuf_net_922799] [Fanout: 1] 
   (3) cts_inv_8474452:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.31, 9.98)] [Net: ctsbuf_net_912798] [Fanout: 1] 
    (4) cts_inv_8434448:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 14.59)] [Net: ctsbuf_net_902797] [Fanout: 1] 
     (5) cts_inv_8314436:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 17.66)] [Net: ctsbuf_net_872794] [Fanout: 1] 
      (6) cts_inv_8274432:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 22.27)] [Net: ctsbuf_net_862793] [Fanout: 1] 
       (7) cts_inv_8234428:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.67, 25.34)] [Net: ctsbuf_net_852792] [Fanout: 2] 
        (8) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.42, 23.81)] [Net: clk_gate_remainder_reg/ctsbuf_net_72714] [ICG] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4461:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (21.50, 23.81)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 2] 
          (10) clk_gate_remainder_reg/cto_buf_cln_4804:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 26.88)] [Net: clk_gate_remainder_reg/cts13] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_5534158:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_432750] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4584:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 36.10)] [Net: clk_gate_remainder_reg/cts5] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_4924097:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_302737] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4589:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (10.62, 33.02)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4354040:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_192726] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4595:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (11.26, 26.88)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4034008:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 22.27)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 4] 
                  (18) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 27.27)] [SINK PIN] 
                  (18) ccd_drc_inst_6445:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (10.18, 20.74)] [Net: ccd_drc_4] [Fanout: 10] 
                   (19) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.13)] [SINK PIN] 
                   (19) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 16.52)] [SINK PIN] 
                   (19) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.70, 18.06)] [SINK PIN] 
                   (19) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 18.06)] [SINK PIN] 
                   (19) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 18.81)] [SINK PIN] 
                   (19) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 19.59)] [SINK PIN] 
                   (19) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 14.98)] [SINK PIN] 
                   (19) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 18.06)] [SINK PIN] 
                   (19) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 18.81)] [SINK PIN] 
                   (19) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 16.52)] [SINK PIN] 
                  (18) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.66, 29.56)] [SINK PIN] 
                  (18) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.10, 28.02)] [SINK PIN] 
          (10) clk_gate_remainder_reg/cts_buf_5714176:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_482755] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_5544159:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (20.86, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_442751] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_5264131:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_372744] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_5094114:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_332740] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4583:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (18.56, 37.63)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4914096:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_292736] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4744079:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (14.34, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_262733] [Fanout: 2] 
                 (17) clk_gate_remainder_reg/cts_inv_4054010:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (15.94, 31.49)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 17] 
                  (18) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 31.10)] [SINK PIN] 
                  (18) ccd_drc_inst_6446:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.08, 31.49)] [Net: ccd_drc_5] [Fanout: 8] 
                   (19) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 31.88)] [SINK PIN] 
                   (19) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.02, 28.02)] [SINK PIN] 
                   (19) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.86, 32.63)] [SINK PIN] 
                   (19) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.22, 31.88)] [SINK PIN] 
                   (19) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.88, 32.63)] [SINK PIN] 
                   (19) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 31.88)] [SINK PIN] 
                   (19) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 31.10)] [SINK PIN] 
                   (19) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 30.34)] [SINK PIN] 
                  (18) clk_gate_remainder_reg/cts_inv_3683973:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_62713] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cto_buf_drc_4598:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (16.70, 26.88)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
                    (20) clk_gate_remainder_reg/cts_inv_3553960:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (15.30, 22.27)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 9] 
                     (21) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 18.81)] [BALANCE PIN] [Offset values] 
                     (21) ccd_drc_inst_6443:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (16.32, 17.66)] [Net: ccd_drc_2] [Fanout: 3] 
                      (22) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.83, 7.30)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 14.20)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 6.52)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 29.56)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 28.02)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.86, 28.02)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 29.56)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.94, 28.02)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.36, 18.06)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.41, 17.27)] [BALANCE PIN] [Offset values] 
                  (18) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 28.81)] [SINK PIN] 
                  (18) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 35.70)] [SINK PIN] 
                  (18) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 34.95)] [SINK PIN] 
                  (18) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 36.49)] [SINK PIN] 
                  (18) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 34.95)] [SINK PIN] 
                  (18) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.78, 32.63)] [SINK PIN] 
                  (18) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 31.88)] [SINK PIN] 
                  (18) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 34.17)] [SINK PIN] 
                  (18) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 28.81)] [SINK PIN] 
                  (18) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 29.56)] [SINK PIN] 
                  (18) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 31.10)] [SINK PIN] 
                  (18) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.90, 31.88)] [SINK PIN] 
                  (18) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 33.42)] [SINK PIN] 
                  (18) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 32.63)] [SINK PIN] 
                 (17) clk_gate_remainder_reg/cts_inv_4564061:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_222729] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4324037:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_162723] [Fanout: 2] 
                   (19) clk_gate_remainder_reg/cts_inv_4044009:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (22.40, 33.02)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 13] 
                    (20) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.40, 34.17)] [SINK PIN] 
                    (20) clk_gate_remainder_reg/cts_inv_3673972:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (25.54, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_52712] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_3543959:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (24.38, 37.63)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 7] 
                      (22) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 34.95)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 46.46)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 44.92)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 42.63)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 41.10)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.58, 33.42)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 34.17)] [BALANCE PIN] [Offset values] 
                    (20) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 29.56)] [SINK PIN] 
                    (20) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.45, 29.56)] [SINK PIN] 
                    (20) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 31.10)] [SINK PIN] 
                    (20) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 31.88)] [SINK PIN] 
                    (20) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
                    (20) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 36.49)] [SINK PIN] 
                    (20) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 35.70)] [SINK PIN] 
                    (20) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 35.70)] [SINK PIN] 
                    (20) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 34.95)] [SINK PIN] 
                    (20) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.94, 31.88)] [SINK PIN] 
                    (20) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.82, 34.95)] [SINK PIN] 
                   (19) clk_gate_remainder_reg/cts_inv_4064011:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (15.94, 26.88)] [Net: clk_gate_remainder_reg/p_abuf8] [Fanout: 1] 
                    (20) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 18.81)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cts_inv_5114116:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_352742] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4853:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (32.45, 28.42)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cto_buf_drc_4593:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (31.74, 20.74)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4024007:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (30.21, 17.66)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 23] 
                 (17) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 17.27)] [SINK PIN] 
                 (17) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.59, 6.52)] [SINK PIN] 
                 (17) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 8.84)] [SINK PIN] 
                 (17) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 11.13)] [SINK PIN] 
                 (17) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 25.74)] [SINK PIN] 
                 (17) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 26.49)] [SINK PIN] 
                 (17) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 24.20)] [SINK PIN] 
                 (17) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 11.91)] [SINK PIN] 
                 (17) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 21.88)] [SINK PIN] 
                 (17) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.83, 11.91)] [SINK PIN] 
                 (17) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 13.45)] [SINK PIN] 
                 (17) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 14.98)] [SINK PIN] 
                 (17) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.14, 14.20)] [SINK PIN] 
                 (17) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.24, 16.52)] [SINK PIN] 
                 (17) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 17.27)] [SINK PIN] 
                 (17) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 20.34)] [SINK PIN] 
                 (17) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 18.06)] [SINK PIN] 
                 (17) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 14.98)] [SINK PIN] 
                 (17) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 16.52)] [SINK PIN] 
                 (17) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.78, 17.27)] [SINK PIN] 
                 (17) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.62, 18.81)] [SINK PIN] 
                 (17) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.08, 18.81)] [SINK PIN] 
                 (17) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.78, 18.81)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4014006:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.77, 28.42)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 12] 
                (16) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 28.02)] [SINK PIN] 
                (16) ccd_drc_inst_6444:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.31, 26.88)] [Net: ccd_drc_3] [Fanout: 6] 
                 (17) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 25.74)] [SINK PIN] 
                 (17) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 23.42)] [SINK PIN] 
                 (17) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 22.66)] [SINK PIN] 
                 (17) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 21.13)] [SINK PIN] 
                 (17) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.21, 26.49)] [SINK PIN] 
                 (17) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 21.88)] [SINK PIN] 
                (16) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 36.49)] [SINK PIN] 
                (16) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 35.70)] [SINK PIN] 
                (16) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 33.42)] [SINK PIN] 
                (16) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 31.88)] [SINK PIN] 
                (16) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 31.10)] [SINK PIN] 
                (16) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 28.02)] [SINK PIN] 
                (16) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 28.81)] [SINK PIN] 
                (16) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.90, 32.63)] [SINK PIN] 
                (16) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 34.17)] [SINK PIN] 
                (16) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.20, 32.63)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_5124117:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.44, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_362743] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_4944099:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_322739] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cto_buf_drc_4623:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (15.87, 23.81)] [Net: clk_gate_remainder_reg/cts12] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4734078:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_252732] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_4516:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (12.03, 20.74)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4544059:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 17.66)] [Net: clk_gate_remainder_reg/ctsbuf_net_202727] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_4580:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (8.19, 16.13)] [Net: clk_gate_remainder_reg/cts2] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4304035:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (5.76, 14.59)] [Net: clk_gate_remainder_reg/ctsbuf_net_142721] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cto_buf_drc_4854:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (2.94, 14.59)] [Net: clk_gate_remainder_reg/cts7] [Fanout: 1] 
                    (20) clk_gate_remainder_reg/cts_inv_4004005:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (1.28, 13.06)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 19] 
                     (21) ccd_drc_inst_5815:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (0.32, 5.38)] [Net: ccd_drc_0] [Fanout: 5] 
                      (22) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 4.98)] [SINK PIN] 
                      (22) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.16)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 3.45)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.91)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 4.23)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 4.23)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.22, 10.38)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 11.91)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.88)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 18.81)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 15.74)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 18.06)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.30, 16.52)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 14.20)] [SINK PIN] 
                     (21) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.98)] [SINK PIN] 
                     (21) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 16.52)] [SINK PIN] 
                     (21) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 17.27)] [SINK PIN] 
                     (21) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 9.59)] [SINK PIN] 
                     (21) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 8.06)] [SINK PIN] 
                     (21) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.41, 8.84)] [SINK PIN] 
                     (21) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 6.52)] [SINK PIN] 
                     (21) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 3.45)] [SINK PIN] 
        (8) cts_inv_8194424:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_842791] [Fanout: 1] 
         (9) cts_inv_8154420:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: ctsbuf_net_832790] [Fanout: 1] 
          (10) cts_inv_8114416:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (33.15, 31.49)] [Net: ctsbuf_net_822789] [Fanout: 2] 
           (11) cts_inv_8074412:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 31.49)] [Net: ctsbuf_net_812788] [Fanout: 1] 
            (12) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 22.27)] [Net: clk_gate_divisor_reg/ctsbuf_net_602767] [ICG] [Fanout: 1] 
             (13) clk_gate_divisor_reg/cto_buf_drc_4517:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.22, 22.27)] [Net: clk_gate_divisor_reg/cts0] [Fanout: 2] 
              (14) clk_gate_divisor_reg/cto_buf_drc_4579:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (31.87, 28.42)] [Net: clk_gate_divisor_reg/cts8] [Fanout: 1] 
               (15) clk_gate_divisor_reg/cts_inv_6594264:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.67, 26.88)] [Net: clk_gate_divisor_reg/ctsbuf_net_652772] [Fanout: 2] 
                (16) clk_gate_divisor_reg/ccd_drc_inst_6448:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.74, 31.49)] [Net: clk_gate_divisor_reg/ccd_drc_6] [Fanout: 1] 
                 (17) clk_gate_divisor_reg/cts_inv_6474252:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (36.48, 31.49)] [Net: clk_gate_divisor_reg/p_abuf0] [Fanout: 15] 
                  (18) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.33, 39.56)] [SINK PIN] 
                  (18) clk_gate_divisor_reg/cts_inv_6304235:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (36.48, 29.95)] [Net: clk_gate_divisor_reg/ctsbuf_net_592766] [Fanout: 2] 
                   (19) clk_gate_divisor_reg/cts_inv_6044209:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.48, 25.34)] [Net: clk_gate_divisor_reg/p_abuf4] [Fanout: 6] 
                    (20) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.61, 21.88)] [SINK PIN] 
                    (20) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 24.20)] [SINK PIN] 
                    (20) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 21.13)] [SINK PIN] 
                    (20) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.71, 19.59)] [SINK PIN] 
                    (20) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 18.81)] [SINK PIN] 
                    (20) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 21.13)] [SINK PIN] 
                   (19) clk_gate_divisor_reg/cts_inv_6034208:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (28.80, 37.63)] [Net: clk_gate_divisor_reg/p_abuf3] [Fanout: 12] 
                    (20) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.33, 40.31)] [SINK PIN] 
                    (20) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 39.56)] [SINK PIN] 
                    (20) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 40.31)] [SINK PIN] 
                    (20) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 41.10)] [SINK PIN] 
                    (20) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 28.81)] [SINK PIN] 
                    (20) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 41.10)] [SINK PIN] 
                    (20) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 41.85)] [SINK PIN] 
                    (20) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 32.63)] [SINK PIN] 
                    (20) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 40.31)] [SINK PIN] 
                    (20) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 33.42)] [SINK PIN] 
                    (20) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 37.24)] [SINK PIN] 
                    (20) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 36.49)] [SINK PIN] 
                  (18) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 41.85)] [SINK PIN] 
                  (18) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 40.31)] [SINK PIN] 
                  (18) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.98, 25.74)] [SINK PIN] 
                  (18) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.96, 39.56)] [SINK PIN] 
                  (18) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.43, 28.02)] [SINK PIN] 
                  (18) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.96, 38.78)] [SINK PIN] 
                  (18) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 28.81)] [SINK PIN] 
                  (18) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 37.24)] [SINK PIN] 
                  (18) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 31.10)] [SINK PIN] 
                  (18) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 31.88)] [SINK PIN] 
                  (18) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 34.95)] [SINK PIN] 
                  (18) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 33.42)] [SINK PIN] 
                  (18) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 26.49)] [SINK PIN] 
                (16) clk_gate_divisor_reg/cts_inv_6484253:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.86, 25.34)] [Net: clk_gate_divisor_reg/ctsbuf_net_632770] [Fanout: 1] 
                 (17) clk_gate_divisor_reg/cto_buf_drc_4581:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.84, 22.27)] [Net: clk_gate_divisor_reg/cts9] [Fanout: 1] 
                  (18) clk_gate_divisor_reg/cts_inv_6274232:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 17.66)] [Net: clk_gate_divisor_reg/ctsbuf_net_562763] [Fanout: 1] 
                   (19) clk_gate_divisor_reg/cts_inv_6024207:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (35.84, 11.52)] [Net: clk_gate_divisor_reg/p_abuf2] [Fanout: 9] 
                    (20) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 8.84)] [SINK PIN] 
                    (20) ccd_drc_inst_6447:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (37.06, 11.52)] [Net: ccd_drc_6] [Fanout: 6] 
                     (21) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.91)] [SINK PIN] 
                     (21) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 14.20)] [SINK PIN] 
                     (21) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 9.59)] [SINK PIN] 
                     (21) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 15.74)] [SINK PIN] 
                     (21) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 18.81)] [SINK PIN] 
                     (21) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.13)] [SINK PIN] 
                    (20) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 1.16)] [SINK PIN] 
                    (20) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 1.91)] [SINK PIN] 
                    (20) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 3.45)] [SINK PIN] 
                    (20) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 4.23)] [SINK PIN] 
                    (20) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 4.98)] [SINK PIN] 
                    (20) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 5.77)] [SINK PIN] 
                    (20) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 7.30)] [SINK PIN] 
              (14) clk_gate_divisor_reg/cto_buf_drc_4578:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.22, 34.56)] [Net: clk_gate_divisor_reg/cts7] [Fanout: 1] 
               (15) clk_gate_divisor_reg/cts_inv_6584263:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (16.13, 33.02)] [Net: clk_gate_divisor_reg/ctsbuf_net_642771] [Fanout: 2] 
                (16) clk_gate_divisor_reg/cts_inv_6464251:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (17.28, 33.02)] [Net: clk_gate_divisor_reg/p_abuf1] [Fanout: 9] 
                 (17) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.52, 41.10)] [SINK PIN] 
                 (17) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 32.63)] [SINK PIN] 
                 (17) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 33.42)] [SINK PIN] 
                 (17) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.10)] [SINK PIN] 
                 (17) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 41.10)] [SINK PIN] 
                 (17) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
                 (17) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.62, 42.63)] [SINK PIN] 
                 (17) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 42.63)] [SINK PIN] 
                 (17) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 41.10)] [SINK PIN] 
                (16) clk_gate_divisor_reg/cts_inv_6454250:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (13.44, 34.56)] [Net: clk_gate_divisor_reg/ENCLK] [Fanout: 10] 
                 (17) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 41.10)] [SINK PIN] 
                 (17) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 34.95)] [SINK PIN] 
                 (17) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 36.49)] [SINK PIN] 
                 (17) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 37.24)] [SINK PIN] 
                 (17) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.02, 38.02)] [SINK PIN] 
                 (17) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.68, 38.78)] [SINK PIN] 
                 (17) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.68, 40.31)] [SINK PIN] 
                 (17) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 40.31)] [SINK PIN] 
                 (17) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.55, 40.31)] [SINK PIN] 
                 (17) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.82, 41.10)] [SINK PIN] 
           (11) cts_inv_8064411:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 33.02)] [Net: ctsbuf_net_802787] [Fanout: 1] 
            (12) cts_inv_7984403:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.44, 29.95)] [Net: ctsbuf_net_792786] [Fanout: 1] 
             (13) cts_inv_7944399:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: ctsbuf_net_782785] [Fanout: 1] 
              (14) cts_inv_7904395:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 29.95)] [Net: ctsbuf_net_772784] [Fanout: 1] 
               (15) cts_inv_7864391:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 26.88)] [Net: ctsbuf_net_762783] [Fanout: 2] 
                (16) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (37.82, 26.88)] [Net: clk_gate_req_dw_reg/ctsbuf_net_662773] [ICG] [Fanout: 1] 
                 (17) clk_gate_req_dw_reg/cto_buf_drc_4585:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.23, 26.88)] [Net: clk_gate_req_dw_reg/p_abuf0] [Fanout: 4] 
                  (18) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 49.53)] [SINK PIN] 
                  (18) clk_gate_req_dw_reg/cto_buf_drc_4588:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (40.00, 25.34)] [Net: clk_gate_req_dw_reg/cts1] [Fanout: 1] 
                   (19) clk_gate_req_dw_reg/cts_inv_7344339:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 22.27)] [Net: clk_gate_req_dw_reg/ctsbuf_net_682775] [Fanout: 1] 
                    (20) clk_gate_req_dw_reg/cto_buf_drc_4591:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (39.94, 19.20)] [Net: clk_gate_req_dw_reg/cts3] [Fanout: 1] 
                     (21) clk_gate_req_dw_reg/cts_inv_7254330:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (38.85, 16.13)] [Net: clk_gate_req_dw_reg/ENCLK] [Fanout: 4] 
                      (22) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 17.27)] [SINK PIN] 
                      (22) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 1.16)] [SINK PIN] 
                      (22) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 5.77)] [SINK PIN] 
                      (22) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.94, 19.59)] [SINK PIN] 
                  (18) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 41.85)] [SINK PIN] 
                  (18) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 50.31)] [SINK PIN] 
                (16) cts_inv_7824387:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 25.34)] [Net: ctsbuf_net_752782] [Fanout: 1] 
                 (17) cto_buf_drc_4586:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (41.47, 22.27)] [Net: cts0] [Fanout: 1] 
                  (18) cts_inv_7784383:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (40.45, 19.20)] [Net: ctsbuf_net_742781] [Fanout: 2] 
                   (19) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.22, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 4] 
                    (20) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 6.52)] [SINK PIN] 
                    (20) ccd_drc_inst_6442:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (27.65, 8.45)] [Net: ccd_drc_1] [Fanout: 2] 
                     (21) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.01, 8.06)] [SINK PIN] 
                     (21) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 7.30)] [SINK PIN] 
                    (20) cto_buf_drc_4597:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (30.78, 9.98)] [Net: cts3] [Fanout: 4] 
                     (21) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.80, 11.91)] [SINK PIN] 
                     (21) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 9.59)] [SINK PIN] 
                     (21) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.37, 10.38)] [SINK PIN] 
                     (21) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 11.91)] [SINK PIN] 
                    (20) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.44, 9.59)] [SINK PIN] 
                   (19) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.29, 3.84)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
                    (20) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 4.98)] [SINK PIN] 
                    (20) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 1.91)] [SINK PIN] 
                    (20) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 1.16)] [SINK PIN] 
                    (20) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 4.23)] [SINK PIN] 

Printing structure of clock (mode mode_norm.worst_low.RCmax) at root pin clock:
(0) clock [in Port] [Location (29.25, 0.01)] [Net: clock] [Fanout: 1] 
 (1) cts_buf_8554460:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (29.06, 3.84)] [Net: ctsbuf_net_932800] [Fanout: 1] 
  (2) cts_inv_8514456:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 6.91)] [Net: ctsbuf_net_922799] [Fanout: 1] 
   (3) cts_inv_8474452:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.31, 9.98)] [Net: ctsbuf_net_912798] [Fanout: 1] 
    (4) cts_inv_8434448:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 14.59)] [Net: ctsbuf_net_902797] [Fanout: 1] 
     (5) cts_inv_8314436:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 17.66)] [Net: ctsbuf_net_872794] [Fanout: 1] 
      (6) cts_inv_8274432:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 22.27)] [Net: ctsbuf_net_862793] [Fanout: 1] 
       (7) cts_inv_8234428:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.67, 25.34)] [Net: ctsbuf_net_852792] [Fanout: 2] 
        (8) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.42, 23.81)] [Net: clk_gate_remainder_reg/ctsbuf_net_72714] [ICG] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4461:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (21.50, 23.81)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 2] 
          (10) clk_gate_remainder_reg/cto_buf_cln_4804:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 26.88)] [Net: clk_gate_remainder_reg/cts13] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_5534158:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_432750] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4584:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 36.10)] [Net: clk_gate_remainder_reg/cts5] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_4924097:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_302737] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4589:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (10.62, 33.02)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4354040:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_192726] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4595:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (11.26, 26.88)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4034008:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 22.27)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 4] 
                  (18) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 27.27)] [SINK PIN] 
                  (18) ccd_drc_inst_6445:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (10.18, 20.74)] [Net: ccd_drc_4] [Fanout: 10] 
                   (19) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.13)] [SINK PIN] 
                   (19) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 16.52)] [SINK PIN] 
                   (19) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.70, 18.06)] [SINK PIN] 
                   (19) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 18.06)] [SINK PIN] 
                   (19) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 18.81)] [SINK PIN] 
                   (19) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 19.59)] [SINK PIN] 
                   (19) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 14.98)] [SINK PIN] 
                   (19) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 18.06)] [SINK PIN] 
                   (19) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 18.81)] [SINK PIN] 
                   (19) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 16.52)] [SINK PIN] 
                  (18) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.66, 29.56)] [SINK PIN] 
                  (18) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.10, 28.02)] [SINK PIN] 
          (10) clk_gate_remainder_reg/cts_buf_5714176:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_482755] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_5544159:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (20.86, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_442751] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_5264131:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_372744] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_5094114:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_332740] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4583:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (18.56, 37.63)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4914096:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_292736] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4744079:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (14.34, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_262733] [Fanout: 2] 
                 (17) clk_gate_remainder_reg/cts_inv_4054010:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (15.94, 31.49)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 17] 
                  (18) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 31.10)] [SINK PIN] 
                  (18) ccd_drc_inst_6446:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.08, 31.49)] [Net: ccd_drc_5] [Fanout: 8] 
                   (19) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 31.88)] [SINK PIN] 
                   (19) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.02, 28.02)] [SINK PIN] 
                   (19) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.86, 32.63)] [SINK PIN] 
                   (19) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.22, 31.88)] [SINK PIN] 
                   (19) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.88, 32.63)] [SINK PIN] 
                   (19) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 31.88)] [SINK PIN] 
                   (19) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 31.10)] [SINK PIN] 
                   (19) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 30.34)] [SINK PIN] 
                  (18) clk_gate_remainder_reg/cts_inv_3683973:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_62713] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cto_buf_drc_4598:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (16.70, 26.88)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
                    (20) clk_gate_remainder_reg/cts_inv_3553960:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (15.30, 22.27)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 9] 
                     (21) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 18.81)] [SINK PIN] 
                     (21) ccd_drc_inst_6443:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (16.32, 17.66)] [Net: ccd_drc_2] [Fanout: 3] 
                      (22) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.83, 7.30)] [SINK PIN] 
                      (22) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 14.20)] [SINK PIN] 
                      (22) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 6.52)] [SINK PIN] 
                     (21) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 29.56)] [SINK PIN] 
                     (21) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 28.02)] [SINK PIN] 
                     (21) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.86, 28.02)] [SINK PIN] 
                     (21) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 29.56)] [SINK PIN] 
                     (21) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.94, 28.02)] [SINK PIN] 
                     (21) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.36, 18.06)] [SINK PIN] 
                     (21) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.41, 17.27)] [SINK PIN] 
                  (18) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 28.81)] [SINK PIN] 
                  (18) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 35.70)] [SINK PIN] 
                  (18) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 34.95)] [SINK PIN] 
                  (18) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 36.49)] [SINK PIN] 
                  (18) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 34.95)] [SINK PIN] 
                  (18) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.78, 32.63)] [SINK PIN] 
                  (18) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 31.88)] [SINK PIN] 
                  (18) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 34.17)] [SINK PIN] 
                  (18) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 28.81)] [SINK PIN] 
                  (18) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 29.56)] [SINK PIN] 
                  (18) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 31.10)] [SINK PIN] 
                  (18) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.90, 31.88)] [SINK PIN] 
                  (18) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 33.42)] [SINK PIN] 
                  (18) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 32.63)] [SINK PIN] 
                 (17) clk_gate_remainder_reg/cts_inv_4564061:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_222729] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4324037:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_162723] [Fanout: 2] 
                   (19) clk_gate_remainder_reg/cts_inv_4044009:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (22.40, 33.02)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 13] 
                    (20) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.40, 34.17)] [SINK PIN] 
                    (20) clk_gate_remainder_reg/cts_inv_3673972:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (25.54, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_52712] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_3543959:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (24.38, 37.63)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 7] 
                      (22) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 34.95)] [SINK PIN] 
                      (22) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 46.46)] [SINK PIN] 
                      (22) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 44.92)] [SINK PIN] 
                      (22) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 42.63)] [SINK PIN] 
                      (22) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 41.10)] [SINK PIN] 
                      (22) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.58, 33.42)] [SINK PIN] 
                      (22) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 34.17)] [SINK PIN] 
                    (20) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 29.56)] [SINK PIN] 
                    (20) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.45, 29.56)] [SINK PIN] 
                    (20) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 31.10)] [SINK PIN] 
                    (20) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 31.88)] [SINK PIN] 
                    (20) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
                    (20) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 36.49)] [SINK PIN] 
                    (20) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 35.70)] [SINK PIN] 
                    (20) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 35.70)] [SINK PIN] 
                    (20) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 34.95)] [SINK PIN] 
                    (20) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.94, 31.88)] [SINK PIN] 
                    (20) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.82, 34.95)] [SINK PIN] 
                   (19) clk_gate_remainder_reg/cts_inv_4064011:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (15.94, 26.88)] [Net: clk_gate_remainder_reg/p_abuf8] [Fanout: 1] 
                    (20) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 18.81)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cts_inv_5114116:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_352742] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4853:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (32.45, 28.42)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cto_buf_drc_4593:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (31.74, 20.74)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4024007:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (30.21, 17.66)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 23] 
                 (17) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 17.27)] [SINK PIN] 
                 (17) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.59, 6.52)] [SINK PIN] 
                 (17) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 8.84)] [SINK PIN] 
                 (17) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 11.13)] [SINK PIN] 
                 (17) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 25.74)] [SINK PIN] 
                 (17) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 26.49)] [SINK PIN] 
                 (17) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 24.20)] [SINK PIN] 
                 (17) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 11.91)] [SINK PIN] 
                 (17) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 21.88)] [SINK PIN] 
                 (17) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.83, 11.91)] [SINK PIN] 
                 (17) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 13.45)] [SINK PIN] 
                 (17) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 14.98)] [SINK PIN] 
                 (17) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.14, 14.20)] [SINK PIN] 
                 (17) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.24, 16.52)] [SINK PIN] 
                 (17) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 17.27)] [SINK PIN] 
                 (17) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 20.34)] [SINK PIN] 
                 (17) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 18.06)] [SINK PIN] 
                 (17) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 14.98)] [SINK PIN] 
                 (17) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 16.52)] [SINK PIN] 
                 (17) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.78, 17.27)] [SINK PIN] 
                 (17) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.62, 18.81)] [SINK PIN] 
                 (17) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.08, 18.81)] [SINK PIN] 
                 (17) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.78, 18.81)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4014006:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.77, 28.42)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 12] 
                (16) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 28.02)] [SINK PIN] 
                (16) ccd_drc_inst_6444:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.31, 26.88)] [Net: ccd_drc_3] [Fanout: 6] 
                 (17) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 25.74)] [SINK PIN] 
                 (17) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 23.42)] [SINK PIN] 
                 (17) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 22.66)] [SINK PIN] 
                 (17) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 21.13)] [SINK PIN] 
                 (17) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.21, 26.49)] [SINK PIN] 
                 (17) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 21.88)] [SINK PIN] 
                (16) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 36.49)] [SINK PIN] 
                (16) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 35.70)] [SINK PIN] 
                (16) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 33.42)] [SINK PIN] 
                (16) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 31.88)] [SINK PIN] 
                (16) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 31.10)] [SINK PIN] 
                (16) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 28.02)] [SINK PIN] 
                (16) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 28.81)] [SINK PIN] 
                (16) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.90, 32.63)] [SINK PIN] 
                (16) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 34.17)] [SINK PIN] 
                (16) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.20, 32.63)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_5124117:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.44, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_362743] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_4944099:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_322739] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cto_buf_drc_4623:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (15.87, 23.81)] [Net: clk_gate_remainder_reg/cts12] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4734078:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_252732] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_4516:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (12.03, 20.74)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4544059:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 17.66)] [Net: clk_gate_remainder_reg/ctsbuf_net_202727] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_4580:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (8.19, 16.13)] [Net: clk_gate_remainder_reg/cts2] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4304035:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (5.76, 14.59)] [Net: clk_gate_remainder_reg/ctsbuf_net_142721] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cto_buf_drc_4854:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (2.94, 14.59)] [Net: clk_gate_remainder_reg/cts7] [Fanout: 1] 
                    (20) clk_gate_remainder_reg/cts_inv_4004005:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (1.28, 13.06)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 19] 
                     (21) ccd_drc_inst_5815:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (0.32, 5.38)] [Net: ccd_drc_0] [Fanout: 5] 
                      (22) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 4.98)] [SINK PIN] 
                      (22) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.16)] [SINK PIN] 
                      (22) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 3.45)] [SINK PIN] 
                      (22) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.91)] [SINK PIN] 
                      (22) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 4.23)] [SINK PIN] 
                     (21) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 4.23)] [SINK PIN] 
                     (21) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.22, 10.38)] [SINK PIN] 
                     (21) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 11.91)] [SINK PIN] 
                     (21) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.88)] [SINK PIN] 
                     (21) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
                     (21) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 18.81)] [SINK PIN] 
                     (21) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 15.74)] [SINK PIN] 
                     (21) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 18.06)] [SINK PIN] 
                     (21) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.30, 16.52)] [SINK PIN] 
                     (21) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 14.20)] [SINK PIN] 
                     (21) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.98)] [SINK PIN] 
                     (21) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 16.52)] [SINK PIN] 
                     (21) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 17.27)] [SINK PIN] 
                     (21) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 9.59)] [SINK PIN] 
                     (21) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 8.06)] [SINK PIN] 
                     (21) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.41, 8.84)] [SINK PIN] 
                     (21) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 6.52)] [SINK PIN] 
                     (21) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 3.45)] [SINK PIN] 
        (8) cts_inv_8194424:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_842791] [Fanout: 1] 
         (9) cts_inv_8154420:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: ctsbuf_net_832790] [Fanout: 1] 
          (10) cts_inv_8114416:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (33.15, 31.49)] [Net: ctsbuf_net_822789] [Fanout: 2] 
           (11) cts_inv_8074412:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 31.49)] [Net: ctsbuf_net_812788] [Fanout: 1] 
            (12) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 22.27)] [Net: clk_gate_divisor_reg/ctsbuf_net_602767] [ICG] [Fanout: 1] 
             (13) clk_gate_divisor_reg/cto_buf_drc_4517:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.22, 22.27)] [Net: clk_gate_divisor_reg/cts0] [Fanout: 2] 
              (14) clk_gate_divisor_reg/cto_buf_drc_4579:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (31.87, 28.42)] [Net: clk_gate_divisor_reg/cts8] [Fanout: 1] 
               (15) clk_gate_divisor_reg/cts_inv_6594264:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.67, 26.88)] [Net: clk_gate_divisor_reg/ctsbuf_net_652772] [Fanout: 2] 
                (16) clk_gate_divisor_reg/ccd_drc_inst_6448:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.74, 31.49)] [Net: clk_gate_divisor_reg/ccd_drc_6] [Fanout: 1] 
                 (17) clk_gate_divisor_reg/cts_inv_6474252:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (36.48, 31.49)] [Net: clk_gate_divisor_reg/p_abuf0] [Fanout: 15] 
                  (18) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.33, 39.56)] [SINK PIN] 
                  (18) clk_gate_divisor_reg/cts_inv_6304235:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (36.48, 29.95)] [Net: clk_gate_divisor_reg/ctsbuf_net_592766] [Fanout: 2] 
                   (19) clk_gate_divisor_reg/cts_inv_6044209:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.48, 25.34)] [Net: clk_gate_divisor_reg/p_abuf4] [Fanout: 6] 
                    (20) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.61, 21.88)] [SINK PIN] 
                    (20) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 24.20)] [SINK PIN] 
                    (20) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 21.13)] [SINK PIN] 
                    (20) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.71, 19.59)] [SINK PIN] 
                    (20) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 18.81)] [SINK PIN] 
                    (20) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 21.13)] [SINK PIN] 
                   (19) clk_gate_divisor_reg/cts_inv_6034208:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (28.80, 37.63)] [Net: clk_gate_divisor_reg/p_abuf3] [Fanout: 12] 
                    (20) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.33, 40.31)] [SINK PIN] 
                    (20) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 39.56)] [SINK PIN] 
                    (20) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 40.31)] [SINK PIN] 
                    (20) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 41.10)] [SINK PIN] 
                    (20) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 28.81)] [SINK PIN] 
                    (20) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 41.10)] [SINK PIN] 
                    (20) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 41.85)] [SINK PIN] 
                    (20) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 32.63)] [SINK PIN] 
                    (20) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 40.31)] [SINK PIN] 
                    (20) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 33.42)] [SINK PIN] 
                    (20) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 37.24)] [SINK PIN] 
                    (20) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 36.49)] [SINK PIN] 
                  (18) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 41.85)] [SINK PIN] 
                  (18) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 40.31)] [SINK PIN] 
                  (18) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.98, 25.74)] [SINK PIN] 
                  (18) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.96, 39.56)] [SINK PIN] 
                  (18) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.43, 28.02)] [SINK PIN] 
                  (18) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.96, 38.78)] [SINK PIN] 
                  (18) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 28.81)] [SINK PIN] 
                  (18) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 37.24)] [SINK PIN] 
                  (18) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 31.10)] [SINK PIN] 
                  (18) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 31.88)] [SINK PIN] 
                  (18) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 34.95)] [SINK PIN] 
                  (18) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 33.42)] [SINK PIN] 
                  (18) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 26.49)] [SINK PIN] 
                (16) clk_gate_divisor_reg/cts_inv_6484253:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.86, 25.34)] [Net: clk_gate_divisor_reg/ctsbuf_net_632770] [Fanout: 1] 
                 (17) clk_gate_divisor_reg/cto_buf_drc_4581:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.84, 22.27)] [Net: clk_gate_divisor_reg/cts9] [Fanout: 1] 
                  (18) clk_gate_divisor_reg/cts_inv_6274232:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 17.66)] [Net: clk_gate_divisor_reg/ctsbuf_net_562763] [Fanout: 1] 
                   (19) clk_gate_divisor_reg/cts_inv_6024207:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (35.84, 11.52)] [Net: clk_gate_divisor_reg/p_abuf2] [Fanout: 9] 
                    (20) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 8.84)] [SINK PIN] 
                    (20) ccd_drc_inst_6447:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (37.06, 11.52)] [Net: ccd_drc_6] [Fanout: 6] 
                     (21) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.91)] [SINK PIN] 
                     (21) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 14.20)] [SINK PIN] 
                     (21) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 9.59)] [SINK PIN] 
                     (21) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 15.74)] [SINK PIN] 
                     (21) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 18.81)] [SINK PIN] 
                     (21) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.13)] [SINK PIN] 
                    (20) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 1.16)] [SINK PIN] 
                    (20) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 1.91)] [SINK PIN] 
                    (20) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 3.45)] [SINK PIN] 
                    (20) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 4.23)] [SINK PIN] 
                    (20) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 4.98)] [SINK PIN] 
                    (20) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 5.77)] [SINK PIN] 
                    (20) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 7.30)] [SINK PIN] 
              (14) clk_gate_divisor_reg/cto_buf_drc_4578:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.22, 34.56)] [Net: clk_gate_divisor_reg/cts7] [Fanout: 1] 
               (15) clk_gate_divisor_reg/cts_inv_6584263:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (16.13, 33.02)] [Net: clk_gate_divisor_reg/ctsbuf_net_642771] [Fanout: 2] 
                (16) clk_gate_divisor_reg/cts_inv_6464251:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (17.28, 33.02)] [Net: clk_gate_divisor_reg/p_abuf1] [Fanout: 9] 
                 (17) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.52, 41.10)] [SINK PIN] 
                 (17) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 32.63)] [SINK PIN] 
                 (17) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 33.42)] [SINK PIN] 
                 (17) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.10)] [SINK PIN] 
                 (17) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 41.10)] [SINK PIN] 
                 (17) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
                 (17) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.62, 42.63)] [SINK PIN] 
                 (17) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 42.63)] [SINK PIN] 
                 (17) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 41.10)] [SINK PIN] 
                (16) clk_gate_divisor_reg/cts_inv_6454250:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (13.44, 34.56)] [Net: clk_gate_divisor_reg/ENCLK] [Fanout: 10] 
                 (17) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 41.10)] [SINK PIN] 
                 (17) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 34.95)] [SINK PIN] 
                 (17) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 36.49)] [SINK PIN] 
                 (17) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 37.24)] [SINK PIN] 
                 (17) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.02, 38.02)] [SINK PIN] 
                 (17) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.68, 38.78)] [SINK PIN] 
                 (17) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.68, 40.31)] [SINK PIN] 
                 (17) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 40.31)] [SINK PIN] 
                 (17) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.55, 40.31)] [SINK PIN] 
                 (17) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.82, 41.10)] [SINK PIN] 
           (11) cts_inv_8064411:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 33.02)] [Net: ctsbuf_net_802787] [Fanout: 1] 
            (12) cts_inv_7984403:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.44, 29.95)] [Net: ctsbuf_net_792786] [Fanout: 1] 
             (13) cts_inv_7944399:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: ctsbuf_net_782785] [Fanout: 1] 
              (14) cts_inv_7904395:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 29.95)] [Net: ctsbuf_net_772784] [Fanout: 1] 
               (15) cts_inv_7864391:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 26.88)] [Net: ctsbuf_net_762783] [Fanout: 2] 
                (16) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (37.82, 26.88)] [Net: clk_gate_req_dw_reg/ctsbuf_net_662773] [ICG] [Fanout: 1] 
                 (17) clk_gate_req_dw_reg/cto_buf_drc_4585:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.23, 26.88)] [Net: clk_gate_req_dw_reg/p_abuf0] [Fanout: 4] 
                  (18) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 49.53)] [SINK PIN] 
                  (18) clk_gate_req_dw_reg/cto_buf_drc_4588:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (40.00, 25.34)] [Net: clk_gate_req_dw_reg/cts1] [Fanout: 1] 
                   (19) clk_gate_req_dw_reg/cts_inv_7344339:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 22.27)] [Net: clk_gate_req_dw_reg/ctsbuf_net_682775] [Fanout: 1] 
                    (20) clk_gate_req_dw_reg/cto_buf_drc_4591:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (39.94, 19.20)] [Net: clk_gate_req_dw_reg/cts3] [Fanout: 1] 
                     (21) clk_gate_req_dw_reg/cts_inv_7254330:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (38.85, 16.13)] [Net: clk_gate_req_dw_reg/ENCLK] [Fanout: 4] 
                      (22) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 17.27)] [SINK PIN] 
                      (22) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 1.16)] [SINK PIN] 
                      (22) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 5.77)] [SINK PIN] 
                      (22) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.94, 19.59)] [SINK PIN] 
                  (18) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 41.85)] [SINK PIN] 
                  (18) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 50.31)] [SINK PIN] 
                (16) cts_inv_7824387:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 25.34)] [Net: ctsbuf_net_752782] [Fanout: 1] 
                 (17) cto_buf_drc_4586:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (41.47, 22.27)] [Net: cts0] [Fanout: 1] 
                  (18) cts_inv_7784383:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (40.45, 19.20)] [Net: ctsbuf_net_742781] [Fanout: 2] 
                   (19) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.22, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 4] 
                    (20) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 6.52)] [SINK PIN] 
                    (20) ccd_drc_inst_6442:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (27.65, 8.45)] [Net: ccd_drc_1] [Fanout: 2] 
                     (21) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.01, 8.06)] [SINK PIN] 
                     (21) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 7.30)] [SINK PIN] 
                    (20) cto_buf_drc_4597:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (30.78, 9.98)] [Net: cts3] [Fanout: 4] 
                     (21) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.80, 11.91)] [SINK PIN] 
                     (21) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 9.59)] [SINK PIN] 
                     (21) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.37, 10.38)] [SINK PIN] 
                     (21) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 11.91)] [SINK PIN] 
                    (20) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.44, 9.59)] [SINK PIN] 
                   (19) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.29, 3.84)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
                    (20) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 4.98)] [SINK PIN] 
                    (20) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 1.91)] [SINK PIN] 
                    (20) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 1.16)] [SINK PIN] 
                    (20) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 4.23)] [SINK PIN] 

Printing structure of clock (mode mode_norm.fast.RCmin) at root pin clock:
(0) clock [in Port] [Location (29.25, 0.01)] [Net: clock] [Fanout: 1] 
 (1) cts_buf_8554460:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (29.06, 3.84)] [Net: ctsbuf_net_932800] [Fanout: 1] 
  (2) cts_inv_8514456:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 6.91)] [Net: ctsbuf_net_922799] [Fanout: 1] 
   (3) cts_inv_8474452:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.31, 9.98)] [Net: ctsbuf_net_912798] [Fanout: 1] 
    (4) cts_inv_8434448:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 14.59)] [Net: ctsbuf_net_902797] [Fanout: 1] 
     (5) cts_inv_8314436:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 17.66)] [Net: ctsbuf_net_872794] [Fanout: 1] 
      (6) cts_inv_8274432:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 22.27)] [Net: ctsbuf_net_862793] [Fanout: 1] 
       (7) cts_inv_8234428:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.67, 25.34)] [Net: ctsbuf_net_852792] [Fanout: 2] 
        (8) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.42, 23.81)] [Net: clk_gate_remainder_reg/ctsbuf_net_72714] [ICG] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4461:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (21.50, 23.81)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 2] 
          (10) clk_gate_remainder_reg/cto_buf_cln_4804:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 26.88)] [Net: clk_gate_remainder_reg/cts13] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_5534158:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_432750] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4584:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 36.10)] [Net: clk_gate_remainder_reg/cts5] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_4924097:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_302737] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4589:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (10.62, 33.02)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4354040:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_192726] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4595:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (11.26, 26.88)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4034008:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 22.27)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 4] 
                  (18) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 27.27)] [SINK PIN] 
                  (18) ccd_drc_inst_6445:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (10.18, 20.74)] [Net: ccd_drc_4] [Fanout: 10] 
                   (19) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.13)] [SINK PIN] 
                   (19) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 16.52)] [SINK PIN] 
                   (19) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.70, 18.06)] [SINK PIN] 
                   (19) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 18.06)] [SINK PIN] 
                   (19) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 18.81)] [SINK PIN] 
                   (19) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 19.59)] [SINK PIN] 
                   (19) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 14.98)] [SINK PIN] 
                   (19) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 18.06)] [SINK PIN] 
                   (19) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 18.81)] [SINK PIN] 
                   (19) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 16.52)] [SINK PIN] 
                  (18) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.66, 29.56)] [SINK PIN] 
                  (18) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.10, 28.02)] [SINK PIN] 
          (10) clk_gate_remainder_reg/cts_buf_5714176:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_482755] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_5544159:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (20.86, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_442751] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_5264131:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_372744] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_5094114:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_332740] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4583:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (18.56, 37.63)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4914096:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_292736] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4744079:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (14.34, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_262733] [Fanout: 2] 
                 (17) clk_gate_remainder_reg/cts_inv_4054010:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (15.94, 31.49)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 17] 
                  (18) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 31.10)] [SINK PIN] 
                  (18) ccd_drc_inst_6446:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.08, 31.49)] [Net: ccd_drc_5] [Fanout: 8] 
                   (19) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 31.88)] [SINK PIN] 
                   (19) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.02, 28.02)] [SINK PIN] 
                   (19) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.86, 32.63)] [SINK PIN] 
                   (19) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.22, 31.88)] [SINK PIN] 
                   (19) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.88, 32.63)] [SINK PIN] 
                   (19) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 31.88)] [SINK PIN] 
                   (19) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 31.10)] [SINK PIN] 
                   (19) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 30.34)] [SINK PIN] 
                  (18) clk_gate_remainder_reg/cts_inv_3683973:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_62713] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cto_buf_drc_4598:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (16.70, 26.88)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
                    (20) clk_gate_remainder_reg/cts_inv_3553960:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (15.30, 22.27)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 9] 
                     (21) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 18.81)] [SINK PIN] 
                     (21) ccd_drc_inst_6443:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (16.32, 17.66)] [Net: ccd_drc_2] [Fanout: 3] 
                      (22) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.83, 7.30)] [SINK PIN] 
                      (22) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 14.20)] [SINK PIN] 
                      (22) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 6.52)] [SINK PIN] 
                     (21) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 29.56)] [SINK PIN] 
                     (21) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 28.02)] [SINK PIN] 
                     (21) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.86, 28.02)] [SINK PIN] 
                     (21) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 29.56)] [SINK PIN] 
                     (21) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.94, 28.02)] [SINK PIN] 
                     (21) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.36, 18.06)] [SINK PIN] 
                     (21) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.41, 17.27)] [SINK PIN] 
                  (18) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 28.81)] [SINK PIN] 
                  (18) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 35.70)] [SINK PIN] 
                  (18) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 34.95)] [SINK PIN] 
                  (18) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 36.49)] [SINK PIN] 
                  (18) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 34.95)] [SINK PIN] 
                  (18) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.78, 32.63)] [SINK PIN] 
                  (18) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 31.88)] [SINK PIN] 
                  (18) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 34.17)] [SINK PIN] 
                  (18) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 28.81)] [SINK PIN] 
                  (18) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 29.56)] [SINK PIN] 
                  (18) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 31.10)] [SINK PIN] 
                  (18) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.90, 31.88)] [SINK PIN] 
                  (18) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 33.42)] [SINK PIN] 
                  (18) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 32.63)] [SINK PIN] 
                 (17) clk_gate_remainder_reg/cts_inv_4564061:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_222729] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4324037:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_162723] [Fanout: 2] 
                   (19) clk_gate_remainder_reg/cts_inv_4044009:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (22.40, 33.02)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 13] 
                    (20) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.40, 34.17)] [SINK PIN] 
                    (20) clk_gate_remainder_reg/cts_inv_3673972:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (25.54, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_52712] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_3543959:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (24.38, 37.63)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 7] 
                      (22) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 34.95)] [SINK PIN] 
                      (22) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 46.46)] [SINK PIN] 
                      (22) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 44.92)] [SINK PIN] 
                      (22) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 42.63)] [SINK PIN] 
                      (22) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 41.10)] [SINK PIN] 
                      (22) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.58, 33.42)] [SINK PIN] 
                      (22) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 34.17)] [SINK PIN] 
                    (20) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 29.56)] [SINK PIN] 
                    (20) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.45, 29.56)] [SINK PIN] 
                    (20) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 31.10)] [SINK PIN] 
                    (20) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 31.88)] [SINK PIN] 
                    (20) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
                    (20) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 36.49)] [SINK PIN] 
                    (20) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 35.70)] [SINK PIN] 
                    (20) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 35.70)] [SINK PIN] 
                    (20) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 34.95)] [SINK PIN] 
                    (20) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.94, 31.88)] [SINK PIN] 
                    (20) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.82, 34.95)] [SINK PIN] 
                   (19) clk_gate_remainder_reg/cts_inv_4064011:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (15.94, 26.88)] [Net: clk_gate_remainder_reg/p_abuf8] [Fanout: 1] 
                    (20) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 18.81)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cts_inv_5114116:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_352742] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4853:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (32.45, 28.42)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cto_buf_drc_4593:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (31.74, 20.74)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4024007:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (30.21, 17.66)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 23] 
                 (17) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 17.27)] [SINK PIN] 
                 (17) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.59, 6.52)] [SINK PIN] 
                 (17) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 8.84)] [SINK PIN] 
                 (17) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 11.13)] [SINK PIN] 
                 (17) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 25.74)] [SINK PIN] 
                 (17) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 26.49)] [SINK PIN] 
                 (17) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 24.20)] [SINK PIN] 
                 (17) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 11.91)] [SINK PIN] 
                 (17) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 21.88)] [SINK PIN] 
                 (17) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.83, 11.91)] [SINK PIN] 
                 (17) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 13.45)] [SINK PIN] 
                 (17) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 14.98)] [SINK PIN] 
                 (17) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.14, 14.20)] [SINK PIN] 
                 (17) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.24, 16.52)] [SINK PIN] 
                 (17) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 17.27)] [SINK PIN] 
                 (17) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 20.34)] [SINK PIN] 
                 (17) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 18.06)] [SINK PIN] 
                 (17) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 14.98)] [SINK PIN] 
                 (17) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 16.52)] [SINK PIN] 
                 (17) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.78, 17.27)] [SINK PIN] 
                 (17) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.62, 18.81)] [SINK PIN] 
                 (17) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.08, 18.81)] [SINK PIN] 
                 (17) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.78, 18.81)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4014006:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.77, 28.42)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 12] 
                (16) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 28.02)] [SINK PIN] 
                (16) ccd_drc_inst_6444:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.31, 26.88)] [Net: ccd_drc_3] [Fanout: 6] 
                 (17) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 25.74)] [SINK PIN] 
                 (17) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 23.42)] [SINK PIN] 
                 (17) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 22.66)] [SINK PIN] 
                 (17) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 21.13)] [SINK PIN] 
                 (17) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.21, 26.49)] [SINK PIN] 
                 (17) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 21.88)] [SINK PIN] 
                (16) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 36.49)] [SINK PIN] 
                (16) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 35.70)] [SINK PIN] 
                (16) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 33.42)] [SINK PIN] 
                (16) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 31.88)] [SINK PIN] 
                (16) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 31.10)] [SINK PIN] 
                (16) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 28.02)] [SINK PIN] 
                (16) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 28.81)] [SINK PIN] 
                (16) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.90, 32.63)] [SINK PIN] 
                (16) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 34.17)] [SINK PIN] 
                (16) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.20, 32.63)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_5124117:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.44, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_362743] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_4944099:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_322739] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cto_buf_drc_4623:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (15.87, 23.81)] [Net: clk_gate_remainder_reg/cts12] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4734078:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_252732] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_4516:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (12.03, 20.74)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4544059:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 17.66)] [Net: clk_gate_remainder_reg/ctsbuf_net_202727] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_4580:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (8.19, 16.13)] [Net: clk_gate_remainder_reg/cts2] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4304035:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (5.76, 14.59)] [Net: clk_gate_remainder_reg/ctsbuf_net_142721] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cto_buf_drc_4854:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (2.94, 14.59)] [Net: clk_gate_remainder_reg/cts7] [Fanout: 1] 
                    (20) clk_gate_remainder_reg/cts_inv_4004005:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (1.28, 13.06)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 19] 
                     (21) ccd_drc_inst_5815:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (0.32, 5.38)] [Net: ccd_drc_0] [Fanout: 5] 
                      (22) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 4.98)] [SINK PIN] 
                      (22) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.16)] [SINK PIN] 
                      (22) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 3.45)] [SINK PIN] 
                      (22) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.91)] [SINK PIN] 
                      (22) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 4.23)] [SINK PIN] 
                     (21) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 4.23)] [SINK PIN] 
                     (21) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.22, 10.38)] [SINK PIN] 
                     (21) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 11.91)] [SINK PIN] 
                     (21) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.88)] [SINK PIN] 
                     (21) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [SINK PIN] 
                     (21) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 18.81)] [SINK PIN] 
                     (21) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 15.74)] [SINK PIN] 
                     (21) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 18.06)] [SINK PIN] 
                     (21) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.30, 16.52)] [SINK PIN] 
                     (21) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 14.20)] [SINK PIN] 
                     (21) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.98)] [SINK PIN] 
                     (21) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 16.52)] [SINK PIN] 
                     (21) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 17.27)] [SINK PIN] 
                     (21) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 9.59)] [SINK PIN] 
                     (21) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 8.06)] [SINK PIN] 
                     (21) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.41, 8.84)] [SINK PIN] 
                     (21) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 6.52)] [SINK PIN] 
                     (21) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 3.45)] [SINK PIN] 
        (8) cts_inv_8194424:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_842791] [Fanout: 1] 
         (9) cts_inv_8154420:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: ctsbuf_net_832790] [Fanout: 1] 
          (10) cts_inv_8114416:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (33.15, 31.49)] [Net: ctsbuf_net_822789] [Fanout: 2] 
           (11) cts_inv_8074412:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 31.49)] [Net: ctsbuf_net_812788] [Fanout: 1] 
            (12) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 22.27)] [Net: clk_gate_divisor_reg/ctsbuf_net_602767] [ICG] [Fanout: 1] 
             (13) clk_gate_divisor_reg/cto_buf_drc_4517:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.22, 22.27)] [Net: clk_gate_divisor_reg/cts0] [Fanout: 2] 
              (14) clk_gate_divisor_reg/cto_buf_drc_4579:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (31.87, 28.42)] [Net: clk_gate_divisor_reg/cts8] [Fanout: 1] 
               (15) clk_gate_divisor_reg/cts_inv_6594264:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.67, 26.88)] [Net: clk_gate_divisor_reg/ctsbuf_net_652772] [Fanout: 2] 
                (16) clk_gate_divisor_reg/ccd_drc_inst_6448:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.74, 31.49)] [Net: clk_gate_divisor_reg/ccd_drc_6] [Fanout: 1] 
                 (17) clk_gate_divisor_reg/cts_inv_6474252:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (36.48, 31.49)] [Net: clk_gate_divisor_reg/p_abuf0] [Fanout: 15] 
                  (18) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.33, 39.56)] [SINK PIN] 
                  (18) clk_gate_divisor_reg/cts_inv_6304235:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (36.48, 29.95)] [Net: clk_gate_divisor_reg/ctsbuf_net_592766] [Fanout: 2] 
                   (19) clk_gate_divisor_reg/cts_inv_6044209:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.48, 25.34)] [Net: clk_gate_divisor_reg/p_abuf4] [Fanout: 6] 
                    (20) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.61, 21.88)] [SINK PIN] 
                    (20) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 24.20)] [SINK PIN] 
                    (20) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 21.13)] [SINK PIN] 
                    (20) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.71, 19.59)] [SINK PIN] 
                    (20) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 18.81)] [SINK PIN] 
                    (20) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 21.13)] [SINK PIN] 
                   (19) clk_gate_divisor_reg/cts_inv_6034208:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (28.80, 37.63)] [Net: clk_gate_divisor_reg/p_abuf3] [Fanout: 12] 
                    (20) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.33, 40.31)] [SINK PIN] 
                    (20) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 39.56)] [SINK PIN] 
                    (20) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 40.31)] [SINK PIN] 
                    (20) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 41.10)] [SINK PIN] 
                    (20) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 28.81)] [SINK PIN] 
                    (20) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 41.10)] [SINK PIN] 
                    (20) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 41.85)] [SINK PIN] 
                    (20) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 32.63)] [SINK PIN] 
                    (20) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 40.31)] [SINK PIN] 
                    (20) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 33.42)] [SINK PIN] 
                    (20) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 37.24)] [SINK PIN] 
                    (20) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 36.49)] [SINK PIN] 
                  (18) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 41.85)] [SINK PIN] 
                  (18) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 40.31)] [SINK PIN] 
                  (18) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.98, 25.74)] [SINK PIN] 
                  (18) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.96, 39.56)] [SINK PIN] 
                  (18) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.43, 28.02)] [SINK PIN] 
                  (18) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.96, 38.78)] [SINK PIN] 
                  (18) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 28.81)] [SINK PIN] 
                  (18) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 37.24)] [SINK PIN] 
                  (18) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 31.10)] [SINK PIN] 
                  (18) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 31.88)] [SINK PIN] 
                  (18) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 34.95)] [SINK PIN] 
                  (18) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 33.42)] [SINK PIN] 
                  (18) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 26.49)] [SINK PIN] 
                (16) clk_gate_divisor_reg/cts_inv_6484253:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.86, 25.34)] [Net: clk_gate_divisor_reg/ctsbuf_net_632770] [Fanout: 1] 
                 (17) clk_gate_divisor_reg/cto_buf_drc_4581:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.84, 22.27)] [Net: clk_gate_divisor_reg/cts9] [Fanout: 1] 
                  (18) clk_gate_divisor_reg/cts_inv_6274232:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 17.66)] [Net: clk_gate_divisor_reg/ctsbuf_net_562763] [Fanout: 1] 
                   (19) clk_gate_divisor_reg/cts_inv_6024207:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (35.84, 11.52)] [Net: clk_gate_divisor_reg/p_abuf2] [Fanout: 9] 
                    (20) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 8.84)] [SINK PIN] 
                    (20) ccd_drc_inst_6447:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (37.06, 11.52)] [Net: ccd_drc_6] [Fanout: 6] 
                     (21) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.91)] [SINK PIN] 
                     (21) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 14.20)] [SINK PIN] 
                     (21) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 9.59)] [SINK PIN] 
                     (21) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 15.74)] [SINK PIN] 
                     (21) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 18.81)] [SINK PIN] 
                     (21) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.13)] [SINK PIN] 
                    (20) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 1.16)] [SINK PIN] 
                    (20) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 1.91)] [SINK PIN] 
                    (20) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 3.45)] [SINK PIN] 
                    (20) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 4.23)] [SINK PIN] 
                    (20) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 4.98)] [SINK PIN] 
                    (20) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 5.77)] [SINK PIN] 
                    (20) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 7.30)] [SINK PIN] 
              (14) clk_gate_divisor_reg/cto_buf_drc_4578:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.22, 34.56)] [Net: clk_gate_divisor_reg/cts7] [Fanout: 1] 
               (15) clk_gate_divisor_reg/cts_inv_6584263:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (16.13, 33.02)] [Net: clk_gate_divisor_reg/ctsbuf_net_642771] [Fanout: 2] 
                (16) clk_gate_divisor_reg/cts_inv_6464251:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (17.28, 33.02)] [Net: clk_gate_divisor_reg/p_abuf1] [Fanout: 9] 
                 (17) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.52, 41.10)] [SINK PIN] 
                 (17) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 32.63)] [SINK PIN] 
                 (17) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 33.42)] [SINK PIN] 
                 (17) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.10)] [SINK PIN] 
                 (17) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 41.10)] [SINK PIN] 
                 (17) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
                 (17) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.62, 42.63)] [SINK PIN] 
                 (17) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 42.63)] [SINK PIN] 
                 (17) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 41.10)] [SINK PIN] 
                (16) clk_gate_divisor_reg/cts_inv_6454250:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (13.44, 34.56)] [Net: clk_gate_divisor_reg/ENCLK] [Fanout: 10] 
                 (17) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 41.10)] [SINK PIN] 
                 (17) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 34.95)] [SINK PIN] 
                 (17) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 36.49)] [SINK PIN] 
                 (17) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 37.24)] [SINK PIN] 
                 (17) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.02, 38.02)] [SINK PIN] 
                 (17) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.68, 38.78)] [SINK PIN] 
                 (17) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.68, 40.31)] [SINK PIN] 
                 (17) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 40.31)] [SINK PIN] 
                 (17) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.55, 40.31)] [SINK PIN] 
                 (17) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.82, 41.10)] [SINK PIN] 
           (11) cts_inv_8064411:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 33.02)] [Net: ctsbuf_net_802787] [Fanout: 1] 
            (12) cts_inv_7984403:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.44, 29.95)] [Net: ctsbuf_net_792786] [Fanout: 1] 
             (13) cts_inv_7944399:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: ctsbuf_net_782785] [Fanout: 1] 
              (14) cts_inv_7904395:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 29.95)] [Net: ctsbuf_net_772784] [Fanout: 1] 
               (15) cts_inv_7864391:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 26.88)] [Net: ctsbuf_net_762783] [Fanout: 2] 
                (16) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (37.82, 26.88)] [Net: clk_gate_req_dw_reg/ctsbuf_net_662773] [ICG] [Fanout: 1] 
                 (17) clk_gate_req_dw_reg/cto_buf_drc_4585:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.23, 26.88)] [Net: clk_gate_req_dw_reg/p_abuf0] [Fanout: 4] 
                  (18) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 49.53)] [SINK PIN] 
                  (18) clk_gate_req_dw_reg/cto_buf_drc_4588:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (40.00, 25.34)] [Net: clk_gate_req_dw_reg/cts1] [Fanout: 1] 
                   (19) clk_gate_req_dw_reg/cts_inv_7344339:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 22.27)] [Net: clk_gate_req_dw_reg/ctsbuf_net_682775] [Fanout: 1] 
                    (20) clk_gate_req_dw_reg/cto_buf_drc_4591:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (39.94, 19.20)] [Net: clk_gate_req_dw_reg/cts3] [Fanout: 1] 
                     (21) clk_gate_req_dw_reg/cts_inv_7254330:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (38.85, 16.13)] [Net: clk_gate_req_dw_reg/ENCLK] [Fanout: 4] 
                      (22) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 17.27)] [SINK PIN] 
                      (22) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 1.16)] [SINK PIN] 
                      (22) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 5.77)] [SINK PIN] 
                      (22) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.94, 19.59)] [SINK PIN] 
                  (18) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 41.85)] [SINK PIN] 
                  (18) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 50.31)] [SINK PIN] 
                (16) cts_inv_7824387:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 25.34)] [Net: ctsbuf_net_752782] [Fanout: 1] 
                 (17) cto_buf_drc_4586:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (41.47, 22.27)] [Net: cts0] [Fanout: 1] 
                  (18) cts_inv_7784383:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (40.45, 19.20)] [Net: ctsbuf_net_742781] [Fanout: 2] 
                   (19) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.22, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 4] 
                    (20) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 6.52)] [SINK PIN] 
                    (20) ccd_drc_inst_6442:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (27.65, 8.45)] [Net: ccd_drc_1] [Fanout: 2] 
                     (21) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.01, 8.06)] [SINK PIN] 
                     (21) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 7.30)] [SINK PIN] 
                    (20) cto_buf_drc_4597:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (30.78, 9.98)] [Net: cts3] [Fanout: 4] 
                     (21) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.80, 11.91)] [SINK PIN] 
                     (21) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 9.59)] [SINK PIN] 
                     (21) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.37, 10.38)] [SINK PIN] 
                     (21) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 11.91)] [SINK PIN] 
                    (20) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.44, 9.59)] [SINK PIN] 
                   (19) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.29, 3.84)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
                    (20) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 4.98)] [SINK PIN] 
                    (20) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 1.91)] [SINK PIN] 
                    (20) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 1.16)] [SINK PIN] 
                    (20) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 4.23)] [SINK PIN] 

Printing structure of clock (mode mode_norm.fast.RCmin_bc) at root pin clock:
(0) clock [in Port] [Location (29.25, 0.01)] [Net: clock] [Fanout: 1] 
 (1) cts_buf_8554460:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (29.06, 3.84)] [Net: ctsbuf_net_932800] [Fanout: 1] 
  (2) cts_inv_8514456:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 6.91)] [Net: ctsbuf_net_922799] [Fanout: 1] 
   (3) cts_inv_8474452:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.31, 9.98)] [Net: ctsbuf_net_912798] [Fanout: 1] 
    (4) cts_inv_8434448:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 14.59)] [Net: ctsbuf_net_902797] [Fanout: 1] 
     (5) cts_inv_8314436:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 17.66)] [Net: ctsbuf_net_872794] [Fanout: 1] 
      (6) cts_inv_8274432:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 22.27)] [Net: ctsbuf_net_862793] [Fanout: 1] 
       (7) cts_inv_8234428:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.67, 25.34)] [Net: ctsbuf_net_852792] [Fanout: 2] 
        (8) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.42, 23.81)] [Net: clk_gate_remainder_reg/ctsbuf_net_72714] [ICG] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cto_buf_drc_4461:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (21.50, 23.81)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 2] 
          (10) clk_gate_remainder_reg/cto_buf_cln_4804:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 26.88)] [Net: clk_gate_remainder_reg/cts13] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_5534158:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_432750] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4584:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 36.10)] [Net: clk_gate_remainder_reg/cts5] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_4924097:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_302737] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4589:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (10.62, 33.02)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4354040:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_192726] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4595:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (11.26, 26.88)] [Net: clk_gate_remainder_reg/cts10] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4034008:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 22.27)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 4] 
                  (18) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.32, 27.27)] [SINK PIN] 
                  (18) ccd_drc_inst_6445:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (10.18, 20.74)] [Net: ccd_drc_4] [Fanout: 10] 
                   (19) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.13)] [SINK PIN] 
                   (19) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 16.52)] [SINK PIN] 
                   (19) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.70, 18.06)] [SINK PIN] 
                   (19) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 18.06)] [SINK PIN] 
                   (19) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.51, 18.81)] [SINK PIN] 
                   (19) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 19.59)] [SINK PIN] 
                   (19) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 14.98)] [SINK PIN] 
                   (19) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 18.06)] [SINK PIN] 
                   (19) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 18.81)] [SINK PIN] 
                   (19) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.35, 16.52)] [SINK PIN] 
                  (18) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.66, 29.56)] [SINK PIN] 
                  (18) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.10, 28.02)] [SINK PIN] 
          (10) clk_gate_remainder_reg/cts_buf_5714176:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.44, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_482755] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_5544159:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (20.86, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_442751] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_5264131:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 34.56)] [Net: clk_gate_remainder_reg/ctsbuf_net_372744] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_5094114:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_332740] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4583:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (18.56, 37.63)] [Net: clk_gate_remainder_reg/cts4] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4914096:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_292736] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4744079:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (14.34, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_262733] [Fanout: 2] 
                 (17) clk_gate_remainder_reg/cts_inv_4054010:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (15.94, 31.49)] [Net: clk_gate_remainder_reg/p_abuf7] [Fanout: 17] 
                  (18) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 31.10)] [SINK PIN] 
                  (18) ccd_drc_inst_6446:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (14.08, 31.49)] [Net: ccd_drc_5] [Fanout: 8] 
                   (19) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.30, 31.88)] [SINK PIN] 
                   (19) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.02, 28.02)] [SINK PIN] 
                   (19) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.86, 32.63)] [SINK PIN] 
                   (19) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.22, 31.88)] [SINK PIN] 
                   (19) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.88, 32.63)] [SINK PIN] 
                   (19) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.38, 31.88)] [SINK PIN] 
                   (19) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 31.10)] [SINK PIN] 
                   (19) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 30.34)] [SINK PIN] 
                  (18) clk_gate_remainder_reg/cts_inv_3683973:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_62713] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cto_buf_drc_4598:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (16.70, 26.88)] [Net: clk_gate_remainder_reg/cts11] [Fanout: 1] 
                    (20) clk_gate_remainder_reg/cts_inv_3553960:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (15.30, 22.27)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 9] 
                     (21) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 18.81)] [BALANCE PIN] [Offset values] 
                     (21) ccd_drc_inst_6443:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (16.32, 17.66)] [Net: ccd_drc_2] [Fanout: 3] 
                      (22) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.83, 7.30)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 14.20)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 6.52)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 29.56)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 28.02)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.86, 28.02)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 29.56)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (10.94, 28.02)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.36, 18.06)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.41, 17.27)] [BALANCE PIN] [Offset values] 
                  (18) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 28.81)] [SINK PIN] 
                  (18) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 35.70)] [SINK PIN] 
                  (18) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 34.95)] [SINK PIN] 
                  (18) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 36.49)] [SINK PIN] 
                  (18) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 34.95)] [SINK PIN] 
                  (18) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.78, 32.63)] [SINK PIN] 
                  (18) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 31.88)] [SINK PIN] 
                  (18) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 34.17)] [SINK PIN] 
                  (18) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 28.81)] [SINK PIN] 
                  (18) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 29.56)] [SINK PIN] 
                  (18) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.40, 31.10)] [SINK PIN] 
                  (18) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.90, 31.88)] [SINK PIN] 
                  (18) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 33.42)] [SINK PIN] 
                  (18) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 32.63)] [SINK PIN] 
                 (17) clk_gate_remainder_reg/cts_inv_4564061:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_222729] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4324037:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (13.44, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_162723] [Fanout: 2] 
                   (19) clk_gate_remainder_reg/cts_inv_4044009:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (22.40, 33.02)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 13] 
                    (20) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.40, 34.17)] [SINK PIN] 
                    (20) clk_gate_remainder_reg/cts_inv_3673972:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (25.54, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_52712] [Fanout: 1] 
                     (21) clk_gate_remainder_reg/cts_inv_3543959:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (24.38, 37.63)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 7] 
                      (22) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (12.54, 34.95)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 46.46)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 44.92)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 42.63)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 41.10)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.58, 33.42)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 34.17)] [BALANCE PIN] [Offset values] 
                    (20) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.62, 29.56)] [SINK PIN] 
                    (20) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.45, 29.56)] [SINK PIN] 
                    (20) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 31.10)] [SINK PIN] 
                    (20) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 31.88)] [SINK PIN] 
                    (20) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
                    (20) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 36.49)] [SINK PIN] 
                    (20) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 35.70)] [SINK PIN] 
                    (20) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 35.70)] [SINK PIN] 
                    (20) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 34.95)] [SINK PIN] 
                    (20) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.94, 31.88)] [SINK PIN] 
                    (20) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.82, 34.95)] [SINK PIN] 
                   (19) clk_gate_remainder_reg/cts_inv_4064011:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (15.94, 26.88)] [Net: clk_gate_remainder_reg/p_abuf8] [Fanout: 1] 
                    (20) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 18.81)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cts_inv_5114116:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (21.12, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_352742] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4853:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (32.45, 28.42)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cto_buf_drc_4593:I->Z [Ref: NanGate_15nm_OCL/BUF_X16] [Location (31.74, 20.74)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4024007:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (30.21, 17.66)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 23] 
                 (17) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 17.27)] [SINK PIN] 
                 (17) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.59, 6.52)] [SINK PIN] 
                 (17) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 8.84)] [SINK PIN] 
                 (17) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 11.13)] [SINK PIN] 
                 (17) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 25.74)] [SINK PIN] 
                 (17) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 26.49)] [SINK PIN] 
                 (17) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 24.20)] [SINK PIN] 
                 (17) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 11.91)] [SINK PIN] 
                 (17) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.94, 21.88)] [SINK PIN] 
                 (17) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.83, 11.91)] [SINK PIN] 
                 (17) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.02, 13.45)] [SINK PIN] 
                 (17) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 14.98)] [SINK PIN] 
                 (17) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.14, 14.20)] [SINK PIN] 
                 (17) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.24, 16.52)] [SINK PIN] 
                 (17) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 17.27)] [SINK PIN] 
                 (17) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 20.34)] [SINK PIN] 
                 (17) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 18.06)] [SINK PIN] 
                 (17) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 14.98)] [SINK PIN] 
                 (17) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 16.52)] [SINK PIN] 
                 (17) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.78, 17.27)] [SINK PIN] 
                 (17) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.62, 18.81)] [SINK PIN] 
                 (17) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.08, 18.81)] [SINK PIN] 
                 (17) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.78, 18.81)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4014006:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.77, 28.42)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 12] 
                (16) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 28.02)] [SINK PIN] 
                (16) ccd_drc_inst_6444:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (37.31, 26.88)] [Net: ccd_drc_3] [Fanout: 6] 
                 (17) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.46, 25.74)] [SINK PIN] 
                 (17) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 23.42)] [SINK PIN] 
                 (17) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 22.66)] [SINK PIN] 
                 (17) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 21.13)] [SINK PIN] 
                 (17) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.21, 26.49)] [SINK PIN] 
                 (17) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 21.88)] [SINK PIN] 
                (16) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 36.49)] [SINK PIN] 
                (16) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 35.70)] [SINK PIN] 
                (16) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 33.42)] [SINK PIN] 
                (16) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 31.88)] [SINK PIN] 
                (16) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 31.10)] [SINK PIN] 
                (16) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 28.02)] [SINK PIN] 
                (16) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 28.81)] [SINK PIN] 
                (16) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.90, 32.63)] [SINK PIN] 
                (16) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 34.17)] [SINK PIN] 
                (16) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.20, 32.63)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_5124117:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.44, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_362743] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_4944099:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 25.34)] [Net: clk_gate_remainder_reg/ctsbuf_net_322739] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cto_buf_drc_4623:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (15.87, 23.81)] [Net: clk_gate_remainder_reg/cts12] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4734078:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 22.27)] [Net: clk_gate_remainder_reg/ctsbuf_net_252732] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cto_buf_drc_4516:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (12.03, 20.74)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4544059:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (9.60, 17.66)] [Net: clk_gate_remainder_reg/ctsbuf_net_202727] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cto_buf_drc_4580:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (8.19, 16.13)] [Net: clk_gate_remainder_reg/cts2] [Fanout: 1] 
                  (18) clk_gate_remainder_reg/cts_inv_4304035:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (5.76, 14.59)] [Net: clk_gate_remainder_reg/ctsbuf_net_142721] [Fanout: 1] 
                   (19) clk_gate_remainder_reg/cto_buf_drc_4854:I->Z [Ref: NanGate_15nm_OCL/BUF_X8] [Location (2.94, 14.59)] [Net: clk_gate_remainder_reg/cts7] [Fanout: 1] 
                    (20) clk_gate_remainder_reg/cts_inv_4004005:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (1.28, 13.06)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 19] 
                     (21) ccd_drc_inst_5815:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (0.32, 5.38)] [Net: ccd_drc_0] [Fanout: 5] 
                      (22) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 4.98)] [SINK PIN] 
                      (22) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.16)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 3.45)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 1.91)] [BALANCE PIN] [Offset values] 
                      (22) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 4.23)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 4.23)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.22, 10.38)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 11.91)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 21.88)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 19.59)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 18.81)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.54, 15.74)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 18.06)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.30, 16.52)] [BALANCE PIN] [Offset values] 
                     (21) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 14.20)] [SINK PIN] 
                     (21) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 14.98)] [SINK PIN] 
                     (21) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 16.52)] [SINK PIN] 
                     (21) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.28, 17.27)] [SINK PIN] 
                     (21) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.32, 9.59)] [SINK PIN] 
                     (21) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 8.06)] [SINK PIN] 
                     (21) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.41, 8.84)] [SINK PIN] 
                     (21) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 6.52)] [SINK PIN] 
                     (21) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 3.45)] [SINK PIN] 
        (8) cts_inv_8194424:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 25.34)] [Net: ctsbuf_net_842791] [Fanout: 1] 
         (9) cts_inv_8154420:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: ctsbuf_net_832790] [Fanout: 1] 
          (10) cts_inv_8114416:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (33.15, 31.49)] [Net: ctsbuf_net_822789] [Fanout: 2] 
           (11) cts_inv_8074412:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 31.49)] [Net: ctsbuf_net_812788] [Fanout: 1] 
            (12) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.13, 22.27)] [Net: clk_gate_divisor_reg/ctsbuf_net_602767] [ICG] [Fanout: 1] 
             (13) clk_gate_divisor_reg/cto_buf_drc_4517:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (25.22, 22.27)] [Net: clk_gate_divisor_reg/cts0] [Fanout: 2] 
              (14) clk_gate_divisor_reg/cto_buf_drc_4579:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (31.87, 28.42)] [Net: clk_gate_divisor_reg/cts8] [Fanout: 1] 
               (15) clk_gate_divisor_reg/cts_inv_6594264:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.67, 26.88)] [Net: clk_gate_divisor_reg/ctsbuf_net_652772] [Fanout: 2] 
                (16) clk_gate_divisor_reg/ccd_drc_inst_6448:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (36.74, 31.49)] [Net: clk_gate_divisor_reg/ccd_drc_6] [Fanout: 1] 
                 (17) clk_gate_divisor_reg/cts_inv_6474252:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (36.48, 31.49)] [Net: clk_gate_divisor_reg/p_abuf0] [Fanout: 15] 
                  (18) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.33, 39.56)] [SINK PIN] 
                  (18) clk_gate_divisor_reg/cts_inv_6304235:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (36.48, 29.95)] [Net: clk_gate_divisor_reg/ctsbuf_net_592766] [Fanout: 2] 
                   (19) clk_gate_divisor_reg/cts_inv_6044209:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (36.48, 25.34)] [Net: clk_gate_divisor_reg/p_abuf4] [Fanout: 6] 
                    (20) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.61, 21.88)] [SINK PIN] 
                    (20) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.79, 24.20)] [SINK PIN] 
                    (20) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 21.13)] [SINK PIN] 
                    (20) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.71, 19.59)] [SINK PIN] 
                    (20) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 18.81)] [SINK PIN] 
                    (20) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 21.13)] [SINK PIN] 
                   (19) clk_gate_divisor_reg/cts_inv_6034208:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (28.80, 37.63)] [Net: clk_gate_divisor_reg/p_abuf3] [Fanout: 12] 
                    (20) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.33, 40.31)] [SINK PIN] 
                    (20) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.75, 39.56)] [SINK PIN] 
                    (20) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 40.31)] [SINK PIN] 
                    (20) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.49, 41.10)] [SINK PIN] 
                    (20) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 28.81)] [SINK PIN] 
                    (20) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 41.10)] [SINK PIN] 
                    (20) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 41.85)] [SINK PIN] 
                    (20) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 32.63)] [SINK PIN] 
                    (20) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 40.31)] [SINK PIN] 
                    (20) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.42, 33.42)] [SINK PIN] 
                    (20) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 37.24)] [SINK PIN] 
                    (20) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 36.49)] [SINK PIN] 
                  (18) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 41.85)] [SINK PIN] 
                  (18) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 40.31)] [SINK PIN] 
                  (18) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.98, 25.74)] [SINK PIN] 
                  (18) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.96, 39.56)] [SINK PIN] 
                  (18) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.43, 28.02)] [SINK PIN] 
                  (18) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.96, 38.78)] [SINK PIN] 
                  (18) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 28.81)] [SINK PIN] 
                  (18) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.41, 37.24)] [SINK PIN] 
                  (18) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 31.10)] [SINK PIN] 
                  (18) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 31.88)] [SINK PIN] 
                  (18) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 34.95)] [SINK PIN] 
                  (18) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 33.42)] [SINK PIN] 
                  (18) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 26.49)] [SINK PIN] 
                (16) clk_gate_divisor_reg/cts_inv_6484253:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.86, 25.34)] [Net: clk_gate_divisor_reg/ctsbuf_net_632770] [Fanout: 1] 
                 (17) clk_gate_divisor_reg/cto_buf_drc_4581:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.84, 22.27)] [Net: clk_gate_divisor_reg/cts9] [Fanout: 1] 
                  (18) clk_gate_divisor_reg/cts_inv_6274232:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 17.66)] [Net: clk_gate_divisor_reg/ctsbuf_net_562763] [Fanout: 1] 
                   (19) clk_gate_divisor_reg/cts_inv_6024207:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (35.84, 11.52)] [Net: clk_gate_divisor_reg/p_abuf2] [Fanout: 9] 
                    (20) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 8.84)] [SINK PIN] 
                    (20) ccd_drc_inst_6447:I->Z [Ref: NanGate_15nm_OCL/BUF_X4] [Location (37.06, 11.52)] [Net: ccd_drc_6] [Fanout: 6] 
                     (21) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.91)] [SINK PIN] 
                     (21) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 14.20)] [SINK PIN] 
                     (21) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 9.59)] [SINK PIN] 
                     (21) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 15.74)] [SINK PIN] 
                     (21) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 18.81)] [SINK PIN] 
                     (21) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 11.13)] [SINK PIN] 
                    (20) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 1.16)] [SINK PIN] 
                    (20) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 1.91)] [SINK PIN] 
                    (20) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 3.45)] [SINK PIN] 
                    (20) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 4.23)] [SINK PIN] 
                    (20) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 4.98)] [SINK PIN] 
                    (20) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 5.77)] [SINK PIN] 
                    (20) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 7.30)] [SINK PIN] 
              (14) clk_gate_divisor_reg/cto_buf_drc_4578:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.22, 34.56)] [Net: clk_gate_divisor_reg/cts7] [Fanout: 1] 
               (15) clk_gate_divisor_reg/cts_inv_6584263:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (16.13, 33.02)] [Net: clk_gate_divisor_reg/ctsbuf_net_642771] [Fanout: 2] 
                (16) clk_gate_divisor_reg/cts_inv_6464251:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (17.28, 33.02)] [Net: clk_gate_divisor_reg/p_abuf1] [Fanout: 9] 
                 (17) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.52, 41.10)] [SINK PIN] 
                 (17) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 32.63)] [SINK PIN] 
                 (17) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 33.42)] [SINK PIN] 
                 (17) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 41.10)] [SINK PIN] 
                 (17) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 41.10)] [SINK PIN] 
                 (17) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 41.10)] [SINK PIN] 
                 (17) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.62, 42.63)] [SINK PIN] 
                 (17) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.60, 42.63)] [SINK PIN] 
                 (17) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 41.10)] [SINK PIN] 
                (16) clk_gate_divisor_reg/cts_inv_6454250:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (13.44, 34.56)] [Net: clk_gate_divisor_reg/ENCLK] [Fanout: 10] 
                 (17) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 41.10)] [SINK PIN] 
                 (17) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 34.95)] [SINK PIN] 
                 (17) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.95, 36.49)] [SINK PIN] 
                 (17) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 37.24)] [SINK PIN] 
                 (17) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.02, 38.02)] [SINK PIN] 
                 (17) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.68, 38.78)] [SINK PIN] 
                 (17) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.68, 40.31)] [SINK PIN] 
                 (17) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.92, 40.31)] [SINK PIN] 
                 (17) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.55, 40.31)] [SINK PIN] 
                 (17) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.82, 41.10)] [SINK PIN] 
           (11) cts_inv_8064411:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 33.02)] [Net: ctsbuf_net_802787] [Fanout: 1] 
            (12) cts_inv_7984403:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.44, 29.95)] [Net: ctsbuf_net_792786] [Fanout: 1] 
             (13) cts_inv_7944399:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 29.95)] [Net: ctsbuf_net_782785] [Fanout: 1] 
              (14) cts_inv_7904395:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 29.95)] [Net: ctsbuf_net_772784] [Fanout: 1] 
               (15) cts_inv_7864391:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 26.88)] [Net: ctsbuf_net_762783] [Fanout: 2] 
                (16) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (37.82, 26.88)] [Net: clk_gate_req_dw_reg/ctsbuf_net_662773] [ICG] [Fanout: 1] 
                 (17) clk_gate_req_dw_reg/cto_buf_drc_4585:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (39.23, 26.88)] [Net: clk_gate_req_dw_reg/p_abuf0] [Fanout: 4] 
                  (18) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 49.53)] [SINK PIN] 
                  (18) clk_gate_req_dw_reg/cto_buf_drc_4588:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (40.00, 25.34)] [Net: clk_gate_req_dw_reg/cts1] [Fanout: 1] 
                   (19) clk_gate_req_dw_reg/cts_inv_7344339:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 22.27)] [Net: clk_gate_req_dw_reg/ctsbuf_net_682775] [Fanout: 1] 
                    (20) clk_gate_req_dw_reg/cto_buf_drc_4591:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (39.94, 19.20)] [Net: clk_gate_req_dw_reg/cts3] [Fanout: 1] 
                     (21) clk_gate_req_dw_reg/cts_inv_7254330:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (38.85, 16.13)] [Net: clk_gate_req_dw_reg/ENCLK] [Fanout: 4] 
                      (22) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 17.27)] [SINK PIN] 
                      (22) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 1.16)] [SINK PIN] 
                      (22) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 5.77)] [SINK PIN] 
                      (22) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.94, 19.59)] [SINK PIN] 
                  (18) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 41.85)] [SINK PIN] 
                  (18) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 50.31)] [SINK PIN] 
                (16) cts_inv_7824387:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (40.32, 25.34)] [Net: ctsbuf_net_752782] [Fanout: 1] 
                 (17) cto_buf_drc_4586:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (41.47, 22.27)] [Net: cts0] [Fanout: 1] 
                  (18) cts_inv_7784383:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (40.45, 19.20)] [Net: ctsbuf_net_742781] [Fanout: 2] 
                   (19) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.22, 9.98)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 4] 
                    (20) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 6.52)] [SINK PIN] 
                    (20) ccd_drc_inst_6442:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (27.65, 8.45)] [Net: ccd_drc_1] [Fanout: 2] 
                     (21) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.01, 8.06)] [SINK PIN] 
                     (21) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 7.30)] [SINK PIN] 
                    (20) cto_buf_drc_4597:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (30.78, 9.98)] [Net: cts3] [Fanout: 4] 
                     (21) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.80, 11.91)] [SINK PIN] 
                     (21) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 9.59)] [SINK PIN] 
                     (21) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.37, 10.38)] [SINK PIN] 
                     (21) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 11.91)] [SINK PIN] 
                    (20) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.44, 9.59)] [SINK PIN] 
                   (19) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.29, 3.84)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
                    (20) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 4.98)] [SINK PIN] 
                    (20) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 1.91)] [SINK PIN] 
                    (20) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 1.16)] [SINK PIN] 
                    (20) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.92, 4.23)] [SINK PIN] 
1
