#!/usr/bin/env python3
# -*- coding: utf-8 -*-

from hwt.hdlObjects.typeShortcuts import vecT
from hwt.serializer.vhdl.formater import formatVhdl
from hwt.synthesizer.rtlLevel.netlist import RtlNetlist


if __name__ == "__main__":
    t = vecT(8)

    n = RtlNetlist("simpleRegister")

    s_out = n.sig("s_out", t)
    s_in = n.sig("s_in", t)
    clk = n.sig("clk")
    syncRst = n.sig("rst")

    val = n.sig("val", t, clk, syncRst, 0)
    val ** s_in
    s_out ** val

    interf = [clk, syncRst, s_in, s_out]

    for o in n.synthesize("simpleRegister", interf):
            print(formatVhdl(str(o)))
