Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 17:41:12 2024
| Host         : eecs-digital-05 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 expo/result_computer/mont_accumulator_inst/markiplier/bab_z1_a_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expo/result_computer/mont_accumulator_inst/markiplier/accumulator_bram_A_write_data_block_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 5.931ns (62.922%)  route 3.495ns (37.078%))
  Logic Levels:           13  (CARRY4=9 LUT2=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5428, unplaced)      0.584     2.920    expo/result_computer/mont_accumulator_inst/markiplier/CLK
                         FDRE                                         r  expo/result_computer/mont_accumulator_inst/markiplier/bab_z1_a_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  expo/result_computer/mont_accumulator_inst/markiplier/bab_z1_a_reg[16]__0/Q
                         net (fo=1, unplaced)         0.666     4.042    expo/result_computer/mont_accumulator_inst/markiplier/bab_z1_a_reg[16]__0_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     4.869 r  expo/result_computer/mont_accumulator_inst/markiplier/bab_z1_a0_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.878    expo/result_computer/mont_accumulator_inst/markiplier/bab_z1_a0_carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.226 r  expo/result_computer/mont_accumulator_inst/markiplier/bab_z1_a0_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     5.848    expo/result_computer/mont_accumulator_inst/markiplier/bab_z1_a_reg__1[21]
                         LUT2 (Prop_lut2_I0_O)        0.306     6.154 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod[2]_i_40/O
                         net (fo=1, unplaced)         0.000     6.154    expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod[2]_i_40_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.704 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod_reg[2]_i_28__4/CO[3]
                         net (fo=1, unplaced)         0.000     6.704    expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod_reg[2]_i_28__4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.052 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod_reg[2]_i_18__4/O[1]
                         net (fo=1, unplaced)         0.611     7.663    expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod3[25]
                         LUT2 (Prop_lut2_I1_O)        0.306     7.969 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod[2]_i_15/O
                         net (fo=1, unplaced)         0.000     7.969    expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod[2]_i_15_n_0
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.367 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod_reg[2]_i_7__4/CO[3]
                         net (fo=1, unplaced)         0.000     8.367    expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod_reg[2]_i_7__4_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.602 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod_reg[2]_i_2__4/O[0]
                         net (fo=2, unplaced)         0.657     9.259    expo/result_computer/mont_accumulator_inst/markiplier/prev_upper_prod_reg[2]_i_2__4_n_7
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.556     9.815 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_prod_sum_carry_reg_i_3__4/CO[3]
                         net (fo=1, unplaced)         0.000     9.815    expo/result_computer/mont_accumulator_inst/markiplier/prev_prod_sum_carry_reg_i_3__4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.163 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_prod_sum_carry_reg_i_2__4/O[1]
                         net (fo=1, unplaced)         0.312    10.475    expo/result_computer/mont_accumulator_inst/markiplier/prev_prod_sum_carry_reg_i_2__4_n_6
                         LUT2 (Prop_lut2_I1_O)        0.306    10.781 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_accumulator_sum_carry_i_5/O
                         net (fo=1, unplaced)         0.000    10.781    expo/result_computer/mont_accumulator_inst/markiplier/prev_accumulator_sum_carry_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.421 r  expo/result_computer/mont_accumulator_inst/markiplier/prev_accumulator_sum_carry_reg_i_2__4/O[3]
                         net (fo=1, unplaced)         0.618    12.039    expo/result_computer/mont_accumulator_inst/markiplier/prev_accumulator_sum_carry_reg_i_2__4_n_4
                         LUT2 (Prop_lut2_I0_O)        0.307    12.346 r  expo/result_computer/mont_accumulator_inst/markiplier/accumulator_bram_A_write_data_block[63]_i_2__3/O
                         net (fo=1, unplaced)         0.000    12.346    expo/result_computer/mont_accumulator_inst/markiplier/accumulator_bram_A_write_data_block1_in[63]
                         FDRE                                         r  expo/result_computer/mont_accumulator_inst/markiplier/accumulator_bram_A_write_data_block_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=5428, unplaced)      0.439    12.660    expo/result_computer/mont_accumulator_inst/markiplier/CLK
                         FDRE                                         r  expo/result_computer/mont_accumulator_inst/markiplier/accumulator_bram_A_write_data_block_reg[63]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    expo/result_computer/mont_accumulator_inst/markiplier/accumulator_bram_A_write_data_block_reg[63]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                  0.423    




