V 51
K 326956347600 fd15ce
Y 0
D 0 0 1700 1100
Z 1
i 99
N 46
J 90 90 7
J 310 90 9
J 450 905 8
J 310 905 11
J 310 1025 9
J 450 1025 8
B 5 6
L 320 1030 10 0 3 0 1 0 D[17:0]
B 4 5
B 4 3
L 320 910 10 0 3 0 1 0 D[35:18]
B 2 4
B 1 2
L 90 100 10 0 3 0 1 0 D[35:0]
N 48
J 450 885 2
J 450 1005 2
J 370 1005 3
J 370 885 5
J 370 70 3
J 90 70 1
S 6 5
L 100 70 10 0 3 0 1 0 CE
S 5 4
S 4 3
S 3 2
S 4 1
N 47
J 450 865 2
J 450 985 2
J 390 985 3
J 390 865 5
J 390 50 3
J 90 50 1
S 6 5
L 100 50 10 0 3 0 1 0 C
S 5 4
S 4 3
S 3 2
S 4 1
N 49
J 450 835 2
J 450 955 2
J 410 955 3
J 410 835 5
J 410 30 3
J 90 30 1
S 6 5
L 100 30 10 0 3 0 1 0 CLR
S 5 4
S 4 3
S 3 2
S 4 1
N 51
J 570 905 8
J 655 905 9
J 710 1045 7
J 655 1045 9
J 655 1025 11
J 570 1025 8
B 6 5
L 575 1030 10 0 3 0 1 0 Q[17:0]
B 5 4
B 4 3
L 670 1050 10 0 3 0 1 0 Q[35:0]
B 2 5
B 1 2
L 575 910 10 0 3 0 1 0 Q[35:18]
I 96 FD18CE_RPM 1 450 945 0 1 '
A 515 950 10 0 3 1 RLOC=X0Y0
C 51 6 4 0
C 46 6 1 0
C 49 2 8 0
C 48 2 7 0
C 47 2 3 0
I 99 FD18CE_RPM 1 450 825 0 1 '
A 515 830 10 0 3 1 RLOC=X3Y0
C 47 1 3 0
C 48 1 7 0
C 49 1 8 0
C 46 3 1 0
C 51 1 4 0
I 50 virtex:BSHEETL 1 1260 0 0 1 '
T 1580 0 25 0 3 Page 37
Q 11 0 0
T 1575 75 30 0 3 JRG
Q 14 0 0
T 1560 30 10 0 3 A
T 1560 50 10 0 3 1
T 30 1060 10 0 3 drawn by KS
T 30 1050 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 1360 80 10 0 3 36-Bit Data Register w/
T 1360 100 10 0 3 VIRTEX Family FD36CE_RPM Macro
T 1320 50 10 0 3 30th October 2003
T 1300 70 10 0 3 Clock Enable & Asynchronous Clr, GRID Coords X0Y0-X3Y8
E
