<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='229' ll='256'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='248' c='_ZNK4llvm4yaml6SIModeeqES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='258'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='259' c='_ZN4llvm4yaml13MappingTraitsINS0_6SIModeEE7mappingERNS0_2IOERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='290'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='320' c='_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_'/>
<size>6</size>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='228'>// Default to default mode for default calling convention.</doc>
<mbr r='llvm::yaml::SIMode::IEEE' o='0' t='bool'/>
<mbr r='llvm::yaml::SIMode::DX10Clamp' o='8' t='bool'/>
<mbr r='llvm::yaml::SIMode::FP32InputDenormals' o='16' t='bool'/>
<mbr r='llvm::yaml::SIMode::FP32OutputDenormals' o='24' t='bool'/>
<mbr r='llvm::yaml::SIMode::FP64FP16InputDenormals' o='32' t='bool'/>
<mbr r='llvm::yaml::SIMode::FP64FP16OutputDenormals' o='40' t='bool'/>
<fun r='_ZN4llvm4yaml6SIModeC1Ev'/>
<fun r='_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE'/>
<fun r='_ZNK4llvm4yaml6SIModeeqES1_'/>
