From 03d14e5a1fba324aa5b8f12bd8e87cc44c7ec69f Mon Sep 17 00:00:00 2001
From: Jiuyang Liu <liu@jiuyang.me>
Date: Sun, 24 Apr 2022 07:20:54 +0800
Subject: [PATCH] remove objectmodule

---
 src/main/scala/shell/GPIOOverlay.scala     | 2 +-
 src/main/scala/shell/I2COverlay.scala      | 2 +-
 src/main/scala/shell/PWMOverlay.scala      | 2 +-
 src/main/scala/shell/PorGenOverlay.scala   | 2 +-
 src/main/scala/shell/SPIFlashOverlay.scala | 2 +-
 src/main/scala/shell/UARTOverlay.scala     | 2 +-
 6 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/src/main/scala/shell/GPIOOverlay.scala b/src/main/scala/shell/GPIOOverlay.scala
index aa7c500..1ef01a1 100644
--- a/src/main/scala/shell/GPIOOverlay.scala
+++ b/src/main/scala/shell/GPIOOverlay.scala
@@ -7,7 +7,7 @@ import freechips.rocketchip.config._
 import freechips.rocketchip.diplomacy._
 import freechips.rocketchip.tilelink.TLBusWrapper
 import freechips.rocketchip.interrupts.IntInwardNode
-import freechips.rocketchip.diplomaticobjectmodel.logicaltree.LogicalTreeNode
+
 
 import sifive.blocks.devices.gpio._
 
diff --git a/src/main/scala/shell/I2COverlay.scala b/src/main/scala/shell/I2COverlay.scala
index cc4bc55..165189e 100644
--- a/src/main/scala/shell/I2COverlay.scala
+++ b/src/main/scala/shell/I2COverlay.scala
@@ -8,7 +8,7 @@ import freechips.rocketchip.diplomacy._
 import freechips.rocketchip.subsystem.{BaseSubsystem, PeripheryBus, PeripheryBusKey}
 import freechips.rocketchip.tilelink.TLBusWrapper
 import freechips.rocketchip.interrupts.IntInwardNode
-import freechips.rocketchip.diplomaticobjectmodel.logicaltree.LogicalTreeNode
+
 
 import sifive.blocks.devices.i2c._
 
diff --git a/src/main/scala/shell/PWMOverlay.scala b/src/main/scala/shell/PWMOverlay.scala
index 0480d0d..70ef72f 100644
--- a/src/main/scala/shell/PWMOverlay.scala
+++ b/src/main/scala/shell/PWMOverlay.scala
@@ -8,7 +8,7 @@ import freechips.rocketchip.diplomacy._
 import freechips.rocketchip.subsystem.{BaseSubsystem, PeripheryBus, PeripheryBusKey}
 import freechips.rocketchip.tilelink.TLBusWrapper
 import freechips.rocketchip.interrupts.IntInwardNode
-import freechips.rocketchip.diplomaticobjectmodel.logicaltree.LogicalTreeNode
+
 
 import sifive.blocks.devices.pwm._
 
diff --git a/src/main/scala/shell/PorGenOverlay.scala b/src/main/scala/shell/PorGenOverlay.scala
index ed739e0..4385a1e 100644
--- a/src/main/scala/shell/PorGenOverlay.scala
+++ b/src/main/scala/shell/PorGenOverlay.scala
@@ -8,7 +8,7 @@ import freechips.rocketchip.diplomacy._
 import freechips.rocketchip.subsystem.{BaseSubsystem, PeripheryBus, PeripheryBusKey}
 import freechips.rocketchip.tilelink.TLBusWrapper
 import freechips.rocketchip.interrupts.IntInwardNode
-import freechips.rocketchip.diplomaticobjectmodel.logicaltree.LogicalTreeNode
+
 
 import sifive.blocks.devices.porgen._
 
diff --git a/src/main/scala/shell/SPIFlashOverlay.scala b/src/main/scala/shell/SPIFlashOverlay.scala
index 4b658d0..b49e127 100644
--- a/src/main/scala/shell/SPIFlashOverlay.scala
+++ b/src/main/scala/shell/SPIFlashOverlay.scala
@@ -7,7 +7,7 @@ import freechips.rocketchip.config._
 import freechips.rocketchip.diplomacy._
 import freechips.rocketchip.tilelink.TLBusWrapper
 import freechips.rocketchip.interrupts.IntInwardNode
-import freechips.rocketchip.diplomaticobjectmodel.logicaltree.LogicalTreeNode
+
 
 import sifive.blocks.devices.spi._
 
diff --git a/src/main/scala/shell/UARTOverlay.scala b/src/main/scala/shell/UARTOverlay.scala
index 69b1c39..b3e41ca 100644
--- a/src/main/scala/shell/UARTOverlay.scala
+++ b/src/main/scala/shell/UARTOverlay.scala
@@ -8,7 +8,7 @@ import freechips.rocketchip.diplomacy._
 import freechips.rocketchip.subsystem.{BaseSubsystem, PeripheryBus, PeripheryBusKey}
 import freechips.rocketchip.tilelink.TLBusWrapper
 import freechips.rocketchip.interrupts.IntInwardNode
-import freechips.rocketchip.diplomaticobjectmodel.logicaltree.LogicalTreeNode
+
 
 import sifive.blocks.devices.uart._
 
