<!-- Animated Heading -->
<h1 align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=1ED760&center=true&vCenter=true&width=450&lines=Hi%2C+I'm+Yash+Siddhapura!;Aspiring+RTL+%26+ASIC+Design+Engineer;VLSI+%7C+Digital+Design+Enthusiast">
</h1>

---

### Skills  
`Verilog` â€¢ `SystemVerilog` â€¢ `VHDL`  
`C` â€¢ `Python`  
`ModelSim` â€¢ `Vivado` â€¢ `Quartus` â€¢ `Proteus`

---

### Featured Projects  

- **32-bit ARM-like RISC Processor (Verilog)**  
  Modular CPU design with ALU, datapath, control unit, memory interface.  
  Supports core instructions and verified on ModelSim.

- **Verilog-based HCF (GCD) Calculator**  
  FSM-controlled datapath with comparator, subtractor, and PIPO registers.

- **Master-Slave Robotic Arm**  
  Slave arm mimics master arm using potentiometers and servos, with record/replay automation.

---

### Contact  
ðŸ“§ **Email:** siddhapurayash09@gmail.com  
ðŸ”— **LinkedIn:** [siddhapurayash](https://www.linkedin.com/in/siddhapurayash/)  
