# do {sccomp_dataflow_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xpm msim/xpm 
# Modifying modelsim.ini
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap dist_mem_gen_v8_0_10 msim/dist_mem_gen_v8_0_10 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:59:04 on Jul 25,2018
# vlog -64 -incr -sv -work xil_defaultlib C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv 
# -- Compiling module xpm_memory_base
# ** Warning: C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(1690): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(1688): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv(1698): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 15:59:04 on Jul 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vcom 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:59:05 on Jul 25,2018
# vcom -64 -93 -work xpm C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 15:59:05 on Jul 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:59:05 on Jul 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../mips54.srcs/sources_1/new/MULTU.v ../../../mips54.srcs/sources_1/new/MULT.v ../../../mips54.srcs/sources_1/new/fuck_regfile.v ../../../mips54.srcs/sources_1/new/DIVU.v ../../../mips54.srcs/sources_1/new/DIV.v 
# -- Compiling module MULTU
# -- Compiling module MULT
# -- Compiling module RegFiles
# -- Compiling module DIVU
# -- Compiling module DIV
# 
# Top level modules:
# 	MULTU
# 	MULT
# 	RegFiles
# 	DIVU
# 	DIV
# End time: 15:59:05 on Jul 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:59:05 on Jul 25,2018
# vlog -64 -incr -work dist_mem_gen_v8_0_10 ../../../mips54.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v 
# -- Compiling module dist_mem_gen_v8_0_10
# 
# Top level modules:
# 	dist_mem_gen_v8_0_10
# End time: 15:59:05 on Jul 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:59:05 on Jul 25,2018
# vlog -64 -incr -work xil_defaultlib ../../../mips54.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v ../../../mips54.srcs/sources_1/new/MDU.v ../../../mips54.srcs/sources_1/new/cp0.v ../../../mips54.srcs/sources_1/new/controlunit.v ../../../mips54.srcs/sources_1/new/ALU.V ../../../mips54.srcs/sources_1/new/pcreg.v ../../../mips54.srcs/sources_1/new/ram.v ../../../mips54.srcs/sources_1/new/top_id.v 
# -- Compiling module dist_mem_gen_0
# -- Compiling module MDU
# -- Compiling module CP0
# -- Compiling module mips54
# -- Compiling module alu
# -- Compiling module pcreg
# -- Compiling module ram
# -- Compiling module sccomp_dataflow
# 
# Top level modules:
# 	sccomp_dataflow
# End time: 15:59:06 on Jul 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 15:59:06 on Jul 25,2018
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 15:59:06 on Jul 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
