/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  wire [37:0] _04_;
  wire [29:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [29:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_52z;
  wire [9:0] celloutsig_0_54z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [6:0] celloutsig_0_64z;
  wire [3:0] celloutsig_0_66z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [10:0] celloutsig_0_73z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_0z & celloutsig_0_2z[2]);
  assign celloutsig_1_3z = ~(_00_ & _01_);
  assign celloutsig_0_63z = ~(celloutsig_0_32z[6] | celloutsig_0_3z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | in_data[116]);
  assign celloutsig_1_6z = ~(celloutsig_1_4z | celloutsig_1_0z);
  assign celloutsig_0_26z = ~(celloutsig_0_17z | celloutsig_0_20z[1]);
  assign celloutsig_1_0z = ~((in_data[104] | in_data[178]) & in_data[169]);
  assign celloutsig_0_41z = ~(_02_ ^ celloutsig_0_34z[3]);
  assign celloutsig_0_45z = ~(celloutsig_0_12z[25] ^ celloutsig_0_2z[1]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_34z[4:2], celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_22z };
  reg [37:0] _16_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 38'h0000000000;
    else _16_ <= in_data[147:110];
  assign { _04_[37:32], _01_, _04_[30:10], _00_, _04_[8:0] } = _16_;
  reg [29:0] _17_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _17_ <= 30'h00000000;
    else _17_ <= { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _05_[29], _02_, _05_[27:0] } = _17_;
  assign celloutsig_1_5z = _04_[6:4] & { in_data[153:152], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_7z[4:2], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } & { _05_[29], _02_, _05_[27:0] };
  assign celloutsig_0_1z = { in_data[31:30], celloutsig_0_0z } & in_data[16:14];
  assign celloutsig_0_6z = { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, in_data[61:60], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z[1:0], celloutsig_0_4z } == celloutsig_0_1z;
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z } == celloutsig_1_12z[4:0];
  assign celloutsig_0_37z = { _05_[9:2], celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_0z } >= { celloutsig_0_15z[5], celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_4z = in_data[83:80] >= { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_72z = celloutsig_0_12z[26:6] >= { celloutsig_0_56z[3:0], celloutsig_0_54z, celloutsig_0_45z, celloutsig_0_52z };
  assign celloutsig_0_10z = { celloutsig_0_1z[2], celloutsig_0_8z, celloutsig_0_5z } >= { in_data[70:69], celloutsig_0_8z };
  assign celloutsig_0_24z = { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_6z } >= { _05_[10:2], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_13z[4:2], celloutsig_0_7z } >= { celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_26z };
  assign celloutsig_0_19z = { _05_[9:6], celloutsig_0_18z } > { celloutsig_0_14z[3:1], celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_1_9z = { in_data[142], celloutsig_1_7z, celloutsig_1_5z } <= { celloutsig_1_5z[1:0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_38z = ! { celloutsig_0_34z[4], celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_24z, celloutsig_0_4z };
  assign celloutsig_0_39z = ! { in_data[54:46], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_7z = ! { in_data[166:161], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_23z = ! { celloutsig_0_12z[16:13], celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_12z[25] & ~(celloutsig_0_16z[2]);
  assign celloutsig_0_18z = celloutsig_0_14z[4] & ~(celloutsig_0_2z[0]);
  assign celloutsig_0_13z = { celloutsig_0_12z[28:27], celloutsig_0_7z, celloutsig_0_3z } % { 1'h1, celloutsig_0_6z[6:0] };
  assign celloutsig_0_33z = celloutsig_0_22z ? { celloutsig_0_6z[2:0], celloutsig_0_10z, celloutsig_0_26z } : { _05_[22], 1'h0, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_40z = celloutsig_0_39z ? { celloutsig_0_6z[8:5], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_23z } : { celloutsig_0_6z[6:0], celloutsig_0_0z };
  assign celloutsig_0_49z = celloutsig_0_41z ? celloutsig_0_27z : { celloutsig_0_37z, celloutsig_0_22z, celloutsig_0_30z };
  assign celloutsig_0_54z = celloutsig_0_8z ? { celloutsig_0_44z[5:0], celloutsig_0_27z, celloutsig_0_45z } : { celloutsig_0_7z[3], celloutsig_0_37z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_34z };
  assign celloutsig_0_7z = celloutsig_0_0z ? { celloutsig_0_1z, celloutsig_0_3z, 1'h1 } : { in_data[47:45], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_11z = celloutsig_1_1z ? { _04_[19:17], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_8z, 2'h3, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z, 1'h1, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z } : { _04_[37:32], _01_, _04_[30:14], celloutsig_1_9z };
  assign celloutsig_0_3z = { in_data[79:66], celloutsig_0_1z } !== in_data[45:29];
  assign celloutsig_0_15z = ~ { celloutsig_0_6z[2:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_20z = ~ { in_data[51:50], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_25z = ~ { _05_[29], _02_, _05_[27:20], celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_32z = { celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } | celloutsig_0_25z[12:0];
  assign celloutsig_0_16z = celloutsig_0_7z[4:2] | celloutsig_0_7z[3:1];
  assign celloutsig_1_8z = ~^ { celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_11z = ~^ { _05_[8:7], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_14z[4:2], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_21z = ^ { celloutsig_0_12z[6:5], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_14z, _05_[29], _02_, _05_[27:0], celloutsig_0_3z };
  assign celloutsig_0_52z = { celloutsig_0_49z[0], celloutsig_0_33z } >> celloutsig_0_34z;
  assign celloutsig_0_14z = { celloutsig_0_7z[4:1], celloutsig_0_8z } >> in_data[7:3];
  assign celloutsig_1_19z = { celloutsig_1_11z[21:14], celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_15z } << { _04_[12:10], _00_, _04_[8:3], celloutsig_1_7z };
  assign celloutsig_0_2z = in_data[63:61] << { in_data[18:17], celloutsig_0_0z };
  assign celloutsig_0_34z = celloutsig_0_32z[9:4] >> { celloutsig_0_15z[5:1], celloutsig_0_24z };
  assign celloutsig_0_44z = { in_data[45:40], celloutsig_0_37z } >> { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_38z };
  assign celloutsig_0_66z = { celloutsig_0_32z[9], celloutsig_0_38z, celloutsig_0_29z, celloutsig_0_29z } >> { celloutsig_0_15z[3:1], celloutsig_0_21z };
  assign celloutsig_1_12z = celloutsig_1_11z[20:15] >> celloutsig_1_11z[22:17];
  assign celloutsig_0_73z = { celloutsig_0_40z[3:0], celloutsig_0_66z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_39z } <<< { celloutsig_0_45z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_64z, celloutsig_0_37z };
  assign celloutsig_0_56z = { celloutsig_0_12z[10:6], celloutsig_0_10z, celloutsig_0_31z } ^ { celloutsig_0_33z[2:1], celloutsig_0_33z };
  assign celloutsig_0_64z = { _03_, celloutsig_0_63z } ^ { celloutsig_0_39z, celloutsig_0_2z, celloutsig_0_49z };
  assign celloutsig_1_15z = ~((celloutsig_1_0z & celloutsig_1_11z[4]) | _04_[16]);
  assign celloutsig_0_31z = ~((celloutsig_0_12z[2] & celloutsig_0_19z) | celloutsig_0_11z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_27z = 3'h0;
    else if (!clkin_data[128]) celloutsig_0_27z = { celloutsig_0_1z[2:1], celloutsig_0_8z };
  assign celloutsig_0_0z = ~((in_data[95] & in_data[0]) | (in_data[41] & in_data[42]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_1z) | (_04_[4] & in_data[163]));
  assign celloutsig_1_10z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_4z & celloutsig_1_7z));
  assign celloutsig_0_22z = ~((celloutsig_0_0z & celloutsig_0_12z[28]) | (celloutsig_0_18z & in_data[18]));
  assign celloutsig_0_28z = ~((celloutsig_0_21z & celloutsig_0_20z[0]) | (celloutsig_0_8z & celloutsig_0_18z));
  assign { _04_[31], _04_[9] } = { _01_, _00_ };
  assign _05_[28] = _02_;
  assign { out_data[128], out_data[106:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
