// Seed: 1616774978
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4
    , id_7,
    input uwire id_5
);
  wire id_8;
  assign id_7 = id_2;
  module_0();
  wire id_9;
endmodule
module module_2 (
    input  tri1  id_0,
    input  wire  id_1,
    output wor   id_2,
    output uwire id_3,
    output logic id_4
);
  assign id_3 = id_0;
  wand id_6;
  assign id_6 = id_0 - 'b0;
  assign id_2 = 1;
  logic id_7;
  module_0();
  wire  id_8;
  assign id_4 = id_7;
  initial begin
    id_7 <= 1 - 1;
    $display;
  end
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
