---
structs:
  iomuxc_snvs:
    description: IOMUXC SNVS
    instances:
      - name: IOMUXC_SNVS
        address: '0x40C94000'
    fields:
      - name: SW_MUX_CTL_PAD_WAKEUP_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) SW_MUX_CTL_PAD_WAKEUP_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_PMIC_ON_REQ_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) SW_MUX_CTL_PAD_PMIC_ON_REQ_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_PMIC_STBY_REQ_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) SW_MUX_CTL_PAD_PMIC_STBY_REQ_DIG SW MUX Control
          Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_00_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_00_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_00_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_01_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_01_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_01_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_02_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_02_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_02_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_03_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_03_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_03_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_04_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_04_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_04_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_05_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_05_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_05_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_06_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_06_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_06_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_07_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_07_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_07_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_08_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_08_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_08_DIG_MUX_MODE
      - name: SW_MUX_CTL_PAD_GPIO_SNVS_09_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        description: (read-write) SW_MUX_CTL_PAD_GPIO_SNVS_09_DIG SW MUX Control Register
        fields:
          - name: SION
            description: Software Input On Field.
            index: 4
            width: 1
            read: true
            write: true
          - name: MUX_MODE
            description: MUX Mode Select Field.
            index: 0
            width: 3
            read: true
            write: true
            type: IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_09_DIG_MUX_MODE
      - name: SW_PAD_CTL_PAD_TEST_MODE_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 52
        description: (read-write) SW_PAD_CTL_PAD_TEST_MODE_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DIG_DWP
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_POR_B_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 56
        description: (read-write) SW_PAD_CTL_PAD_POR_B_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DIG_DWP
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_ONOFF_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 60
        description: (read-write) SW_PAD_CTL_PAD_ONOFF_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DIG_DWP
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_WAKEUP_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 64
        description: (read-write) SW_PAD_CTL_PAD_WAKEUP_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_PMIC_ON_REQ_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 68
        description: (read-write) SW_PAD_CTL_PAD_PMIC_ON_REQ_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_PMIC_STBY_REQ_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 72
        description: (read-write) SW_PAD_CTL_PAD_PMIC_STBY_REQ_DIG SW PAD Control
          Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_00_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 76
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_00_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_00_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_00_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_01_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 80
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_01_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_01_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_01_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_02_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 84
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_02_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_02_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_02_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_03_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 88
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_03_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_03_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_03_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_04_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 92
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_04_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_04_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_04_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_05_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 96
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_05_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_05_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_05_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_06_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 100
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_06_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_06_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_06_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_07_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 104
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_07_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_07_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_07_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_08_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 108
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_08_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_08_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_08_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
      - name: SW_PAD_CTL_PAD_GPIO_SNVS_09_DIG
        type: uint32_t
        expected_size: 4
        expected_offset: 112
        description: (read-write) SW_PAD_CTL_PAD_GPIO_SNVS_09_DIG SW PAD Control Register
        fields:
          - name: DWP_LOCK
            description: Domain write protection lock
            index: 30
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_09_DIG_DWP_LOCK
          - name: DWP
            description: Domain write protection
            index: 28
            width: 2
            read: true
            write: true
            type: IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_09_DIG_DWP
          - name: ODE_SNVS
            description: Open Drain SNVS Field
            index: 6
            width: 1
            read: true
            write: true
          - name: PUS
            description: Pull Up / Down Config. Field
            index: 3
            width: 1
            read: true
            write: true
          - name: PUE
            description: Pull / Keep Select Field
            index: 2
            width: 1
            read: true
            write: true
          - name: DSE
            description: Drive Strength Field
            index: 1
            width: 1
            read: true
            write: true
          - name: SRE
            description: Slew Rate Field
            index: 0
            width: 1
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_DIG_MUX_MODE:
    enum:
      _5_gpio13_IO0:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO00 of instance: GPIO13'
        value: 5
      _7_nmi_glue_NMI:
        description: 'Select mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: NMI_GLUE'
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_DIG_MUX_MODE:
    enum:
      _0_snvs_lp_PMIC_ON_REQ:
        description: 'Select mux mode: ALT0 mux port: SNVS_LP_PMIC_ON_REQ of instance:
          SNVS_LP'
        value: 0
      _5_gpio13_IO1:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO01 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_DIG_MUX_MODE:
    enum:
      _0_ccm_PMIC_VSTBY_REQ:
        description: 'Select mux mode: ALT0 mux port: CCM_PMIC_VSTBY_REQ of instance:
          CCM'
        value: 0
      _5_gpio13_IO2:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO02 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_00_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER0:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER0 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO3:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO03 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_01_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER1:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER1 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO4:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO04 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_02_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER2:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER2 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO5:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO05 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_03_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER3:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER3 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO6:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO06 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_04_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER4:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER4 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO7:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO07 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_05_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER5:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER5 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO8:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO08 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_06_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER6:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER6 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO9:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO09 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_07_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER7:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER7 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO10:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO10 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_08_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER8:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER8 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO11:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO11 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_MUX_CTL_PAD_GPIO_SNVS_09_DIG_MUX_MODE:
    enum:
      _0_SNVS_TAMPER9:
        description: 'Select mux mode: ALT0 mux port: SNVS_TAMPER9 of instance: SNVS_LP'
        value: 0
      _5_gpio13_IO12:
        description: 'Select mux mode: ALT5 mux port: GPIO13_IO12 of instance: GPIO13'
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_00_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_00_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_01_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_01_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_02_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_02_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_03_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_03_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_04_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_04_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_05_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_05_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_06_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_06_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_07_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_07_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_08_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_08_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_09_DIG_DWP_LOCK:
    enum:
      none:
        description: Neither of DWP bits is locked
        value: 0
      low:
        description: The lower DWP bit is locked
        value: 1
      high:
        description: The higher DWP bit is locked
        value: 2
      both:
        description: Both DWP bits are locked
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  IOMUXC_SNVS_SW_PAD_CTL_PAD_GPIO_SNVS_09_DIG_DWP:
    enum:
      none:
        description: Both cores are allowed
        value: 0
      CM7:
        description: CM7 is forbidden
        value: 1
      CM4:
        description: CM4 is forbidden
        value: 2
      both:
        description: Both cores are forbidden
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
