
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/aragorn/.Xilinx/Vivado/Vivado_init.tcl'
source main.tcl -notrace
Command: synth_design -top main -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1389.156 ; gain = 86.852 ; free physical = 2148 ; free virtual = 8097
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:55]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/imports/FPGA/debounce.v:42]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/imports/FPGA/debounce.v:42]
INFO: [Synth 8-6157] synthesizing module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/imports/FPGA/PWMLED.v:43]
INFO: [Synth 8-6155] done synthesizing module 'PWMLED' (2#1) [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/imports/FPGA/PWMLED.v:43]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:187]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:192]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:197]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:204]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:209]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:214]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:221]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:226]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:231]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:238]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:243]
WARNING: [Synth 8-689] width (6) of port connection 'pwm_duty' does not match port width (8) of module 'PWMLED' [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:248]
INFO: [Synth 8-6155] done synthesizing module 'main' (3#1) [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/sources_1/new/main.v:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.766 ; gain = 131.461 ; free physical = 2147 ; free virtual = 8097
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1433.766 ; gain = 131.461 ; free physical = 2147 ; free virtual = 8097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1433.766 ; gain = 131.461 ; free physical = 2147 ; free virtual = 8097
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/constrs_1/imports/Digilent_XDC/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/constrs_1/imports/Digilent_XDC/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.srcs/constrs_1/imports/Digilent_XDC/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.070 ; gain = 0.000 ; free physical = 1928 ; free virtual = 7882
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1755.070 ; gain = 452.766 ; free physical = 2001 ; free virtual = 7955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1755.070 ; gain = 452.766 ; free physical = 2001 ; free virtual = 7955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1755.070 ; gain = 452.766 ; free physical = 2002 ; free virtual = 7957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1755.070 ; gain = 452.766 ; free physical = 1993 ; free virtual = 7948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 12    
+---Registers : 
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 12    
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 12    
+---Registers : 
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 16    
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module PWMLED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1755.070 ; gain = 452.766 ; free physical = 1977 ; free virtual = 7934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 1755.070 ; gain = 452.766 ; free physical = 1766 ; free virtual = 7718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1755.070 ; gain = 452.766 ; free physical = 1729 ; free virtual = 7704
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (duty_0r_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_0g_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_0b_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_1r_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_1g_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_1b_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_2r_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_2g_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_2b_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_3r_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_3g_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (duty_3b_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:59 . Memory (MB): peak = 1763.078 ; gain = 460.773 ; free physical = 1726 ; free virtual = 7701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1763.078 ; gain = 460.773 ; free physical = 1727 ; free virtual = 7702
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1763.078 ; gain = 460.773 ; free physical = 1727 ; free virtual = 7702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1763.078 ; gain = 460.773 ; free physical = 1727 ; free virtual = 7702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1763.078 ; gain = 460.773 ; free physical = 1727 ; free virtual = 7702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1763.078 ; gain = 460.773 ; free physical = 1727 ; free virtual = 7702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1763.078 ; gain = 460.773 ; free physical = 1727 ; free virtual = 7702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |     5|
|4     |LUT2   |    45|
|5     |LUT3   |    30|
|6     |LUT4   |    66|
|7     |LUT5   |    42|
|8     |LUT6   |    25|
|9     |FDRE   |   164|
|10    |IBUF   |     9|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |   431|
|2     |  deb_btn0  |debounce   |    43|
|3     |  deb_btn1  |debounce_0 |    43|
|4     |  deb_btn2  |debounce_1 |    43|
|5     |  deb_btn3  |debounce_2 |    47|
|6     |  pwmled0_b |PWMLED     |     2|
|7     |  pwmled0_g |PWMLED_3   |     2|
|8     |  pwmled0_r |PWMLED_4   |   103|
|9     |  pwmled1_b |PWMLED_5   |     2|
|10    |  pwmled1_g |PWMLED_6   |     2|
|11    |  pwmled1_r |PWMLED_7   |     2|
|12    |  pwmled2_b |PWMLED_8   |     2|
|13    |  pwmled2_g |PWMLED_9   |     2|
|14    |  pwmled2_r |PWMLED_10  |     2|
|15    |  pwmled3_b |PWMLED_11  |     2|
|16    |  pwmled3_g |PWMLED_12  |     2|
|17    |  pwmled3_r |PWMLED_13  |     2|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1763.078 ; gain = 460.773 ; free physical = 1727 ; free virtual = 7702
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1763.078 ; gain = 139.469 ; free physical = 1778 ; free virtual = 7753
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:00 . Memory (MB): peak = 1763.086 ; gain = 460.773 ; free physical = 1778 ; free virtual = 7753
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 1763.086 ; gain = 473.383 ; free physical = 1779 ; free virtual = 7755
INFO: [Common 17-1381] The checkpoint '/home/aragorn/Documents/FPGA/colour_chooser2_ver/colour_chooser2_ver.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1787.090 ; gain = 0.000 ; free physical = 1777 ; free virtual = 7753
INFO: [Common 17-206] Exiting Vivado at Thu Oct  4 15:02:19 2018...
