D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_fetch.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_fetch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_instruction_fetch

Top level modules:
	tb_instruction_fetch

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_MEM.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_MEM

Top level modules:
	instruction_MEM

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/MUX.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/MUX.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MUX

Top level modules:
	MUX

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_fetch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_fetch

Top level modules:
	instruction_fetch

} {} {}}
