{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735041197721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735041197722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 14:53:17 2024 " "Processing started: Tue Dec 24 14:53:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735041197722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041197722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c pipelined_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c pipelined_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041197722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735041198254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1735041198254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/decode_stage_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/decode_stage_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage_tb " "Found entity 1: decode_stage_tb" {  } { { "src/tb/decode_stage_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/decode_stage_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_processor " "Found entity 1: pipelined_processor" {  } { { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/instractionmemory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/instractionmemory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstractionMemory_tb " "Found entity 1: InstractionMemory_tb" {  } { { "src/tb/InstractionMemory_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "src/datapath/Mux2x1.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "src/datapath/PC.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "src/datapath/PC_Adder.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stages/fetch_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/stages/fetch_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage " "Found entity 1: fetch_stage" {  } { { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/fetch_stage_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/fetch_stage_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage_tb " "Found entity 1: fetch_stage_tb" {  } { { "src/tb/fetch_stage_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/fetch_stage_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/mux2x1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/mux2x1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_tb " "Found entity 1: Mux2x1_tb" {  } { { "src/tb/Mux2x1_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/Mux2x1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/pc_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/pc_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder_tb " "Found entity 1: PC_Adder_tb" {  } { { "src/tb/PC_Adder_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/PC_Adder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/pc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/pc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_tb " "Found entity 1: PC_tb" {  } { { "src/tb/PC_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/PC_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/eqreg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/eqreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EqReg " "Found entity 1: EqReg" {  } { { "src/datapath/EqReg.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/EqReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "src/datapath/RegisterFile.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/datapath/ControlUnit.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/eqreg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/eqreg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EqReg_tb " "Found entity 1: EqReg_tb" {  } { { "src/tb/EqReg_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/EqReg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/registerfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/registerfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "src/tb/RegisterFile_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/RegisterFile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stages/decode_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/stages/decode_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "src/stages/decode_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "src/datapath/sign_extension.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/sign_extension_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/sign_extension_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension_tb " "Found entity 1: sign_extension_tb" {  } { { "src/tb/sign_extension_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/sign_extension_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/controlunit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/controlunit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "src/tb/ControlUnit_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/ControlUnit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCPlus4E PcPlus4E execution_stage.v(13) " "Verilog HDL Declaration information at execution_stage.v(13): object \"PCPlus4E\" differs only in case from object \"PcPlus4E\" in the same scope" {  } { { "src/stages/execution_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735041215785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stages/execution_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/stages/execution_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 execution_stage " "Found entity 1: execution_stage" {  } { { "src/stages/execution_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "src/datapath/ALU_Control.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/datapath/ALU.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/tb_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/tb_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU_Control " "Found entity 1: tb_ALU_Control" {  } { { "src/tb/tb_ALU_Control.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/tb_ALU_Control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "src/tb/tb_ALU.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/tb_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/tb_execution_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/tb_execution_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_execution_stage " "Found entity 1: tb_execution_stage" {  } { { "src/tb/tb_execution_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/tb_execution_stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041215808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041215808 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "execution_stage.v(49) " "Verilog HDL Instantiation warning at execution_stage.v(49): instance has no name" {  } { { "src/stages/execution_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1735041215815 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "execution_stage.v(60) " "Verilog HDL Instantiation warning at execution_stage.v(60): instance has no name" {  } { { "src/stages/execution_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1735041215816 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "tb_execution_stage.v(153) " "Verilog HDL or VHDL warning at tb_execution_stage.v(153): conditional expression evaluates to a constant" {  } { { "src/tb/tb_execution_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/tb_execution_stage.v" 153 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1735041215817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_processor " "Elaborating entity \"pipelined_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735041216042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage fetch_stage:fetch_stage_inst " "Elaborating entity \"fetch_stage\" for hierarchy \"fetch_stage:fetch_stage_inst\"" {  } { { "pipelined_processor.v" "fetch_stage_inst" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 fetch_stage:fetch_stage_inst\|Mux2x1:pc_mux " "Elaborating entity \"Mux2x1\" for hierarchy \"fetch_stage:fetch_stage_inst\|Mux2x1:pc_mux\"" {  } { { "src/stages/fetch_stage.v" "pc_mux" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC fetch_stage:fetch_stage_inst\|PC:Program_Counter " "Elaborating entity \"PC\" for hierarchy \"fetch_stage:fetch_stage_inst\|PC:Program_Counter\"" {  } { { "src/stages/fetch_stage.v" "Program_Counter" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "364 64 PC.v(10) " "Verilog HDL assignment warning at PC.v(10): truncated value with size 364 to match size of target (64)" {  } { { "src/datapath/PC.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735041216127 "|pipelined_processor|fetch_stage:fetch_stage_inst|PC:Program_Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM " "Elaborating entity \"InstructionMemory\" for hierarchy \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\"" {  } { { "src/stages/fetch_stage.v" "IMEM" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\"" {  } { { "src/datapath/InstructionMemory.v" "altsyncram_component" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\"" {  } { { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Instruction.mif " "Parameter \"init_file\" = \"Instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735041216302 ""}  } { { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735041216302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2v91 " "Found entity 1: altsyncram_2v91" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735041216390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041216390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2v91 fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated " "Elaborating entity \"altsyncram_2v91\" for hierarchy \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder fetch_stage:fetch_stage_inst\|PC_Adder:pc_add " "Elaborating entity \"PC_Adder\" for hierarchy \"fetch_stage:fetch_stage_inst\|PC_Adder:pc_add\"" {  } { { "src/stages/fetch_stage.v" "pc_add" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode_stage_inst " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode_stage_inst\"" {  } { { "pipelined_processor.v" "decode_stage_inst" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit decode_stage:decode_stage_inst\|ControlUnit:dut " "Elaborating entity \"ControlUnit\" for hierarchy \"decode_stage:decode_stage_inst\|ControlUnit:dut\"" {  } { { "src/stages/decode_stage.v" "dut" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216557 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(192) " "Verilog HDL Case Statement warning at ControlUnit.v(192): incomplete case statement has no default case item" {  } { { "src/datapath/ControlUnit.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v" 192 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735041216570 "|pipelined_processor|decode_stage:decode_stage_inst|ControlUnit:dut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(213) " "Verilog HDL Case Statement warning at ControlUnit.v(213): incomplete case statement has no default case item" {  } { { "src/datapath/ControlUnit.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v" 213 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735041216570 "|pipelined_processor|decode_stage:decode_stage_inst|ControlUnit:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile decode_stage:decode_stage_inst\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"decode_stage:decode_stage_inst\|RegisterFile:RF\"" {  } { { "src/stages/decode_stage.v" "RF" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216570 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(18) " "Verilog HDL Always Construct warning at RegisterFile.v(18): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "src/datapath/RegisterFile.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1735041216595 "|pipelined_processor|decode_stage:decode_stage_inst|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension decode_stage:decode_stage_inst\|sign_extension:SE " "Elaborating entity \"sign_extension\" for hierarchy \"decode_stage:decode_stage_inst\|sign_extension:SE\"" {  } { { "src/stages/decode_stage.v" "SE" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 64 sign_extension.v(26) " "Verilog HDL assignment warning at sign_extension.v(26): truncated value with size 96 to match size of target (64)" {  } { { "src/datapath/sign_extension.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735041216617 "|pipelined_processor|decode_stage:decode_stage_inst|sign_extension:SE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EqReg decode_stage:decode_stage_inst\|EqReg:EQ " "Elaborating entity \"EqReg\" for hierarchy \"decode_stage:decode_stage_inst\|EqReg:EQ\"" {  } { { "src/stages/decode_stage.v" "EQ" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution_stage execution_stage:execution_stage_inst " "Elaborating entity \"execution_stage\" for hierarchy \"execution_stage:execution_stage_inst\"" {  } { { "pipelined_processor.v" "execution_stage_inst" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control execution_stage:execution_stage_inst\|ALU_Control:comb_67 " "Elaborating entity \"ALU_Control\" for hierarchy \"execution_stage:execution_stage_inst\|ALU_Control:comb_67\"" {  } { { "src/stages/execution_stage.v" "comb_67" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU execution_stage:execution_stage_inst\|ALU:comb_68 " "Elaborating entity \"ALU\" for hierarchy \"execution_stage:execution_stage_inst\|ALU:comb_68\"" {  } { { "src/stages/execution_stage.v" "comb_68" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041216738 ""}
{ "Warning" "WSGN_WIRE_LOOP" "execution_stage:execution_stage_inst\|MemSizeE\[1\] " "Node \"execution_stage:execution_stage_inst\|MemSizeE\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "src/stages/execution_stage.v" "MemSizeE\[1\]" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 8 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1735041217184 ""}
{ "Warning" "WSGN_WIRE_LOOP" "execution_stage:execution_stage_inst\|MemSizeE\[0\] " "Node \"execution_stage:execution_stage_inst\|MemSizeE\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "src/stages/execution_stage.v" "MemSizeE\[0\]" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 8 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1735041217184 ""}
{ "Warning" "WSGN_WIRE_LOOP" "execution_stage:execution_stage_inst\|LoadSizeE\[1\] " "Node \"execution_stage:execution_stage_inst\|LoadSizeE\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "src/stages/execution_stage.v" "LoadSizeE\[1\]" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 8 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1735041217184 ""}
{ "Warning" "WSGN_WIRE_LOOP" "execution_stage:execution_stage_inst\|LoadSizeE\[0\] " "Node \"execution_stage:execution_stage_inst\|LoadSizeE\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "src/stages/execution_stage.v" "LoadSizeE\[0\]" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 8 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1735041217184 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[0\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[1\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[2\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[3\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[4\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[5\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[6\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[7\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[8\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[9\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[10\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[11\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[12\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[13\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[14\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[15\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[16\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[17\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[18\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[19\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[20\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[21\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[22\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[23\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[24\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[25\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[26\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[27\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[28\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[29\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[30\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[31\] " "Synthesized away node \"fetch_stage:fetch_stage_inst\|InstructionMemory:IMEM\|altsyncram:altsyncram_component\|altsyncram_2v91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2v91.tdf" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/db/altsyncram_2v91.tdf" 718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/datapath/InstructionMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory.v" 85 0 0 } } { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 44 0 0 } } { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041217272 "|pipelined_processor|fetch_stage:fetch_stage_inst|InstructionMemory:IMEM|altsyncram:altsyncram_component|altsyncram_2v91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1735041217272 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1735041217272 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1735041217654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735041217851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/output_files/pipelined_processor.map.smsg " "Generated suppressed messages file D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/output_files/pipelined_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041217993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735041218261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735041218261 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041218488 "|pipelined_processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735041218488 "|pipelined_processor|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735041218488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735041218490 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735041218490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735041218490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735041218524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 14:53:38 2024 " "Processing ended: Tue Dec 24 14:53:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735041218524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735041218524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735041218524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735041218524 ""}
