target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.E1000ERingInfo = type { i32, i32, i32, i32, i32, i32 }
%struct.IGBCore = type { [32768 x i32], [32 x i16], [1024 x i16], i8, ptr, [16 x %struct.igb_tx], ptr, i8, i32, [25 x %struct.IGBIntrDelayTimer_st], ptr, [25 x i32], [6 x i8], ptr, ptr, ptr, i64 }
%struct.igb_tx = type { [2 x %struct.e1000_adv_tx_context_desc], i32, i32, i8, i8, ptr }
%struct.e1000_adv_tx_context_desc = type { i32, i32, i32, i32 }
%struct.IGBIntrDelayTimer_st = type { ptr, i8, i32, i32, ptr }
%struct.E1000E_RxRing_st = type { ptr }
%struct.iovec = type { ptr, i64 }
%union.anon.1 = type { %struct.L2Header, [38 x i8] }
%struct.L2Header = type { %struct.eth_header, [2 x %struct.vlan_header] }
%struct.eth_header = type { [6 x i8], [6 x i8], i16 }
%struct.vlan_header = type { i16, i16 }
%struct.E1000E_RSSInfo_st = type { i8, i32, i32, i32 }
%struct.NetClientState = type { ptr, i32, %union.anon, ptr, ptr, ptr, ptr, [256 x i8], i8, ptr, i32, i8, i32, i32, i8, i8, i8, %union.anon.0 }
%union.anon = type { %struct.QTailQLink }
%struct.QTailQLink = type { ptr, ptr }
%union.anon.0 = type { %struct.QTailQLink }
%struct.PCIDeviceClass = type { %struct.DeviceClass, ptr, ptr, ptr, ptr, i16, i16, i8, i16, i16, i16, ptr }
%struct.DeviceClass = type { %struct.ObjectClass, [1 x i64], ptr, ptr, ptr, i8, i8, ptr, ptr, ptr, ptr, ptr }
%struct.ObjectClass = type { ptr, ptr, [4 x ptr], [4 x ptr], ptr, ptr }
%struct.timeval = type { i64, i64 }
%struct.PTP2 = type { i8, i8, i16, i8, i8, i16, i64, [5 x i8], i8, i32, i16, i16, i16, i8, i8 }
%struct.virtio_net_hdr = type { i8, i8, i16, i16, i16, i16 }
%union.e1000_rx_desc_union = type { %struct.e1000_rx_desc }
%struct.e1000_rx_desc = type { i64, i16, i16, i8, i8, i16 }
%struct.IGBPacketRxDMAState = type { i64, i64, i64, i64, i64, i32, i32, ptr, i64, i8, i8, %struct.IGBBAState, [2 x i64], %struct.IGBSplitDescriptorData }
%struct.IGBBAState = type { [2 x i16], i8 }
%struct.IGBSplitDescriptorData = type { i8, i8, i64 }
%struct.eth_ip6_hdr_info_st = type { i8, i64, %struct.ip6_header, i8, i8, %struct.in6_address, i8, %struct.in6_address, i8 }
%struct.ip6_header = type { %union.anon.2, %struct.in6_address, %struct.in6_address }
%union.anon.2 = type { %struct.ip6_hdrctl }
%struct.ip6_hdrctl = type { i32, i16, i8, i8 }
%struct.in6_address = type { %union.anon.3 }
%union.anon.3 = type { [16 x i8] }
%struct.eth_ip4_hdr_info_st = type { %struct.ip_header, i8 }
%struct.ip_header = type { i8, i8, i16, i16, i16, i8, i8, i16, i32, i32 }
%struct.MemTxAttrs = type { i32 }
%struct.anon.4 = type { %struct.anon.5, %struct.anon.9 }
%struct.anon.5 = type { %struct.anon.6, %union.anon.7 }
%struct.anon.6 = type { i16, i16 }
%union.anon.7 = type { i32 }
%struct.anon.9 = type { i32, i16, i16 }
%struct.PCIDevice = type { %struct.DeviceState, i8, i8, ptr, ptr, ptr, ptr, ptr, i32, %struct.PCIReqIDCache, [64 x i8], [7 x %struct.PCIIORegion], %struct.AddressSpace, %struct.MemoryRegion, %struct.MemoryRegion, ptr, ptr, [3 x ptr], i8, i8, i32, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.MemoryRegion, %struct.MemoryRegion, %struct.MemoryRegion, ptr, i8, i32, i8, %struct.PCIExpressDevice, ptr, ptr, i32, i8, %struct.MemoryRegion, i32, ptr, ptr, ptr, ptr, ptr, i32 }
%struct.DeviceState = type { %struct.Object, ptr, ptr, i8, i8, i64, ptr, i32, i8, ptr, %struct.NamedGPIOListHead, %struct.NamedClockListHead, %struct.BusStateHead, i32, i32, i32, %struct.ResettableState, ptr, %struct.MemReentrancyGuard }
%struct.Object = type { ptr, ptr, ptr, i32, ptr }
%struct.NamedGPIOListHead = type { ptr }
%struct.NamedClockListHead = type { ptr }
%struct.BusStateHead = type { ptr }
%struct.ResettableState = type { i32, i8, i8 }
%struct.MemReentrancyGuard = type { i8 }
%struct.PCIReqIDCache = type { ptr, i32 }
%struct.PCIIORegion = type { i64, i64, i8, ptr, ptr }
%struct.AddressSpace = type { %struct.rcu_head, ptr, ptr, ptr, i32, i32, ptr, %union.anon.10, %union.anon.11 }
%struct.rcu_head = type { ptr, ptr }
%union.anon.10 = type { %struct.QTailQLink }
%union.anon.11 = type { %struct.QTailQLink }
%struct.PCIExpressDevice = type { i8, i8, i8, i16, %struct.PCIEAERLog, i16, i16, i16, %struct.PCIESriovPF, %struct.PCIESriovVF }
%struct.PCIEAERLog = type { i16, i16, ptr }
%struct.PCIESriovPF = type { i16, [7 x i8], ptr, ptr }
%struct.PCIESriovVF = type { ptr, i16 }
%struct.MemoryRegion = type { %struct.Object, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, ptr, ptr, ptr, ptr, ptr, ptr, i32, i128, i64, ptr, i64, i8, i8, i8, i8, i8, ptr, i64, i32, %union.anon.12, %union.anon.13, %union.anon.14, ptr, i32, ptr, ptr, i8 }
%union.anon.12 = type { %struct.QTailQLink }
%union.anon.13 = type { %struct.QTailQLink }
%union.anon.14 = type { %struct.QTailQLink }
%struct.anon = type { i64, i64 }
%struct.anon.8 = type { i16, i16 }
%struct.IGB_TxRing_st = type { ptr, ptr }
%union.e1000_adv_tx_desc = type { %struct.anon.15 }
%struct.anon.15 = type { i64, i32, i32 }
%struct.anon.16 = type { i64, i32, i32 }
%struct.IGBTxPktVmdqCallbackContext = type { ptr, ptr }

@igb_macreg_writeops = internal constant [17872 x ptr] [ptr @igb_set_ctrl, ptr @igb_set_ctrl, ptr @igb_set_status, ptr null, ptr @igb_set_eecd, ptr @igb_set_eerd, ptr @igb_set_ctrlext, ptr @igb_mac_writereg, ptr @igb_set_mdic, ptr null, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr @igb_set_16bit, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_icr, ptr null, ptr @igb_set_ics, ptr null, ptr @igb_set_ims, ptr null, ptr @igb_set_imc, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_rx_control, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr @igb_set_pfmailbox, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr @igb_set_vfmailbox, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_w1c, ptr @igb_mac_writereg, ptr @igb_w1c, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_set_eics, ptr @igb_set_eims, ptr @igb_set_eimc, ptr @igb_set_eiac, ptr @igb_set_eiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_eicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr @igb_set_eitr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_fcrtl, ptr null, ptr @igb_set_fcrth, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_16bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr @igb_set_13bit, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_rxcsum, ptr @igb_mac_writereg, ptr @igb_set_rfctl, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_setmacaddr, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_set_gcr, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_set_pbaclr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr @igb_set_4bit, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_timinca, ptr @igb_mac_writereg, ptr @igb_set_timadjh, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr @igb_mac_writereg, ptr @igb_set_16bit, ptr null, ptr @igb_set_rdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_set_dbal, ptr @igb_mac_writereg, ptr @igb_set_dlen, ptr null, ptr @igb_set_16bit, ptr @igb_mac_writereg, ptr @igb_set_tdt, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtctrl, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteics, ptr @igb_set_vteims, ptr @igb_set_vteimc, ptr @igb_set_vteiac, ptr @igb_set_vteiam, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vteicr, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_set_vtivar, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg, ptr @igb_mac_writereg], align 16
@igb_macreg_readops = internal constant [17872 x ptr] [ptr @igb_get_ctrl, ptr null, ptr @igb_get_status, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_icr_read, ptr null, ptr @igb_mac_ics_read, ptr null, ptr @igb_mac_ims_read, ptr null, ptr @igb_mac_ims_read, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr @igb_mac_vfmailbox_read, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr @igb_mac_eitr_read, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_read_clr8, ptr @igb_mac_readreg, ptr @igb_mac_read_clr8, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_read_clr4, ptr @igb_mac_readreg, ptr @igb_mac_read_clr4, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_read_clr8, ptr @igb_mac_readreg, ptr @igb_mac_read_clr8, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr @igb_mac_read_clr4, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_swsm_read, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_get_systiml, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_get_txstmph, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_get_rxsatrh, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr null, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr null, ptr @igb_mac_readreg, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_read_clr4, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg, ptr @igb_mac_readreg], align 16
@trace_events_enabled_count = external global i32, align 4
@_TRACE_E1000E_RX_START_RECV_DSTATE = external global i16, align 2
@message_with_timestamp = external global i8, align 1
@.str = private unnamed_addr constant [36 x i8] c"%d@%zu.%06zu:e1000e_rx_start_recv \0A\00", align 1
@.str.1 = private unnamed_addr constant [23 x i8] c"e1000e_rx_start_recv \0A\00", align 1
@qemu_loglevel = external global i32, align 4
@igb_rx_ring_init.i = internal constant [16 x %struct.E1000ERingInfo] [%struct.E1000ERingInfo { i32 12289, i32 12288, i32 12290, i32 12292, i32 12294, i32 0 }, %struct.E1000ERingInfo { i32 12305, i32 12304, i32 12306, i32 12308, i32 12310, i32 1 }, %struct.E1000ERingInfo { i32 12321, i32 12320, i32 12322, i32 12324, i32 12326, i32 2 }, %struct.E1000ERingInfo { i32 12337, i32 12336, i32 12338, i32 12340, i32 12342, i32 3 }, %struct.E1000ERingInfo { i32 12353, i32 12352, i32 12354, i32 12356, i32 12358, i32 4 }, %struct.E1000ERingInfo { i32 12369, i32 12368, i32 12370, i32 12372, i32 12374, i32 5 }, %struct.E1000ERingInfo { i32 12385, i32 12384, i32 12386, i32 12388, i32 12390, i32 6 }, %struct.E1000ERingInfo { i32 12401, i32 12400, i32 12402, i32 12404, i32 12406, i32 7 }, %struct.E1000ERingInfo { i32 12417, i32 12416, i32 12418, i32 12420, i32 12422, i32 8 }, %struct.E1000ERingInfo { i32 12433, i32 12432, i32 12434, i32 12436, i32 12438, i32 9 }, %struct.E1000ERingInfo { i32 12449, i32 12448, i32 12450, i32 12452, i32 12454, i32 10 }, %struct.E1000ERingInfo { i32 12465, i32 12464, i32 12466, i32 12468, i32 12470, i32 11 }, %struct.E1000ERingInfo { i32 12481, i32 12480, i32 12482, i32 12484, i32 12486, i32 12 }, %struct.E1000ERingInfo { i32 12497, i32 12496, i32 12498, i32 12500, i32 12502, i32 13 }, %struct.E1000ERingInfo { i32 12513, i32 12512, i32 12514, i32 12516, i32 12518, i32 14 }, %struct.E1000ERingInfo { i32 12529, i32 12528, i32 12530, i32 12532, i32 12534, i32 15 }], align 16
@.str.2 = private unnamed_addr constant [20 x i8] c"idx < ARRAY_SIZE(i)\00", align 1
@.str.3 = private unnamed_addr constant [26 x i8] c"../qemu/hw/net/igb_core.c\00", align 1
@__PRETTY_FUNCTION__.igb_rx_ring_init = private unnamed_addr constant [55 x i8] c"void igb_rx_ring_init(IGBCore *, E1000E_RxRing *, int)\00", align 1
@__func__.igb_ring_free_descr_num = private unnamed_addr constant [24 x i8] c"igb_ring_free_descr_num\00", align 1
@_TRACE_E1000E_RING_FREE_SPACE_DSTATE = external global i16, align 2
@.str.4 = private unnamed_addr constant [71 x i8] c"%d@%zu.%06zu:e1000e_ring_free_space ring #%d: LEN: %u, DH: %u, DT: %u\0A\00", align 1
@.str.5 = private unnamed_addr constant [58 x i8] c"e1000e_ring_free_space ring #%d: LEN: %u, DH: %u, DT: %u\0A\00", align 1
@_TRACE_E1000E_RX_HAS_BUFFERS_DSTATE = external global i16, align 2
@.str.6 = private unnamed_addr constant [100 x i8] c"%d@%zu.%06zu:e1000e_rx_has_buffers ring #%d: free descr: %u, packet size %zu, descr buffer size %u\0A\00", align 1
@.str.7 = private unnamed_addr constant [87 x i8] c"e1000e_rx_has_buffers ring #%d: free descr: %u, packet size %zu, descr buffer size %u\0A\00", align 1
@_TRACE_E1000E_RX_CAN_RECV_DSTATE = external global i16, align 2
@.str.8 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_rx_can_recv Can receive\0A\00", align 1
@.str.9 = private unnamed_addr constant [32 x i8] c"e1000e_rx_can_recv Can receive\0A\00", align 1
@_TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE = external global i16, align 2
@.str.10 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:e1000e_rx_can_recv_rings_full Cannot receive: all rings are full\0A\00", align 1
@.str.11 = private unnamed_addr constant [66 x i8] c"e1000e_rx_can_recv_rings_full Cannot receive: all rings are full\0A\00", align 1
@_TRACE_E1000E_RX_RECEIVE_IOV_DSTATE = external global i16, align 2
@.str.12 = private unnamed_addr constant [68 x i8] c"%d@%zu.%06zu:e1000e_rx_receive_iov Received vector of %d fragments\0A\00", align 1
@.str.13 = private unnamed_addr constant [55 x i8] c"e1000e_rx_receive_iov Received vector of %d fragments\0A\00", align 1
@igb_receive_assign.ta_shift = internal constant [4 x i32] [i32 4, i32 3, i32 2, i32 0], align 16
@_TRACE_E1000X_RX_OVERSIZED_DSTATE = external global i16, align 2
@.str.14 = private unnamed_addr constant [95 x i8] c"%d@%zu.%06zu:e1000x_rx_oversized Received packet dropped because it was oversized (%zu bytes)\0A\00", align 1
@.str.15 = private unnamed_addr constant [82 x i8] c"e1000x_rx_oversized Received packet dropped because it was oversized (%zu bytes)\0A\00", align 1
@_TRACE_E1000E_RX_RSS_STARTED_DSTATE = external global i16, align 2
@.str.16 = private unnamed_addr constant [60 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_started Starting RSS processing\0A\00", align 1
@.str.17 = private unnamed_addr constant [47 x i8] c"e1000e_rx_rss_started Starting RSS processing\0A\00", align 1
@_TRACE_E1000E_RX_RSS_DISABLED_DSTATE = external global i16, align 2
@.str.18 = private unnamed_addr constant [53 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_disabled RSS is disabled\0A\00", align 1
@.str.19 = private unnamed_addr constant [40 x i8] c"e1000e_rx_rss_disabled RSS is disabled\0A\00", align 1
@.str.20 = private unnamed_addr constant [22 x i8] c"igb_rss_enabled(core)\00", align 1
@__PRETTY_FUNCTION__.igb_rss_get_hash_type = private unnamed_addr constant [61 x i8] c"uint32_t igb_rss_get_hash_type(IGBCore *, struct NetRxPkt *)\00", align 1
@_TRACE_E1000E_RX_RSS_IP4_DSTATE = external global i16, align 2
@.str.21 = private unnamed_addr constant [112 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip4 RSS IPv4: L4 header protocol %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d\0A\00", align 1
@.str.22 = private unnamed_addr constant [99 x i8] c"e1000e_rx_rss_ip4 RSS IPv4: L4 header protocol %d, mrqc 0x%X, tcpipv4 enabled %d, ipv4 enabled %d\0A\00", align 1
@_TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE = external global i16, align 2
@.str.23 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip6_rfctl RSS IPv6: rfctl 0x%X\0A\00", align 1
@.str.24 = private unnamed_addr constant [46 x i8] c"e1000e_rx_rss_ip6_rfctl RSS IPv6: rfctl 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_RSS_IP6_DSTATE = external global i16, align 2
@.str.25 = private unnamed_addr constant [215 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_ip6 RSS IPv6: ex_dis: %d, new_ex_dis: %d, L4 header protocol %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6ex enabled %d, ipv6ex enabled %d, ipv6 enabled %d\0A\00", align 1
@.str.26 = private unnamed_addr constant [202 x i8] c"e1000e_rx_rss_ip6 RSS IPv6: ex_dis: %d, new_ex_dis: %d, L4 header protocol %d, has_ext_headers %d, ex_dst_valid %d, ex_src_valid %d, mrqc 0x%X, tcpipv6ex enabled %d, ipv6ex enabled %d, ipv6 enabled %d\0A\00", align 1
@_TRACE_E1000E_RX_RSS_TYPE_DSTATE = external global i16, align 2
@.str.27 = private unnamed_addr constant [48 x i8] c"%d@%zu.%06zu:e1000e_rx_rss_type RSS type is %u\0A\00", align 1
@.str.28 = private unnamed_addr constant [35 x i8] c"e1000e_rx_rss_type RSS type is %u\0A\00", align 1
@__PRETTY_FUNCTION__.igb_rss_calc_hash = private unnamed_addr constant [75 x i8] c"uint32_t igb_rss_calc_hash(IGBCore *, struct NetRxPkt *, E1000E_RSSInfo *)\00", align 1
@.str.29 = private unnamed_addr constant [6 x i8] c"false\00", align 1
@_TRACE_E1000X_RX_FLT_UCAST_MATCH_DSTATE = external global i16, align 2
@.str.30 = private unnamed_addr constant [89 x i8] c"%d@%zu.%06zu:e1000x_rx_flt_ucast_match unicast match[%d]: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@.str.31 = private unnamed_addr constant [76 x i8] c"e1000x_rx_flt_ucast_match unicast match[%d]: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@_TRACE_E1000E_RX_FLT_DROPPED_DSTATE = external global i16, align 2
@.str.32 = private unnamed_addr constant [73 x i8] c"%d@%zu.%06zu:e1000e_rx_flt_dropped Received packet dropped by RX filter\0A\00", align 1
@.str.33 = private unnamed_addr constant [60 x i8] c"e1000e_rx_flt_dropped Received packet dropped by RX filter\0A\00", align 1
@_TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE = external global i16, align 2
@.str.34 = private unnamed_addr constant [93 x i8] c"%d@%zu.%06zu:e1000e_rx_not_written_to_guest Received packet NOT written to guest (queue %d)\0A\00", align 1
@.str.35 = private unnamed_addr constant [80 x i8] c"e1000e_rx_not_written_to_guest Received packet NOT written to guest (queue %d)\0A\00", align 1
@_TRACE_E1000E_RX_DESCR_DSTATE = external global i16, align 2
@.str.36 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_rx_descr Next RX descriptor: ring #%d, PA: 0x%lx, length: %u\0A\00", align 1
@.str.37 = private unnamed_addr constant [69 x i8] c"e1000e_rx_descr Next RX descriptor: ring #%d, PA: 0x%lx, length: %u\0A\00", align 1
@_TRACE_IGB_WRN_RX_DESC_MODES_NOT_SUPP_DSTATE = external global i16, align 2
@.str.38 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:igb_wrn_rx_desc_modes_not_supp Not supported descriptor type: %d\0A\00", align 1
@.str.39 = private unnamed_addr constant [66 x i8] c"igb_wrn_rx_desc_modes_not_supp Not supported descriptor type: %d\0A\00", align 1
@_TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE = external global i16, align 2
@.str.40 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:e1000e_rx_null_descriptor Null RX descriptor!!\0A\00", align 1
@.str.41 = private unnamed_addr constant [48 x i8] c"e1000e_rx_null_descriptor Null RX descriptor!!\0A\00", align 1
@.str.42 = private unnamed_addr constant [75 x i8] c"data_len <= pdma_st->rx_desc_header_buf_size - pdma_st->bastate.written[0]\00", align 1
@__PRETTY_FUNCTION__.igb_write_hdr_frag_to_rx_buffers = private unnamed_addr constant [111 x i8] c"void igb_write_hdr_frag_to_rx_buffers(IGBCore *, PCIDevice *, IGBPacketRxDMAState *, const char *, dma_addr_t)\00", align 1
@igb_write_payload_to_rx_buffers.fcs_pad = internal constant i32 0, align 4
@.str.43 = private unnamed_addr constant [46 x i8] c"pdma_st->bastate.cur_idx < IGB_MAX_PS_BUFFERS\00", align 1
@__PRETTY_FUNCTION__.igb_write_payload_frag_to_rx_buffers = private unnamed_addr constant [115 x i8] c"void igb_write_payload_frag_to_rx_buffers(IGBCore *, PCIDevice *, IGBPacketRxDMAState *, const char *, dma_addr_t)\00", align 1
@_TRACE_IGB_RX_DESC_BUFF_WRITE_DSTATE = external global i16, align 2
@.str.44 = private unnamed_addr constant [94 x i8] c"%d@%zu.%06zu:igb_rx_desc_buff_write buffer %u, addr: 0x%lx, offset: %u, from: %p, length: %u\0A\00", align 1
@.str.45 = private unnamed_addr constant [81 x i8] c"igb_rx_desc_buff_write buffer %u, addr: 0x%lx, offset: %u, from: %p, length: %u\0A\00", align 1
@.str.46 = private unnamed_addr constant [19 x i8] c"!rss_info->enabled\00", align 1
@__PRETTY_FUNCTION__.igb_write_lgcy_rx_descr = private unnamed_addr constant [117 x i8] c"void igb_write_lgcy_rx_descr(IGBCore *, struct e1000_rx_desc *, struct NetRxPkt *, const E1000E_RSSInfo *, uint16_t)\00", align 1
@_TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE = external global i16, align 2
@.str.47 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_protocols protocols: ip4: %d, ip6: %d, l4hdr: %d\0A\00", align 1
@.str.48 = private unnamed_addr constant [69 x i8] c"e1000e_rx_metadata_protocols protocols: ip4: %d, ip6: %d, l4hdr: %d\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_VLAN_DSTATE = external global i16, align 2
@.str.49 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_vlan VLAN tag is 0x%X\0A\00", align 1
@.str.50 = private unnamed_addr constant [42 x i8] c"e1000e_rx_metadata_vlan VLAN tag is 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE = external global i16, align 2
@.str.51 = private unnamed_addr constant [90 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_ipv6_sum_disabled IPv6 RX checksummimg disabled by RFCTL\0A\00", align 1
@.str.52 = private unnamed_addr constant [77 x i8] c"e1000e_rx_metadata_ipv6_sum_disabled IPv6 RX checksummimg disabled by RFCTL\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE = external global i16, align 2
@.str.53 = private unnamed_addr constant [97 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_virthdr_no_csum_info virt-header does not contain checksum info\0A\00", align 1
@.str.54 = private unnamed_addr constant [84 x i8] c"e1000e_rx_metadata_virthdr_no_csum_info virt-header does not contain checksum info\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE = external global i16, align 2
@.str.55 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l3_csum_validation_failed Cannot validate L3 checksum\0A\00", align 1
@.str.56 = private unnamed_addr constant [74 x i8] c"e1000e_rx_metadata_l3_csum_validation_failed Cannot validate L3 checksum\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE = external global i16, align 2
@.str.57 = private unnamed_addr constant [69 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l3_cso_disabled IP4 CSO is disabled\0A\00", align 1
@.str.58 = private unnamed_addr constant [56 x i8] c"e1000e_rx_metadata_l3_cso_disabled IP4 CSO is disabled\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE = external global i16, align 2
@.str.59 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l4_csum_validation_failed Cannot validate L4 checksum\0A\00", align 1
@.str.60 = private unnamed_addr constant [74 x i8] c"e1000e_rx_metadata_l4_csum_validation_failed Cannot validate L4 checksum\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE = external global i16, align 2
@.str.61 = private unnamed_addr constant [73 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_l4_cso_disabled TCP/UDP CSO is disabled\0A\00", align 1
@.str.62 = private unnamed_addr constant [60 x i8] c"e1000e_rx_metadata_l4_cso_disabled TCP/UDP CSO is disabled\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE = external global i16, align 2
@.str.63 = private unnamed_addr constant [67 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_status_flags status_flags is 0x%X\0A\00", align 1
@.str.64 = private unnamed_addr constant [54 x i8] c"e1000e_rx_metadata_status_flags status_flags is 0x%X\0A\00", align 1
@_TRACE_IGB_RX_METADATA_RSS_DSTATE = external global i16, align 2
@.str.65 = private unnamed_addr constant [74 x i8] c"%d@%zu.%06zu:igb_rx_metadata_rss RSS data: rss: 0x%X, rss_pkt_type: 0x%X\0A\00", align 1
@.str.66 = private unnamed_addr constant [61 x i8] c"igb_rx_metadata_rss RSS data: rss: 0x%X, rss_pkt_type: 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_IP_ID_DSTATE = external global i16, align 2
@.str.67 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_ip_id the IPv4 ID is 0x%X\0A\00", align 1
@.str.68 = private unnamed_addr constant [46 x i8] c"e1000e_rx_metadata_ip_id the IPv4 ID is 0x%X\0A\00", align 1
@_TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE = external global i16, align 2
@.str.69 = private unnamed_addr constant [64 x i8] c"%d@%zu.%06zu:e1000e_rx_metadata_pkt_type the packet type is %u\0A\00", align 1
@.str.70 = private unnamed_addr constant [51 x i8] c"e1000e_rx_metadata_pkt_type the packet type is %u\0A\00", align 1
@_TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE = external global i16, align 2
@.str.71 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_rx_written_to_guest Received packet written to guest (queue %d)\0A\00", align 1
@.str.72 = private unnamed_addr constant [72 x i8] c"e1000e_rx_written_to_guest Received packet written to guest (queue %d)\0A\00", align 1
@_TRACE_E1000E_RX_INTERRUPT_SET_DSTATE = external global i16, align 2
@.str.73 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_rx_interrupt_set Receive interrupt set (ICR causes %u)\0A\00", align 1
@.str.74 = private unnamed_addr constant [63 x i8] c"e1000e_rx_interrupt_set Receive interrupt set (ICR causes %u)\0A\00", align 1
@_TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE = external global i16, align 2
@.str.75 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:e1000e_link_status_changed New link status: %d\0A\00", align 1
@.str.76 = private unnamed_addr constant [48 x i8] c"e1000e_link_status_changed New link status: %d\0A\00", align 1
@_TRACE_E1000E_IRQ_SET_DSTATE = external global i16, align 2
@.str.77 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_irq_set Setting interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@.str.78 = private unnamed_addr constant [63 x i8] c"e1000e_irq_set Setting interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE = external global i16, align 2
@.str.79 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_irq_postponed_by_xitr Interrupt postponed by [E]ITR register 0x%x\0A\00", align 1
@.str.80 = private unnamed_addr constant [74 x i8] c"e1000e_irq_postponed_by_xitr Interrupt postponed by [E]ITR register 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_REARM_TIMER_DSTATE = external global i16, align 2
@.str.81 = private unnamed_addr constant [92 x i8] c"%d@%zu.%06zu:e1000e_irq_rearm_timer Mitigation timer armed for register 0x%X, delay %ld ns\0A\00", align 1
@.str.82 = private unnamed_addr constant [79 x i8] c"e1000e_irq_rearm_timer Mitigation timer armed for register 0x%X, delay %ld ns\0A\00", align 1
@.str.83 = private unnamed_addr constant [4 x i8] c"dev\00", align 1
@__PRETTY_FUNCTION__.igb_msix_notify = private unnamed_addr constant [46 x i8] c"void igb_msix_notify(IGBCore *, unsigned int)\00", align 1
@.str.84 = private unnamed_addr constant [44 x i8] c"igb: Tried to use vector unavailable for PF\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE = external global i16, align 2
@.str.85 = private unnamed_addr constant [93 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_eiac Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X\0A\00", align 1
@.str.86 = private unnamed_addr constant [80 x i8] c"e1000e_irq_icr_clear_eiac Clearing ICR bits due to EIAC, ICR: 0x%X, EIAC: 0x%X\0A\00", align 1
@_TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE = external global i16, align 2
@.str.87 = private unnamed_addr constant [71 x i8] c"%d@%zu.%06zu:e1000e_irq_fix_icr_asserted ICR_ASSERTED bit fixed: 0x%x\0A\00", align 1
@.str.88 = private unnamed_addr constant [58 x i8] c"e1000e_irq_fix_icr_asserted ICR_ASSERTED bit fixed: 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE = external global i16, align 2
@.str.89 = private unnamed_addr constant [66 x i8] c"%d@%zu.%06zu:e1000e_irq_msix_notify_vec MSI-X notify vector 0x%x\0A\00", align 1
@.str.90 = private unnamed_addr constant [53 x i8] c"e1000e_irq_msix_notify_vec MSI-X notify vector 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE = external global i16, align 2
@.str.91 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_msi_notify MSI notify 0x%x\0A\00", align 1
@.str.92 = private unnamed_addr constant [39 x i8] c"e1000e_irq_msi_notify MSI notify 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE = external global i16, align 2
@.str.93 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_irq_legacy_notify IRQ line state: %d\0A\00", align 1
@.str.94 = private unnamed_addr constant [45 x i8] c"e1000e_irq_legacy_notify IRQ line state: %d\0A\00", align 1
@_TRACE_IGB_CORE_VF_RESET_DSTATE = external global i16, align 2
@.str.95 = private unnamed_addr constant [37 x i8] c"%d@%zu.%06zu:igb_core_vf_reset VF%d\0A\00", align 1
@.str.96 = private unnamed_addr constant [24 x i8] c"igb_core_vf_reset VF%d\0A\00", align 1
@mac_reg_access = internal constant <{ [8199 x i16], [24569 x i16] }> <{ [8199 x i16] [i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 1, i16 0, i16 0, i16 1, i16 1, i16 1, i16 0, i16 0, i16 0, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 5360, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 2046, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 5120, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 9728, i16 9728, i16 9728, i16 9728, i16 9728, i16 9728, i16 9728, i16 0, i16 0, i16 0, i16 9728, i16 0, i16 9728, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 9680, i16 9680, i16 9680, i16 9680, i16 9680, i16 9680, i16 9680, i16 0, i16 0, i16 0, i16 9680, i16 0, i16 9680, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 9632, i16 9632, i16 9632, i16 9632, i16 9632, i16 9632, i16 9632, i16 0, i16 0, i16 0, i16 9632, i16 0, i16 9632, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 9584, i16 9584, i16 9584, i16 9584, i16 9584, i16 9584, i16 9584, i16 0, i16 0, i16 0, i16 9584, i16 0, i16 9584, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 10752, i16 10752, i16 10752, i16 0, i16 10752, i16 10752, i16 10752, i16 0, i16 0, i16 0, i16 10752, i16 0, i16 0, i16 0, i16 10752, i16 10752, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 10704, i16 10704, i16 10704, i16 0, i16 10704, i16 10704, i16 10704, i16 0, i16 0, i16 0, i16 10704, i16 0, i16 0, i16 0, i16 10704, i16 10704, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 10656, i16 10656, i16 10656, i16 0, i16 10656, i16 10656, i16 10656, i16 0, i16 0, i16 0, i16 10656, i16 0, i16 0, i16 0, i16 10656, i16 10656, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 10608, i16 10608, i16 10608, i16 0, i16 10608, i16 10704, i16 10608, i16 0, i16 0, i16 0, i16 10608, i16 0, i16 0, i16 0, i16 10608, i16 10608, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 1, i16 1, i16 1, i16 1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 -5884, i16 0, i16 -5884, i16 0, i16 -4864, i16 0, i16 -4864], [24569 x i16] zeroinitializer }>, align 16
@_TRACE_E1000E_CORE_CTRL_WRITE_DSTATE = external global i16, align 2
@.str.98 = private unnamed_addr constant [76 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_write Write CTRL register 0x%lx, value: 0x%X\0A\00", align 1
@.str.99 = private unnamed_addr constant [63 x i8] c"e1000e_core_ctrl_write Write CTRL register 0x%lx, value: 0x%X\0A\00", align 1
@_TRACE_E1000E_LINK_SET_PARAMS_DSTATE = external global i16, align 2
@.str.100 = private unnamed_addr constant [155 x i8] c"%d@%zu.%06zu:e1000e_link_set_params Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@.str.101 = private unnamed_addr constant [142 x i8] c"e1000e_link_set_params Set link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@_TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE = external global i16, align 2
@.str.102 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_sw_reset Doing SW reset\0A\00", align 1
@.str.103 = private unnamed_addr constant [42 x i8] c"e1000e_core_ctrl_sw_reset Doing SW reset\0A\00", align 1
@_TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE = external global i16, align 2
@.str.104 = private unnamed_addr constant [57 x i8] c"%d@%zu.%06zu:e1000e_core_ctrl_phy_reset Doing PHY reset\0A\00", align 1
@.str.105 = private unnamed_addr constant [44 x i8] c"e1000e_core_ctrl_phy_reset Doing PHY reset\0A\00", align 1
@igb_set_eecd.ro_bits = internal constant i32 31488, align 4
@_TRACE_IGB_LINK_SET_EXT_PARAMS_DSTATE = external global i16, align 2
@.str.106 = private unnamed_addr constant [122 x i8] c"%d@%zu.%06zu:igb_link_set_ext_params Set extended link params: ASD check: %d, Speed select bypass: %d, PF reset done: %d\0A\00", align 1
@.str.107 = private unnamed_addr constant [109 x i8] c"igb_link_set_ext_params Set extended link params: ASD check: %d, Speed select bypass: %d, PF reset done: %d\0A\00", align 1
@igb_phy_regcap = internal constant [32 x i8] c"\03\01\01\01\03\01\01\03\01\03\01\00\00\00\00\01\03\01\03\01\00\00\00\00\00\03\00\00\00\00\00\02", align 16
@_TRACE_IGB_CORE_MDIC_READ_UNHANDLED_DSTATE = external global i16, align 2
@.str.108 = private unnamed_addr constant [72 x i8] c"%d@%zu.%06zu:igb_core_mdic_read_unhandled MDIC READ: PHY[%u] UNHANDLED\0A\00", align 1
@.str.109 = private unnamed_addr constant [59 x i8] c"igb_core_mdic_read_unhandled MDIC READ: PHY[%u] UNHANDLED\0A\00", align 1
@_TRACE_IGB_CORE_MDIC_READ_DSTATE = external global i16, align 2
@.str.110 = private unnamed_addr constant [59 x i8] c"%d@%zu.%06zu:igb_core_mdic_read MDIC READ: PHY[%u] = 0x%x\0A\00", align 1
@.str.111 = private unnamed_addr constant [46 x i8] c"igb_core_mdic_read MDIC READ: PHY[%u] = 0x%x\0A\00", align 1
@_TRACE_IGB_CORE_MDIC_WRITE_UNHANDLED_DSTATE = external global i16, align 2
@.str.112 = private unnamed_addr constant [74 x i8] c"%d@%zu.%06zu:igb_core_mdic_write_unhandled MDIC WRITE: PHY[%u] UNHANDLED\0A\00", align 1
@.str.113 = private unnamed_addr constant [61 x i8] c"igb_core_mdic_write_unhandled MDIC WRITE: PHY[%u] UNHANDLED\0A\00", align 1
@_TRACE_IGB_CORE_MDIC_WRITE_DSTATE = external global i16, align 2
@.str.114 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_core_mdic_write MDIC WRITE: PHY[%u] = 0x%x\0A\00", align 1
@.str.115 = private unnamed_addr constant [48 x i8] c"igb_core_mdic_write MDIC WRITE: PHY[%u] = 0x%x\0A\00", align 1
@.str.116 = private unnamed_addr constant [28 x i8] c"addr <= MAX_PHY_REG_ADDRESS\00", align 1
@__PRETTY_FUNCTION__.igb_phy_reg_write = private unnamed_addr constant [54 x i8] c"void igb_phy_reg_write(IGBCore *, uint32_t, uint16_t)\00", align 1
@_TRACE_E1000E_IRQ_CLEAR_DSTATE = external global i16, align 2
@.str.117 = private unnamed_addr constant [79 x i8] c"%d@%zu.%06zu:e1000e_irq_clear Clearing interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@.str.118 = private unnamed_addr constant [66 x i8] c"e1000e_irq_clear Clearing interrupt register 0x%x: 0x%x --> 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE = external global i16, align 2
@.str.119 = private unnamed_addr constant [85 x i8] c"%d@%zu.%06zu:e1000e_irq_pending_interrupts ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)\0A\00", align 1
@.str.120 = private unnamed_addr constant [72 x i8] c"e1000e_irq_pending_interrupts ICR PENDING: 0x%x (ICR: 0x%x, IMS: 0x%x)\0A\00", align 1
@_TRACE_E1000E_IRQ_WRITE_ICS_DSTATE = external global i16, align 2
@.str.121 = private unnamed_addr constant [56 x i8] c"%d@%zu.%06zu:e1000e_irq_write_ics Adding ICR bits 0x%x\0A\00", align 1
@.str.122 = private unnamed_addr constant [43 x i8] c"e1000e_irq_write_ics Adding ICR bits 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE = external global i16, align 2
@.str.123 = private unnamed_addr constant [83 x i8] c"%d@%zu.%06zu:e1000e_irq_ims_clear_set_imc Clearing IMS bits due to IMC write 0x%x\0A\00", align 1
@.str.124 = private unnamed_addr constant [70 x i8] c"e1000e_irq_ims_clear_set_imc Clearing IMS bits due to IMC write 0x%x\0A\00", align 1
@.str.125 = private unnamed_addr constant [46 x i8] c"igb: RCTL.DTYP must be zero for compatibility\00", align 1
@_TRACE_E1000E_RX_SET_RCTL_DSTATE = external global i16, align 2
@.str.126 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rctl RCTL = 0x%x\0A\00", align 1
@.str.127 = private unnamed_addr constant [32 x i8] c"e1000e_rx_set_rctl RCTL = 0x%x\0A\00", align 1
@_TRACE_E1000E_RX_DESC_LEN_DSTATE = external global i16, align 2
@.str.128 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_rx_desc_len RX descriptor length: %u\0A\00", align 1
@.str.129 = private unnamed_addr constant [45 x i8] c"e1000e_rx_desc_len RX descriptor length: %u\0A\00", align 1
@_TRACE_IGB_SET_PFMAILBOX_DSTATE = external global i16, align 2
@.str.130 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:igb_set_pfmailbox PFMailbox[%d]: 0x%x\0A\00", align 1
@.str.131 = private unnamed_addr constant [39 x i8] c"igb_set_pfmailbox PFMailbox[%d]: 0x%x\0A\00", align 1
@_TRACE_IGB_SET_VFMAILBOX_DSTATE = external global i16, align 2
@.str.132 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:igb_set_vfmailbox VFMailbox[%d]: 0x%x\0A\00", align 1
@.str.133 = private unnamed_addr constant [39 x i8] c"igb_set_vfmailbox VFMailbox[%d]: 0x%x\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EICS_DSTATE = external global i16, align 2
@.str.134 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eics Update EICS: 0x%x MSI-X: %d\0A\00", align 1
@.str.135 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eics Update EICS: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EIMS_DSTATE = external global i16, align 2
@.str.136 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eims Update EIMS: 0x%x MSI-X: %d\0A\00", align 1
@.str.137 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eims Update EIMS: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EIMC_DSTATE = external global i16, align 2
@.str.138 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eimc Update EIMC: 0x%x MSI-X: %d\0A\00", align 1
@.str.139 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eimc Update EIMC: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EIAC_DSTATE = external global i16, align 2
@.str.140 = private unnamed_addr constant [51 x i8] c"%d@%zu.%06zu:igb_irq_write_eiac Update EIAC: 0x%x\0A\00", align 1
@.str.141 = private unnamed_addr constant [38 x i8] c"igb_irq_write_eiac Update EIAC: 0x%x\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EIAM_DSTATE = external global i16, align 2
@.str.142 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eiam Update EIAM: 0x%x MSI-X: %d\0A\00", align 1
@.str.143 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eiam Update EIAM: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_WRITE_EICR_DSTATE = external global i16, align 2
@.str.144 = private unnamed_addr constant [61 x i8] c"%d@%zu.%06zu:igb_irq_write_eicr Update EICR: 0x%x MSI-X: %d\0A\00", align 1
@.str.145 = private unnamed_addr constant [48 x i8] c"igb_irq_write_eicr Update EICR: 0x%x MSI-X: %d\0A\00", align 1
@_TRACE_IGB_IRQ_EITR_SET_DSTATE = external global i16, align 2
@.str.146 = private unnamed_addr constant [47 x i8] c"%d@%zu.%06zu:igb_irq_eitr_set EITR[%u] = 0x%x\0A\00", align 1
@.str.147 = private unnamed_addr constant [34 x i8] c"igb_irq_eitr_set EITR[%u] = 0x%x\0A\00", align 1
@_TRACE_E1000E_RX_SET_RFCTL_DSTATE = external global i16, align 2
@.str.148 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rfctl Setting RFCTL = 0x%X\0A\00", align 1
@.str.149 = private unnamed_addr constant [42 x i8] c"e1000e_rx_set_rfctl Setting RFCTL = 0x%X\0A\00", align 1
@_TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE = external global i16, align 2
@.str.150 = private unnamed_addr constant [120 x i8] c"%d@%zu.%06zu:e1000e_wrn_iscsi_filtering_not_supported WARNING: Guest requested iSCSI filtering  which is not supported\0A\00", align 1
@.str.151 = private unnamed_addr constant [107 x i8] c"e1000e_wrn_iscsi_filtering_not_supported WARNING: Guest requested iSCSI filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE = external global i16, align 2
@.str.152 = private unnamed_addr constant [123 x i8] c"%d@%zu.%06zu:e1000e_wrn_nfsw_filtering_not_supported WARNING: Guest requested NFS write filtering  which is not supported\0A\00", align 1
@.str.153 = private unnamed_addr constant [110 x i8] c"e1000e_wrn_nfsw_filtering_not_supported WARNING: Guest requested NFS write filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE = external global i16, align 2
@.str.154 = private unnamed_addr constant [122 x i8] c"%d@%zu.%06zu:e1000e_wrn_nfsr_filtering_not_supported WARNING: Guest requested NFS read filtering  which is not supported\0A\00", align 1
@.str.155 = private unnamed_addr constant [109 x i8] c"e1000e_wrn_nfsr_filtering_not_supported WARNING: Guest requested NFS read filtering  which is not supported\0A\00", align 1
@_TRACE_E1000E_MAC_SET_SW_DSTATE = external global i16, align 2
@.str.156 = private unnamed_addr constant [74 x i8] c"%d@%zu.%06zu:e1000e_mac_set_sw Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@.str.157 = private unnamed_addr constant [61 x i8] c"e1000e_mac_set_sw Set SW MAC: %02x:%02x:%02x:%02x:%02x:%02x\0A\00", align 1
@_TRACE_E1000E_RX_SET_RDT_DSTATE = external global i16, align 2
@.str.158 = private unnamed_addr constant [53 x i8] c"%d@%zu.%06zu:e1000e_rx_set_rdt Setting RDT[%d] = %u\0A\00", align 1
@.str.159 = private unnamed_addr constant [40 x i8] c"e1000e_rx_set_rdt Setting RDT[%d] = %u\0A\00", align 1
@igb_tx_ring_init.i = internal constant [16 x %struct.E1000ERingInfo] [%struct.E1000ERingInfo { i32 14337, i32 14336, i32 14338, i32 14340, i32 14342, i32 0 }, %struct.E1000ERingInfo { i32 14353, i32 14352, i32 14354, i32 14356, i32 14358, i32 1 }, %struct.E1000ERingInfo { i32 14369, i32 14368, i32 14370, i32 14372, i32 14374, i32 2 }, %struct.E1000ERingInfo { i32 14385, i32 14384, i32 14386, i32 14388, i32 14390, i32 3 }, %struct.E1000ERingInfo { i32 14401, i32 14400, i32 14402, i32 14404, i32 14406, i32 4 }, %struct.E1000ERingInfo { i32 14417, i32 14416, i32 14418, i32 14420, i32 14422, i32 5 }, %struct.E1000ERingInfo { i32 14433, i32 14432, i32 14434, i32 14436, i32 14438, i32 6 }, %struct.E1000ERingInfo { i32 14449, i32 14448, i32 14450, i32 14452, i32 14454, i32 7 }, %struct.E1000ERingInfo { i32 14465, i32 14464, i32 14466, i32 14468, i32 14470, i32 8 }, %struct.E1000ERingInfo { i32 14481, i32 14480, i32 14482, i32 14484, i32 14486, i32 9 }, %struct.E1000ERingInfo { i32 14497, i32 14496, i32 14498, i32 14500, i32 14502, i32 10 }, %struct.E1000ERingInfo { i32 14513, i32 14512, i32 14514, i32 14516, i32 14518, i32 11 }, %struct.E1000ERingInfo { i32 14529, i32 14528, i32 14530, i32 14532, i32 14534, i32 12 }, %struct.E1000ERingInfo { i32 14545, i32 14544, i32 14546, i32 14548, i32 14550, i32 13 }, %struct.E1000ERingInfo { i32 14561, i32 14560, i32 14562, i32 14564, i32 14566, i32 14 }, %struct.E1000ERingInfo { i32 14577, i32 14576, i32 14578, i32 14580, i32 14582, i32 15 }], align 16
@__PRETTY_FUNCTION__.igb_tx_ring_init = private unnamed_addr constant [52 x i8] c"void igb_tx_ring_init(IGBCore *, IGB_TxRing *, int)\00", align 1
@_TRACE_E1000E_TX_DISABLED_DSTATE = external global i16, align 2
@.str.160 = private unnamed_addr constant [45 x i8] c"%d@%zu.%06zu:e1000e_tx_disabled TX Disabled\0A\00", align 1
@.str.161 = private unnamed_addr constant [32 x i8] c"e1000e_tx_disabled TX Disabled\0A\00", align 1
@_TRACE_E1000E_TX_DESCR_DSTATE = external global i16, align 2
@.str.162 = private unnamed_addr constant [41 x i8] c"%d@%zu.%06zu:e1000e_tx_descr %p : %x %x\0A\00", align 1
@.str.163 = private unnamed_addr constant [28 x i8] c"e1000e_tx_descr %p : %x %x\0A\00", align 1
@igb_on_tx_done_update_stats.PTCregs = internal constant [6 x i32] [i32 4150, i32 4151, i32 4152, i32 4153, i32 4154, i32 4155], align 16
@__func__.igb_on_tx_done_update_stats = private unnamed_addr constant [28 x i8] c"igb_on_tx_done_update_stats\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE = external global i16, align 2
@.str.164 = private unnamed_addr constant [121 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_trivial WARNING: Writing to register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@.str.165 = private unnamed_addr constant [108 x i8] c"e1000e_wrn_regs_write_trivial WARNING: Writing to register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@_TRACE_E1000E_CORE_WRITE_DSTATE = external global i16, align 2
@.str.166 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_core_write Write to register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.167 = private unnamed_addr constant [69 x i8] c"e1000e_core_write Write to register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_LINK_READ_PARAMS_DSTATE = external global i16, align 2
@.str.168 = private unnamed_addr constant [156 x i8] c"%d@%zu.%06zu:e1000e_link_read_params Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@.str.169 = private unnamed_addr constant [143 x i8] c"e1000e_link_read_params Get link params: Autodetect: %d, Speed: %d, Force speed: %d, Force duplex: %d, RX flow control %d, TX flow control %d\0A\00", align 1
@_TRACE_IGB_IRQ_ICR_CLEAR_GPIE_NSICR_DSTATE = external global i16, align 2
@.str.170 = private unnamed_addr constant [90 x i8] c"%d@%zu.%06zu:igb_irq_icr_clear_gpie_nsicr Clearing ICR on read due to GPIE.NSICR enabled\0A\00", align 1
@.str.171 = private unnamed_addr constant [77 x i8] c"igb_irq_icr_clear_gpie_nsicr Clearing ICR on read due to GPIE.NSICR enabled\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE = external global i16, align 2
@.str.172 = private unnamed_addr constant [81 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_zero_ims Clearing ICR on read due to zero IMS\0A\00", align 1
@.str.173 = private unnamed_addr constant [68 x i8] c"e1000e_irq_icr_clear_zero_ims Clearing ICR on read due to zero IMS\0A\00", align 1
@_TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ_DSTATE = external global i16, align 2
@.str.174 = private unnamed_addr constant [94 x i8] c"%d@%zu.%06zu:e1000e_irq_icr_clear_nonmsix_icr_read Clearing ICR on read due to non MSI-X int\0A\00", align 1
@.str.175 = private unnamed_addr constant [81 x i8] c"e1000e_irq_icr_clear_nonmsix_icr_read Clearing ICR on read due to non MSI-X int\0A\00", align 1
@_TRACE_E1000E_IRQ_READ_ICS_DSTATE = external global i16, align 2
@.str.176 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_read_ics Current ICS: 0x%x\0A\00", align 1
@.str.177 = private unnamed_addr constant [39 x i8] c"e1000e_irq_read_ics Current ICS: 0x%x\0A\00", align 1
@_TRACE_E1000E_IRQ_READ_IMS_DSTATE = external global i16, align 2
@.str.178 = private unnamed_addr constant [52 x i8] c"%d@%zu.%06zu:e1000e_irq_read_ims Current IMS: 0x%x\0A\00", align 1
@.str.179 = private unnamed_addr constant [39 x i8] c"e1000e_irq_read_ims Current IMS: 0x%x\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE = external global i16, align 2
@.str.180 = private unnamed_addr constant [101 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_ro WARNING: Write to RO register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.181 = private unnamed_addr constant [88 x i8] c"e1000e_wrn_regs_write_ro WARNING: Write to RO register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE = external global i16, align 2
@.str.182 = private unnamed_addr constant [111 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_write_unknown WARNING: Write to unknown register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.183 = private unnamed_addr constant [98 x i8] c"e1000e_wrn_regs_write_unknown WARNING: Write to unknown register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE = external global i16, align 2
@.str.184 = private unnamed_addr constant [117 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_read_trivial WARNING: Reading register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@.str.185 = private unnamed_addr constant [104 x i8] c"e1000e_wrn_regs_read_trivial WARNING: Reading register at offset: 0x%05x. It is not fully implemented.\0A\00", align 1
@_TRACE_E1000E_CORE_READ_DSTATE = external global i16, align 2
@.str.186 = private unnamed_addr constant [82 x i8] c"%d@%zu.%06zu:e1000e_core_read Read from register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@.str.187 = private unnamed_addr constant [69 x i8] c"e1000e_core_read Read from register 0x%lx, %d byte(s), value: 0x%lx\0A\00", align 1
@_TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE = external global i16, align 2
@.str.188 = private unnamed_addr constant [97 x i8] c"%d@%zu.%06zu:e1000e_wrn_regs_read_unknown WARNING: Read from unknown register 0x%lx, %d byte(s)\0A\00", align 1
@.str.189 = private unnamed_addr constant [84 x i8] c"e1000e_wrn_regs_read_unknown WARNING: Read from unknown register 0x%lx, %d byte(s)\0A\00", align 1
@_TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE = external global i16, align 2
@.str.190 = private unnamed_addr constant [87 x i8] c"%d@%zu.%06zu:e1000e_irq_msix_notify_postponed_vec Sending MSI-X postponed by EITR[%d]\0A\00", align 1
@.str.191 = private unnamed_addr constant [74 x i8] c"e1000e_irq_msix_notify_postponed_vec Sending MSI-X postponed by EITR[%d]\0A\00", align 1
@_TRACE_E1000E_VM_STATE_RUNNING_DSTATE = external global i16, align 2
@.str.192 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_vm_state_running VM state is running\0A\00", align 1
@.str.193 = private unnamed_addr constant [45 x i8] c"e1000e_vm_state_running VM state is running\0A\00", align 1
@_TRACE_E1000E_VM_STATE_STOPPED_DSTATE = external global i16, align 2
@.str.194 = private unnamed_addr constant [58 x i8] c"%d@%zu.%06zu:e1000e_vm_state_stopped VM state is stopped\0A\00", align 1
@.str.195 = private unnamed_addr constant [45 x i8] c"e1000e_vm_state_stopped VM state is stopped\0A\00", align 1
@.str.196 = private unnamed_addr constant [11 x i8] c"pci-device\00", align 1
@.str.197 = private unnamed_addr constant [106 x i8] c"/home/dtcxzyw/WorkSpace/Projects/compilers/llvm-opt-benchmark/bench/qemu/qemu/include/hw/pci/pci_device.h\00", align 1
@__func__.PCI_DEVICE_GET_CLASS = private unnamed_addr constant [21 x i8] c"PCI_DEVICE_GET_CLASS\00", align 1
@_TRACE_E1000E_RX_SET_CSO_DSTATE = external global i16, align 2
@.str.198 = private unnamed_addr constant [55 x i8] c"%d@%zu.%06zu:e1000e_rx_set_cso RX CSO state set to %d\0A\00", align 1
@.str.199 = private unnamed_addr constant [42 x i8] c"e1000e_rx_set_cso RX CSO state set to %d\0A\00", align 1
@igb_phy_reg_init = internal constant [26 x i16] [i16 4416, i16 31053, i16 680, i16 913, i16 3553, i16 2016, i16 5, i16 8193, i16 0, i16 3840, i16 15360, i16 0, i16 0, i16 0, i16 0, i16 12288, i16 288, i16 -16384, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 141], align 16
@igb_mac_reg_init = internal constant [14582 x i32] [i32 1049097, i32 0, i32 -2147482624, i32 0, i32 4368, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -2130673408, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -1543241480, i32 67648, i32 0, i32 0, i32 6295560, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 64, i32 64, i32 64, i32 64, i32 64, i32 64, i32 64, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 255, i32 0, i32 255, i32 255, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 117867266, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -2147483648, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 40, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 68, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 768, i32 9728, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147473920, i32 -2147483648, i32 0, i32 0, i32 0, i32 109380096, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 33619968, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 65536, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 33554432, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 10752], align 16
@_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE = external global i16, align 2
@.str.200 = private unnamed_addr constant [83 x i8] c"%d@%zu.%06zu:e1000e_link_autoneg_flowctl Auto-negotiated flow control state is %d\0A\00", align 1
@.str.201 = private unnamed_addr constant [70 x i8] c"e1000e_link_autoneg_flowctl Auto-negotiated flow control state is %d\0A\00", align 1

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_start_recv(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  call void @trace_e1000e_rx_start_recv()
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %max_queue_num = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 8
  %2 = load i32, ptr %max_queue_num, align 4
  %cmp = icmp sle i32 %0, %2
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %3 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 13
  %4 = load ptr, ptr %owner_nic, align 8
  %5 = load i32, ptr %i, align 4
  %call = call ptr @qemu_get_subqueue(ptr noundef %4, i32 noundef %5)
  call void @qemu_flush_queued_packets(ptr noundef %call)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %6 = load i32, ptr %i, align 4
  %inc = add i32 %6, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !5

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_start_recv() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_start_recv()
  ret void
}

declare void @qemu_flush_queued_packets(ptr noundef) #1

declare ptr @qemu_get_subqueue(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local zeroext i1 @igb_can_receive(ptr noundef %core) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  %rxr = alloca %struct.E1000E_RxRing_st, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 14
  %1 = load ptr, ptr %owner, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %call = call zeroext i1 @e1000x_rx_ready(ptr noundef %1, ptr noundef %arraydecay)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end
  %3 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %3, 16
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %5 = load i32, ptr %i, align 4
  %mul = mul i32 %5, 16
  %add = add i32 12298, %mul
  %idxprom = sext i32 %add to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom
  %6 = load i32, ptr %arrayidx, align 4
  %and = and i32 %6, 33554432
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end3, label %if.then2

if.then2:                                         ; preds = %for.body
  br label %for.inc

if.end3:                                          ; preds = %for.body
  %7 = load ptr, ptr %core.addr, align 8
  %8 = load i32, ptr %i, align 4
  call void @igb_rx_ring_init(ptr noundef %7, ptr noundef %rxr, i32 noundef %8)
  %9 = load ptr, ptr %core.addr, align 8
  %i4 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %10 = load ptr, ptr %i4, align 8
  %call5 = call zeroext i1 @igb_ring_enabled(ptr noundef %9, ptr noundef %10)
  br i1 %call5, label %land.lhs.true, label %if.end9

land.lhs.true:                                    ; preds = %if.end3
  %11 = load ptr, ptr %core.addr, align 8
  %i6 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %12 = load ptr, ptr %i6, align 8
  %call7 = call zeroext i1 @igb_has_rxbufs(ptr noundef %11, ptr noundef %12, i64 noundef 1)
  br i1 %call7, label %if.then8, label %if.end9

if.then8:                                         ; preds = %land.lhs.true
  call void @trace_e1000e_rx_can_recv()
  store i1 true, ptr %retval, align 1
  br label %return

if.end9:                                          ; preds = %land.lhs.true, %if.end3
  br label %for.inc

for.inc:                                          ; preds = %if.end9, %if.then2
  %13 = load i32, ptr %i, align 4
  %inc = add i32 %13, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !7

for.end:                                          ; preds = %for.cond
  call void @trace_e1000e_rx_can_recv_rings_full()
  store i1 false, ptr %retval, align 1
  br label %return

return:                                           ; preds = %for.end, %if.then8, %if.then
  %14 = load i1, ptr %retval, align 1
  ret i1 %14
}

declare zeroext i1 @e1000x_rx_ready(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_rx_ring_init(ptr noundef %core, ptr noundef %rxr, i32 noundef %idx) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %rxr.addr = alloca ptr, align 8
  %idx.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %rxr, ptr %rxr.addr, align 8
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load i32, ptr %idx.addr, align 4
  %conv = sext i32 %0 to i64
  %cmp = icmp ult i64 %conv, 16
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.2, ptr noundef @.str.3, i32 noundef 842, ptr noundef @__PRETTY_FUNCTION__.igb_rx_ring_init) #11
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load i32, ptr %idx.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_rx_ring_init.i, i64 0, i64 %idxprom
  %2 = load ptr, ptr %rxr.addr, align 8
  %i = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %2, i32 0, i32 0
  store ptr %arrayidx, ptr %i, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_ring_enabled(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 2
  %2 = load i32, ptr %dlen, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %cmp = icmp ugt i32 %3, 0
  ret i1 %cmp
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_has_rxbufs(ptr noundef %core, ptr noundef %r, i64 noundef %total_size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %total_size.addr = alloca i64, align 8
  %bufs = alloca i32, align 4
  %bufsize = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  store i64 %total_size, ptr %total_size.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %r.addr, align 8
  %call = call i32 @igb_ring_free_descr_num(ptr noundef %0, ptr noundef %1)
  store i32 %call, ptr %bufs, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %3 = load ptr, ptr %r.addr, align 8
  %call1 = call i32 @igb_rxbufsize(ptr noundef %2, ptr noundef %3)
  store i32 %call1, ptr %bufsize, align 4
  %4 = load ptr, ptr %r.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %4, i32 0, i32 5
  %5 = load i32, ptr %idx, align 4
  %6 = load i32, ptr %bufs, align 4
  %7 = load i64, ptr %total_size.addr, align 8
  %8 = load i32, ptr %bufsize, align 4
  call void @trace_e1000e_rx_has_buffers(i32 noundef %5, i32 noundef %6, i64 noundef %7, i32 noundef %8)
  %9 = load i64, ptr %total_size.addr, align 8
  %10 = load i32, ptr %bufs, align 4
  %11 = load ptr, ptr %core.addr, align 8
  %rx_desc_len = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 3
  %12 = load i8, ptr %rx_desc_len, align 8
  %conv = zext i8 %12 to i32
  %div = sdiv i32 %conv, 16
  %div2 = udiv i32 %10, %div
  %13 = load i32, ptr %bufsize, align 4
  %mul = mul i32 %div2, %13
  %conv3 = zext i32 %mul to i64
  %cmp = icmp ule i64 %9, %conv3
  ret i1 %cmp
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_can_recv() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_can_recv()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_can_recv_rings_full() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_can_recv_rings_full()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @igb_receive(ptr noundef %core, ptr noundef %buf, i64 noundef %size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %buf.addr = alloca ptr, align 8
  %size.addr = alloca i64, align 8
  %iov = alloca %struct.iovec, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %size, ptr %size.addr, align 8
  %iov_base = getelementptr inbounds %struct.iovec, ptr %iov, i32 0, i32 0
  %0 = load ptr, ptr %buf.addr, align 8
  store ptr %0, ptr %iov_base, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %iov, i32 0, i32 1
  %1 = load i64, ptr %size.addr, align 8
  store i64 %1, ptr %iov_len, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %call = call i64 @igb_receive_iov(ptr noundef %2, ptr noundef %iov, i32 noundef 1)
  ret i64 %call
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @igb_receive_iov(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %iov.addr = alloca ptr, align 8
  %iovcnt.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %iov.addr, align 8
  %2 = load i32, ptr %iovcnt.addr, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %has_vnet = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 7
  %4 = load i8, ptr %has_vnet, align 8
  %tobool = trunc i8 %4 to i1
  %call = call i64 @igb_receive_internal(ptr noundef %0, ptr noundef %1, i32 noundef %2, i1 noundef zeroext %tobool, ptr noundef null)
  ret i64 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @igb_receive_internal(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt, i1 noundef zeroext %has_vnet, ptr noundef %external_tx) #0 {
entry:
  %retval = alloca i64, align 8
  %core.addr = alloca ptr, align 8
  %iov.addr = alloca ptr, align 8
  %iovcnt.addr = alloca i32, align 4
  %has_vnet.addr = alloca i8, align 1
  %external_tx.addr = alloca ptr, align 8
  %queues = alloca i16, align 2
  %causes = alloca i32, align 4
  %ecauses = alloca i32, align 4
  %buf = alloca %union.anon.1, align 2
  %min_iov = alloca %struct.iovec, align 8
  %size = alloca i64, align 8
  %orig_size = alloca i64, align 8
  %iov_ofs = alloca i64, align 8
  %rxr = alloca %struct.E1000E_RxRing_st, align 8
  %rss_info = alloca %struct.E1000E_RSSInfo_st, align 4
  %etqf = alloca i16, align 2
  %ts = alloca i8, align 1
  %total_size = alloca i64, align 8
  %strip_vlan_index = alloca i32, align 4
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  %frombool = zext i1 %has_vnet to i8
  store i8 %frombool, ptr %has_vnet.addr, align 1
  store ptr %external_tx, ptr %external_tx.addr, align 8
  store i16 0, ptr %queues, align 2
  store i32 0, ptr %causes, align 4
  store i32 0, ptr %ecauses, align 4
  store i64 0, ptr %iov_ofs, align 8
  %0 = load i32, ptr %iovcnt.addr, align 4
  call void @trace_e1000e_rx_receive_iov(i32 noundef %0)
  %1 = load ptr, ptr %external_tx.addr, align 8
  %tobool = icmp ne ptr %1, null
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %external_tx.addr, align 8
  store i8 1, ptr %2, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %call = call zeroext i1 @e1000x_hw_rx_enabled(ptr noundef %arraydecay)
  br i1 %call, label %if.end2, label %if.then1

if.then1:                                         ; preds = %if.end
  store i64 -1, ptr %retval, align 8
  br label %return

if.end2:                                          ; preds = %if.end
  %4 = load i8, ptr %has_vnet.addr, align 1
  %tobool3 = trunc i8 %4 to i1
  br i1 %tobool3, label %if.then4, label %if.else

if.then4:                                         ; preds = %if.end2
  %5 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 6
  %6 = load ptr, ptr %rx_pkt, align 8
  %7 = load ptr, ptr %iov.addr, align 8
  %8 = load i32, ptr %iovcnt.addr, align 4
  call void @net_rx_pkt_set_vhdr_iovec(ptr noundef %6, ptr noundef %7, i32 noundef %8)
  store i64 10, ptr %iov_ofs, align 8
  br label %if.end6

if.else:                                          ; preds = %if.end2
  %9 = load ptr, ptr %core.addr, align 8
  %rx_pkt5 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 6
  %10 = load ptr, ptr %rx_pkt5, align 8
  call void @net_rx_pkt_unset_vhdr(ptr noundef %10)
  br label %if.end6

if.end6:                                          ; preds = %if.else, %if.then4
  %11 = load ptr, ptr %iov.addr, align 8
  %12 = load i32, ptr %iovcnt.addr, align 4
  %call7 = call i64 @iov_size(ptr noundef %11, i32 noundef %12)
  store i64 %call7, ptr %orig_size, align 8
  %13 = load i64, ptr %orig_size, align 8
  %14 = load i64, ptr %iov_ofs, align 8
  %sub = sub i64 %13, %14
  store i64 %sub, ptr %size, align 8
  %15 = load i64, ptr %size, align 8
  %cmp = icmp ult i64 %15, 60
  br i1 %cmp, label %if.then8, label %if.else13

if.then8:                                         ; preds = %if.end6
  %16 = load ptr, ptr %iov.addr, align 8
  %17 = load i32, ptr %iovcnt.addr, align 4
  %18 = load i64, ptr %iov_ofs, align 8
  %19 = load i64, ptr %size, align 8
  %call9 = call i64 @iov_to_buf(ptr noundef %16, i32 noundef %17, i64 noundef %18, ptr noundef %buf, i64 noundef %19)
  %20 = load i64, ptr %size, align 8
  %arrayidx = getelementptr [60 x i8], ptr %buf, i64 0, i64 %20
  %21 = load i64, ptr %size, align 8
  %sub10 = sub i64 60, %21
  call void @llvm.memset.p0.i64(ptr align 1 %arrayidx, i8 0, i64 %sub10, i1 false)
  %22 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.IGBCore, ptr %22, i32 0, i32 0
  %arraydecay12 = getelementptr inbounds [32768 x i32], ptr %mac11, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay12, i32 noundef 4137)
  %iov_base = getelementptr inbounds %struct.iovec, ptr %min_iov, i32 0, i32 0
  store ptr %buf, ptr %iov_base, align 8
  store i64 60, ptr %size, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %min_iov, i32 0, i32 1
  store i64 60, ptr %iov_len, align 8
  store i32 1, ptr %iovcnt.addr, align 4
  store ptr %min_iov, ptr %iov.addr, align 8
  store i64 0, ptr %iov_ofs, align 8
  br label %if.end15

if.else13:                                        ; preds = %if.end6
  %23 = load ptr, ptr %iov.addr, align 8
  %24 = load i32, ptr %iovcnt.addr, align 4
  %25 = load i64, ptr %iov_ofs, align 8
  %call14 = call i64 @iov_to_buf(ptr noundef %23, i32 noundef %24, i64 noundef %25, ptr noundef %buf, i64 noundef 22)
  br label %if.end15

if.end15:                                         ; preds = %if.else13, %if.then8
  %26 = load ptr, ptr %core.addr, align 8
  %rx_pkt16 = getelementptr inbounds %struct.IGBCore, ptr %26, i32 0, i32 6
  %27 = load ptr, ptr %rx_pkt16, align 8
  %eth = getelementptr inbounds %struct.L2Header, ptr %buf, i32 0, i32 0
  %call17 = call i32 @get_eth_packet_type(ptr noundef %eth)
  call void @net_rx_pkt_set_packet_type(ptr noundef %27, i32 noundef %call17)
  %28 = load ptr, ptr %core.addr, align 8
  %rx_pkt18 = getelementptr inbounds %struct.IGBCore, ptr %28, i32 0, i32 6
  %29 = load ptr, ptr %rx_pkt18, align 8
  %30 = load ptr, ptr %iov.addr, align 8
  %31 = load i32, ptr %iovcnt.addr, align 4
  %conv = sext i32 %31 to i64
  %32 = load i64, ptr %iov_ofs, align 8
  call void @net_rx_pkt_set_protocols(ptr noundef %29, ptr noundef %30, i64 noundef %conv, i64 noundef %32)
  %33 = load ptr, ptr %core.addr, align 8
  %34 = load ptr, ptr %iov.addr, align 8
  %35 = load i32, ptr %iovcnt.addr, align 4
  %conv19 = sext i32 %35 to i64
  %36 = load i64, ptr %iov_ofs, align 8
  %37 = load i64, ptr %size, align 8
  %38 = load ptr, ptr %external_tx.addr, align 8
  %call20 = call zeroext i16 @igb_receive_assign(ptr noundef %33, ptr noundef %34, i64 noundef %conv19, i64 noundef %36, ptr noundef %buf, i64 noundef %37, ptr noundef %rss_info, ptr noundef %etqf, ptr noundef %ts, ptr noundef %38)
  store i16 %call20, ptr %queues, align 2
  %39 = load i16, ptr %queues, align 2
  %tobool21 = icmp ne i16 %39, 0
  br i1 %tobool21, label %if.end23, label %if.then22

if.then22:                                        ; preds = %if.end15
  call void @trace_e1000e_rx_flt_dropped()
  %40 = load i64, ptr %orig_size, align 8
  store i64 %40, ptr %retval, align 8
  br label %return

if.end23:                                         ; preds = %if.end15
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end23
  %41 = load i32, ptr %i, align 4
  %cmp24 = icmp slt i32 %41, 16
  br i1 %cmp24, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %42 = load i16, ptr %queues, align 2
  %conv26 = zext i16 %42 to i64
  %43 = load i32, ptr %i, align 4
  %sh_prom = zext i32 %43 to i64
  %shl = shl i64 1, %sh_prom
  %and = and i64 %conv26, %shl
  %tobool27 = icmp ne i64 %and, 0
  br i1 %tobool27, label %lor.lhs.false, label %if.then32

lor.lhs.false:                                    ; preds = %for.body
  %44 = load ptr, ptr %core.addr, align 8
  %mac28 = getelementptr inbounds %struct.IGBCore, ptr %44, i32 0, i32 0
  %45 = load i32, ptr %i, align 4
  %mul = mul i32 %45, 16
  %add = add i32 12298, %mul
  %idxprom = sext i32 %add to i64
  %arrayidx29 = getelementptr [32768 x i32], ptr %mac28, i64 0, i64 %idxprom
  %46 = load i32, ptr %arrayidx29, align 4
  %and30 = and i32 %46, 33554432
  %tobool31 = icmp ne i32 %and30, 0
  br i1 %tobool31, label %if.end33, label %if.then32

if.then32:                                        ; preds = %lor.lhs.false, %for.body
  br label %for.inc

if.end33:                                         ; preds = %lor.lhs.false
  %47 = load ptr, ptr %core.addr, align 8
  %48 = load i32, ptr %i, align 4
  call void @igb_rx_ring_init(ptr noundef %47, ptr noundef %rxr, i32 noundef %48)
  %49 = load ptr, ptr %core.addr, align 8
  %i34 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %50 = load ptr, ptr %i34, align 8
  %call35 = call zeroext i1 @igb_rx_strip_vlan(ptr noundef %49, ptr noundef %50)
  br i1 %call35, label %if.else37, label %if.then36

if.then36:                                        ; preds = %if.end33
  store i32 -1, ptr %strip_vlan_index, align 4
  br label %if.end46

if.else37:                                        ; preds = %if.end33
  %51 = load ptr, ptr %core.addr, align 8
  %mac38 = getelementptr inbounds %struct.IGBCore, ptr %51, i32 0, i32 0
  %arrayidx39 = getelementptr [32768 x i32], ptr %mac38, i64 0, i64 6
  %52 = load i32, ptr %arrayidx39, align 8
  %conv40 = zext i32 %52 to i64
  %and41 = and i64 %conv40, 67108864
  %tobool42 = icmp ne i64 %and41, 0
  br i1 %tobool42, label %if.then43, label %if.else44

if.then43:                                        ; preds = %if.else37
  store i32 1, ptr %strip_vlan_index, align 4
  br label %if.end45

if.else44:                                        ; preds = %if.else37
  store i32 0, ptr %strip_vlan_index, align 4
  br label %if.end45

if.end45:                                         ; preds = %if.else44, %if.then43
  br label %if.end46

if.end46:                                         ; preds = %if.end45, %if.then36
  %53 = load ptr, ptr %core.addr, align 8
  %rx_pkt47 = getelementptr inbounds %struct.IGBCore, ptr %53, i32 0, i32 6
  %54 = load ptr, ptr %rx_pkt47, align 8
  %55 = load ptr, ptr %iov.addr, align 8
  %56 = load i32, ptr %iovcnt.addr, align 4
  %57 = load i64, ptr %iov_ofs, align 8
  %58 = load i32, ptr %strip_vlan_index, align 4
  %59 = load ptr, ptr %core.addr, align 8
  %mac48 = getelementptr inbounds %struct.IGBCore, ptr %59, i32 0, i32 0
  %arrayidx49 = getelementptr [32768 x i32], ptr %mac48, i64 0, i64 14
  %60 = load i32, ptr %arrayidx49, align 8
  %and50 = and i32 %60, 65535
  %conv51 = trunc i32 %and50 to i16
  %61 = load ptr, ptr %core.addr, align 8
  %mac52 = getelementptr inbounds %struct.IGBCore, ptr %61, i32 0, i32 0
  %arrayidx53 = getelementptr [32768 x i32], ptr %mac52, i64 0, i64 14
  %62 = load i32, ptr %arrayidx53, align 8
  %shr = lshr i32 %62, 16
  %conv54 = trunc i32 %shr to i16
  call void @net_rx_pkt_attach_iovec_ex(ptr noundef %54, ptr noundef %55, i32 noundef %56, i64 noundef %57, i32 noundef %58, i16 noundef zeroext %conv51, i16 noundef zeroext %conv54)
  %63 = load ptr, ptr %core.addr, align 8
  %rx_pkt55 = getelementptr inbounds %struct.IGBCore, ptr %63, i32 0, i32 6
  %64 = load ptr, ptr %rx_pkt55, align 8
  %call56 = call i64 @net_rx_pkt_get_total_len(ptr noundef %64)
  %65 = load ptr, ptr %core.addr, align 8
  %mac57 = getelementptr inbounds %struct.IGBCore, ptr %65, i32 0, i32 0
  %arraydecay58 = getelementptr inbounds [32768 x i32], ptr %mac57, i64 0, i64 0
  %call59 = call i32 @e1000x_fcs_len(ptr noundef %arraydecay58)
  %conv60 = sext i32 %call59 to i64
  %add61 = add i64 %call56, %conv60
  store i64 %add61, ptr %total_size, align 8
  %66 = load ptr, ptr %core.addr, align 8
  %i62 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %67 = load ptr, ptr %i62, align 8
  %68 = load i64, ptr %total_size, align 8
  %call63 = call zeroext i1 @igb_has_rxbufs(ptr noundef %66, ptr noundef %67, i64 noundef %68)
  br i1 %call63, label %if.end66, label %if.then64

if.then64:                                        ; preds = %if.end46
  %69 = load i32, ptr %causes, align 4
  %or = or i32 %69, 64
  store i32 %or, ptr %causes, align 4
  %i65 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %70 = load ptr, ptr %i65, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %70, i32 0, i32 5
  %71 = load i32, ptr %idx, align 4
  call void @trace_e1000e_rx_not_written_to_guest(i32 noundef %71)
  br label %for.inc

if.end66:                                         ; preds = %if.end46
  %72 = load i32, ptr %causes, align 4
  %or67 = or i32 %72, 128
  store i32 %or67, ptr %causes, align 4
  %73 = load ptr, ptr %core.addr, align 8
  %74 = load ptr, ptr %core.addr, align 8
  %rx_pkt68 = getelementptr inbounds %struct.IGBCore, ptr %74, i32 0, i32 6
  %75 = load ptr, ptr %rx_pkt68, align 8
  call void @igb_rx_fix_l4_csum(ptr noundef %73, ptr noundef %75)
  %76 = load ptr, ptr %core.addr, align 8
  %77 = load ptr, ptr %core.addr, align 8
  %rx_pkt69 = getelementptr inbounds %struct.IGBCore, ptr %77, i32 0, i32 6
  %78 = load ptr, ptr %rx_pkt69, align 8
  %79 = load i16, ptr %etqf, align 2
  %80 = load i8, ptr %ts, align 1
  %tobool70 = trunc i8 %80 to i1
  call void @igb_write_packet_to_guest(ptr noundef %76, ptr noundef %78, ptr noundef %rxr, ptr noundef %rss_info, i16 noundef zeroext %79, i1 noundef zeroext %tobool70)
  %81 = load ptr, ptr %core.addr, align 8
  %i71 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %82 = load ptr, ptr %i71, align 8
  %call72 = call zeroext i1 @igb_rx_descr_threshold_hit(ptr noundef %81, ptr noundef %82)
  br i1 %call72, label %if.then73, label %if.end75

if.then73:                                        ; preds = %if.end66
  %83 = load i32, ptr %causes, align 4
  %or74 = or i32 %83, 16
  store i32 %or74, ptr %causes, align 4
  br label %if.end75

if.end75:                                         ; preds = %if.then73, %if.end66
  %84 = load ptr, ptr %core.addr, align 8
  %i76 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %85 = load ptr, ptr %i76, align 8
  %idx77 = getelementptr inbounds %struct.E1000ERingInfo, ptr %85, i32 0, i32 5
  %86 = load i32, ptr %idx77, align 4
  %call78 = call i32 @igb_rx_wb_eic(ptr noundef %84, i32 noundef %86)
  %87 = load i32, ptr %ecauses, align 4
  %or79 = or i32 %87, %call78
  store i32 %or79, ptr %ecauses, align 4
  %i80 = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %rxr, i32 0, i32 0
  %88 = load ptr, ptr %i80, align 8
  %idx81 = getelementptr inbounds %struct.E1000ERingInfo, ptr %88, i32 0, i32 5
  %89 = load i32, ptr %idx81, align 4
  call void @trace_e1000e_rx_written_to_guest(i32 noundef %89)
  br label %for.inc

for.inc:                                          ; preds = %if.end75, %if.then64, %if.then32
  %90 = load i32, ptr %i, align 4
  %inc = add i32 %90, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !8

for.end:                                          ; preds = %for.cond
  %91 = load i32, ptr %causes, align 4
  call void @trace_e1000e_rx_interrupt_set(i32 noundef %91)
  %92 = load ptr, ptr %core.addr, align 8
  %93 = load i32, ptr %ecauses, align 4
  call void @igb_raise_interrupts(ptr noundef %92, i64 noundef 1376, i32 noundef %93)
  %94 = load ptr, ptr %core.addr, align 8
  %95 = load i32, ptr %causes, align 4
  call void @igb_raise_interrupts(ptr noundef %94, i64 noundef 48, i32 noundef %95)
  %96 = load i64, ptr %orig_size, align 8
  store i64 %96, ptr %retval, align 8
  br label %return

return:                                           ; preds = %for.end, %if.then22, %if.then1
  %97 = load i64, ptr %retval, align 8
  ret i64 %97
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_set_link_status(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %nc = alloca ptr, align 8
  %old_status = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 13
  %1 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %1)
  store ptr %call, ptr %nc, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2
  %3 = load i32, ptr %arrayidx, align 8
  store i32 %3, ptr %old_status, align 4
  %4 = load ptr, ptr %nc, align 8
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %4, i32 0, i32 1
  %5 = load i32, ptr %link_down, align 8
  %tobool = icmp ne i32 %5, 0
  %cond = select i1 %tobool, i32 0, i32 1
  %tobool1 = icmp ne i32 %cond, 0
  call void @trace_e1000e_link_status_changed(i1 noundef zeroext %tobool1)
  %6 = load ptr, ptr %nc, align 8
  %link_down2 = getelementptr inbounds %struct.NetClientState, ptr %6, i32 0, i32 1
  %7 = load i32, ptr %link_down2, align 8
  %tobool3 = icmp ne i32 %7, 0
  br i1 %tobool3, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %8 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac4, i64 0, i64 0
  %9 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 1
  %arraydecay5 = getelementptr inbounds [32 x i16], ptr %phy, i64 0, i64 0
  call void @e1000x_update_regs_on_link_down(ptr noundef %arraydecay, ptr noundef %arraydecay5)
  br label %if.end20

if.else:                                          ; preds = %entry
  %10 = load ptr, ptr %core.addr, align 8
  %call6 = call zeroext i1 @igb_have_autoneg(ptr noundef %10)
  br i1 %call6, label %land.lhs.true, label %if.else15

land.lhs.true:                                    ; preds = %if.else
  %11 = load ptr, ptr %core.addr, align 8
  %phy7 = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 1
  %arrayidx8 = getelementptr [32 x i16], ptr %phy7, i64 0, i64 1
  %12 = load i16, ptr %arrayidx8, align 2
  %conv = zext i16 %12 to i32
  %and = and i32 %conv, 32
  %tobool9 = icmp ne i32 %and, 0
  br i1 %tobool9, label %if.else15, label %if.then10

if.then10:                                        ; preds = %land.lhs.true
  %13 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.IGBCore, ptr %13, i32 0, i32 0
  %arraydecay12 = getelementptr inbounds [32768 x i32], ptr %mac11, i64 0, i64 0
  %14 = load ptr, ptr %core.addr, align 8
  %phy13 = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 1
  %arraydecay14 = getelementptr inbounds [32 x i16], ptr %phy13, i64 0, i64 0
  %15 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %15, i32 0, i32 4
  %16 = load ptr, ptr %autoneg_timer, align 8
  call void @e1000x_restart_autoneg(ptr noundef %arraydecay12, ptr noundef %arraydecay14, ptr noundef %16)
  br label %if.end

if.else15:                                        ; preds = %land.lhs.true, %if.else
  %17 = load ptr, ptr %core.addr, align 8
  %mac16 = getelementptr inbounds %struct.IGBCore, ptr %17, i32 0, i32 0
  %arraydecay17 = getelementptr inbounds [32768 x i32], ptr %mac16, i64 0, i64 0
  %18 = load ptr, ptr %core.addr, align 8
  %phy18 = getelementptr inbounds %struct.IGBCore, ptr %18, i32 0, i32 1
  %arraydecay19 = getelementptr inbounds [32 x i16], ptr %phy18, i64 0, i64 0
  call void @e1000x_update_regs_on_link_up(ptr noundef %arraydecay17, ptr noundef %arraydecay19)
  %19 = load ptr, ptr %core.addr, align 8
  call void @igb_start_recv(ptr noundef %19)
  br label %if.end

if.end:                                           ; preds = %if.else15, %if.then10
  br label %if.end20

if.end20:                                         ; preds = %if.end, %if.then
  %20 = load ptr, ptr %core.addr, align 8
  %mac21 = getelementptr inbounds %struct.IGBCore, ptr %20, i32 0, i32 0
  %arrayidx22 = getelementptr [32768 x i32], ptr %mac21, i64 0, i64 2
  %21 = load i32, ptr %arrayidx22, align 8
  %22 = load i32, ptr %old_status, align 4
  %cmp = icmp ne i32 %21, %22
  br i1 %cmp, label %if.then24, label %if.end25

if.then24:                                        ; preds = %if.end20
  %23 = load ptr, ptr %core.addr, align 8
  call void @igb_raise_interrupts(ptr noundef %23, i64 noundef 48, i32 noundef 4)
  br label %if.end25

if.end25:                                         ; preds = %if.then24, %if.end20
  ret void
}

declare ptr @qemu_get_queue(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_status_changed(i1 noundef zeroext %status) #0 {
entry:
  %status.addr = alloca i8, align 1
  %frombool = zext i1 %status to i8
  store i8 %frombool, ptr %status.addr, align 1
  %0 = load i8, ptr %status.addr, align 1
  %tobool = trunc i8 %0 to i1
  call void @_nocheck__trace_e1000e_link_status_changed(i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000x_update_regs_on_link_down(ptr noundef %mac, ptr noundef %phy) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  %phy.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  store ptr %phy, ptr %phy.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 2
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, -3
  store i32 %and, ptr %arrayidx, align 4
  %2 = load ptr, ptr %phy.addr, align 8
  %arrayidx1 = getelementptr i16, ptr %2, i64 1
  %3 = load i16, ptr %arrayidx1, align 2
  %conv = zext i16 %3 to i32
  %and2 = and i32 %conv, -5
  %conv3 = trunc i32 %and2 to i16
  store i16 %conv3, ptr %arrayidx1, align 2
  %4 = load ptr, ptr %phy.addr, align 8
  %arrayidx4 = getelementptr i16, ptr %4, i64 1
  %5 = load i16, ptr %arrayidx4, align 2
  %conv5 = zext i16 %5 to i32
  %and6 = and i32 %conv5, -33
  %conv7 = trunc i32 %and6 to i16
  store i16 %conv7, ptr %arrayidx4, align 2
  %6 = load ptr, ptr %phy.addr, align 8
  %arrayidx8 = getelementptr i16, ptr %6, i64 5
  %7 = load i16, ptr %arrayidx8, align 2
  %conv9 = zext i16 %7 to i32
  %and10 = and i32 %conv9, -16385
  %conv11 = trunc i32 %and10 to i16
  store i16 %conv11, ptr %arrayidx8, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_have_autoneg(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 1
  %arrayidx = getelementptr [32 x i16], ptr %phy, i64 0, i64 0
  %1 = load i16, ptr %arrayidx, align 8
  %conv = zext i16 %1 to i32
  %and = and i32 %conv, 4096
  %tobool = icmp ne i32 %and, 0
  ret i1 %tobool
}

declare void @e1000x_restart_autoneg(ptr noundef, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000x_update_regs_on_link_up(ptr noundef %mac, ptr noundef %phy) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  %phy.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  store ptr %phy, ptr %phy.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 2
  %1 = load i32, ptr %arrayidx, align 4
  %or = or i32 %1, 2
  store i32 %or, ptr %arrayidx, align 4
  %2 = load ptr, ptr %phy.addr, align 8
  %arrayidx1 = getelementptr i16, ptr %2, i64 1
  %3 = load i16, ptr %arrayidx1, align 2
  %conv = zext i16 %3 to i32
  %or2 = or i32 %conv, 4
  %conv3 = trunc i32 %or2 to i16
  store i16 %conv3, ptr %arrayidx1, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_raise_interrupts(ptr noundef %core, i64 noundef %index, i32 noundef %causes) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i64, align 8
  %causes.addr = alloca i32, align 4
  %old_causes = alloca i32, align 4
  %old_ecauses = alloca i32, align 4
  %raised_causes = alloca i32, align 4
  %raised_ecauses = alloca i32, align 4
  %int_alloc = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 48
  %1 = load i32, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 52
  %3 = load i32, ptr %arrayidx2, align 8
  %and = and i32 %1, %3
  store i32 %and, ptr %old_causes, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 1376
  %5 = load i32, ptr %arrayidx4, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 1353
  %7 = load i32, ptr %arrayidx6, align 4
  %and7 = and i32 %5, %7
  store i32 %and7, ptr %old_ecauses, align 4
  %8 = load i64, ptr %index.addr, align 8
  %shl = shl i64 %8, 2
  %conv = trunc i64 %shl to i32
  %9 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 0
  %10 = load i64, ptr %index.addr, align 8
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 %10
  %11 = load i32, ptr %arrayidx9, align 4
  %12 = load ptr, ptr %core.addr, align 8
  %mac10 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 0
  %13 = load i64, ptr %index.addr, align 8
  %arrayidx11 = getelementptr [32768 x i32], ptr %mac10, i64 0, i64 %13
  %14 = load i32, ptr %arrayidx11, align 4
  %15 = load i32, ptr %causes.addr, align 4
  %or = or i32 %14, %15
  call void @trace_e1000e_irq_set(i32 noundef %conv, i32 noundef %11, i32 noundef %or)
  %16 = load i32, ptr %causes.addr, align 4
  %17 = load ptr, ptr %core.addr, align 8
  %mac12 = getelementptr inbounds %struct.IGBCore, ptr %17, i32 0, i32 0
  %18 = load i64, ptr %index.addr, align 8
  %arrayidx13 = getelementptr [32768 x i32], ptr %mac12, i64 0, i64 %18
  %19 = load i32, ptr %arrayidx13, align 4
  %or14 = or i32 %19, %16
  store i32 %or14, ptr %arrayidx13, align 4
  %20 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.IGBCore, ptr %20, i32 0, i32 0
  %arrayidx16 = getelementptr [32768 x i32], ptr %mac15, i64 0, i64 1349
  %21 = load i32, ptr %arrayidx16, align 4
  %and17 = and i32 %21, 16
  %tobool = icmp ne i32 %and17, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %22 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.IGBCore, ptr %22, i32 0, i32 0
  %arrayidx19 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 48
  %23 = load i32, ptr %arrayidx19, align 8
  %24 = load ptr, ptr %core.addr, align 8
  %mac20 = getelementptr inbounds %struct.IGBCore, ptr %24, i32 0, i32 0
  %arrayidx21 = getelementptr [32768 x i32], ptr %mac20, i64 0, i64 52
  %25 = load i32, ptr %arrayidx21, align 8
  %and22 = and i32 %23, %25
  %26 = load i32, ptr %old_causes, align 4
  %not = xor i32 %26, -1
  %and23 = and i32 %and22, %not
  store i32 %and23, ptr %raised_causes, align 4
  %27 = load i32, ptr %raised_causes, align 4
  %and24 = and i32 %27, 1073741824
  %tobool25 = icmp ne i32 %and24, 0
  br i1 %tobool25, label %if.then26, label %if.end40

if.then26:                                        ; preds = %if.then
  %28 = load ptr, ptr %core.addr, align 8
  %mac27 = getelementptr inbounds %struct.IGBCore, ptr %28, i32 0, i32 0
  %arrayidx28 = getelementptr [32768 x i32], ptr %mac27, i64 0, i64 1488
  %29 = load i32, ptr %arrayidx28, align 8
  %and29 = and i32 %29, 255
  store i32 %and29, ptr %int_alloc, align 4
  %30 = load i32, ptr %int_alloc, align 4
  %and30 = and i32 %30, 128
  %tobool31 = icmp ne i32 %and30, 0
  br i1 %tobool31, label %if.then32, label %if.end

if.then32:                                        ; preds = %if.then26
  %31 = load i32, ptr %int_alloc, align 4
  %and33 = and i32 %31, 31
  %sh_prom = zext i32 %and33 to i64
  %shl34 = shl i64 1, %sh_prom
  %32 = load ptr, ptr %core.addr, align 8
  %mac35 = getelementptr inbounds %struct.IGBCore, ptr %32, i32 0, i32 0
  %arrayidx36 = getelementptr [32768 x i32], ptr %mac35, i64 0, i64 1376
  %33 = load i32, ptr %arrayidx36, align 8
  %conv37 = zext i32 %33 to i64
  %or38 = or i64 %conv37, %shl34
  %conv39 = trunc i64 %or38 to i32
  store i32 %conv39, ptr %arrayidx36, align 8
  br label %if.end

if.end:                                           ; preds = %if.then32, %if.then26
  br label %if.end40

if.end40:                                         ; preds = %if.end, %if.then
  %34 = load i32, ptr %raised_causes, align 4
  %and41 = and i32 %34, -1073741825
  %tobool42 = icmp ne i32 %and41, 0
  br i1 %tobool42, label %if.then43, label %if.end59

if.then43:                                        ; preds = %if.end40
  %35 = load ptr, ptr %core.addr, align 8
  %mac44 = getelementptr inbounds %struct.IGBCore, ptr %35, i32 0, i32 0
  %arrayidx45 = getelementptr [32768 x i32], ptr %mac44, i64 0, i64 1488
  %36 = load i32, ptr %arrayidx45, align 8
  %shr = lshr i32 %36, 8
  %and46 = and i32 %shr, 255
  store i32 %and46, ptr %int_alloc, align 4
  %37 = load i32, ptr %int_alloc, align 4
  %and47 = and i32 %37, 128
  %tobool48 = icmp ne i32 %and47, 0
  br i1 %tobool48, label %if.then49, label %if.end58

if.then49:                                        ; preds = %if.then43
  %38 = load i32, ptr %int_alloc, align 4
  %and50 = and i32 %38, 31
  %sh_prom51 = zext i32 %and50 to i64
  %shl52 = shl i64 1, %sh_prom51
  %39 = load ptr, ptr %core.addr, align 8
  %mac53 = getelementptr inbounds %struct.IGBCore, ptr %39, i32 0, i32 0
  %arrayidx54 = getelementptr [32768 x i32], ptr %mac53, i64 0, i64 1376
  %40 = load i32, ptr %arrayidx54, align 8
  %conv55 = zext i32 %40 to i64
  %or56 = or i64 %conv55, %shl52
  %conv57 = trunc i64 %or56 to i32
  store i32 %conv57, ptr %arrayidx54, align 8
  br label %if.end58

if.end58:                                         ; preds = %if.then49, %if.then43
  br label %if.end59

if.end59:                                         ; preds = %if.end58, %if.end40
  %41 = load ptr, ptr %core.addr, align 8
  %mac60 = getelementptr inbounds %struct.IGBCore, ptr %41, i32 0, i32 0
  %arrayidx61 = getelementptr [32768 x i32], ptr %mac60, i64 0, i64 1376
  %42 = load i32, ptr %arrayidx61, align 8
  %43 = load ptr, ptr %core.addr, align 8
  %mac62 = getelementptr inbounds %struct.IGBCore, ptr %43, i32 0, i32 0
  %arrayidx63 = getelementptr [32768 x i32], ptr %mac62, i64 0, i64 1353
  %44 = load i32, ptr %arrayidx63, align 4
  %and64 = and i32 %42, %44
  %45 = load i32, ptr %old_ecauses, align 4
  %not65 = xor i32 %45, -1
  %and66 = and i32 %and64, %not65
  store i32 %and66, ptr %raised_ecauses, align 4
  %46 = load i32, ptr %raised_ecauses, align 4
  %tobool67 = icmp ne i32 %46, 0
  br i1 %tobool67, label %if.end69, label %if.then68

if.then68:                                        ; preds = %if.end59
  br label %if.end96

if.end69:                                         ; preds = %if.end59
  %47 = load ptr, ptr %core.addr, align 8
  %48 = load i32, ptr %raised_ecauses, align 4
  call void @igb_send_msix(ptr noundef %47, i32 noundef %48)
  br label %if.end96

if.else:                                          ; preds = %entry
  %49 = load ptr, ptr %core.addr, align 8
  call void @igb_fix_icr_asserted(ptr noundef %49)
  %50 = load ptr, ptr %core.addr, align 8
  %mac70 = getelementptr inbounds %struct.IGBCore, ptr %50, i32 0, i32 0
  %arrayidx71 = getelementptr [32768 x i32], ptr %mac70, i64 0, i64 48
  %51 = load i32, ptr %arrayidx71, align 8
  %52 = load ptr, ptr %core.addr, align 8
  %mac72 = getelementptr inbounds %struct.IGBCore, ptr %52, i32 0, i32 0
  %arrayidx73 = getelementptr [32768 x i32], ptr %mac72, i64 0, i64 52
  %53 = load i32, ptr %arrayidx73, align 8
  %and74 = and i32 %51, %53
  %54 = load i32, ptr %old_causes, align 4
  %not75 = xor i32 %54, -1
  %and76 = and i32 %and74, %not75
  store i32 %and76, ptr %raised_causes, align 4
  %55 = load i32, ptr %raised_causes, align 4
  %tobool77 = icmp ne i32 %55, 0
  br i1 %tobool77, label %if.end79, label %if.then78

if.then78:                                        ; preds = %if.else
  br label %if.end96

if.end79:                                         ; preds = %if.else
  %56 = load i32, ptr %raised_causes, align 4
  %and80 = and i32 %56, 1073741824
  %or81 = or i32 %and80, -2147483648
  %57 = load ptr, ptr %core.addr, align 8
  %mac82 = getelementptr inbounds %struct.IGBCore, ptr %57, i32 0, i32 0
  %arrayidx83 = getelementptr [32768 x i32], ptr %mac82, i64 0, i64 1376
  %58 = load i32, ptr %arrayidx83, align 8
  %or84 = or i32 %58, %or81
  store i32 %or84, ptr %arrayidx83, align 8
  %59 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %59, i32 0, i32 14
  %60 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %60)
  %tobool85 = icmp ne i32 %call, 0
  br i1 %tobool85, label %if.then86, label %if.else88

if.then86:                                        ; preds = %if.end79
  call void @trace_e1000e_irq_msix_notify_vec(i32 noundef 0)
  %61 = load ptr, ptr %core.addr, align 8
  %owner87 = getelementptr inbounds %struct.IGBCore, ptr %61, i32 0, i32 14
  %62 = load ptr, ptr %owner87, align 8
  call void @msix_notify(ptr noundef %62, i32 noundef 0)
  br label %if.end95

if.else88:                                        ; preds = %if.end79
  %63 = load ptr, ptr %core.addr, align 8
  %owner89 = getelementptr inbounds %struct.IGBCore, ptr %63, i32 0, i32 14
  %64 = load ptr, ptr %owner89, align 8
  %call90 = call zeroext i1 @msi_enabled(ptr noundef %64)
  br i1 %call90, label %if.then91, label %if.else93

if.then91:                                        ; preds = %if.else88
  %65 = load i32, ptr %raised_causes, align 4
  call void @trace_e1000e_irq_msi_notify(i32 noundef %65)
  %66 = load ptr, ptr %core.addr, align 8
  %owner92 = getelementptr inbounds %struct.IGBCore, ptr %66, i32 0, i32 14
  %67 = load ptr, ptr %owner92, align 8
  call void @msi_notify(ptr noundef %67, i32 noundef 0)
  br label %if.end94

if.else93:                                        ; preds = %if.else88
  %68 = load ptr, ptr %core.addr, align 8
  call void @igb_raise_legacy_irq(ptr noundef %68)
  br label %if.end94

if.end94:                                         ; preds = %if.else93, %if.then91
  br label %if.end95

if.end95:                                         ; preds = %if.end94, %if.then86
  br label %if.end96

if.end96:                                         ; preds = %if.end95, %if.then78, %if.end69, %if.then68
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_vf_reset(ptr noundef %core, i16 noundef zeroext %vfn) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %vfn.addr = alloca i16, align 2
  %qn0 = alloca i16, align 2
  %qn1 = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i16 %vfn, ptr %vfn.addr, align 2
  %0 = load i16, ptr %vfn.addr, align 2
  store i16 %0, ptr %qn0, align 2
  %1 = load i16, ptr %vfn.addr, align 2
  %conv = zext i16 %1 to i32
  %add = add i32 %conv, 8
  %conv1 = trunc i32 %add to i16
  store i16 %conv1, ptr %qn1, align 2
  %2 = load i16, ptr %vfn.addr, align 2
  call void @trace_igb_core_vf_reset(i16 noundef zeroext %2)
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %4 = load i16, ptr %qn0, align 2
  %conv2 = zext i16 %4 to i32
  %mul = mul i32 %conv2, 16
  %add3 = add i32 12298, %mul
  %idxprom = sext i32 %add3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %5 = load i32, ptr %arrayidx, align 4
  %and = and i32 %5, -33554433
  store i32 %and, ptr %arrayidx, align 4
  %6 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %7 = load i16, ptr %qn1, align 2
  %conv5 = zext i16 %7 to i32
  %mul6 = mul i32 %conv5, 16
  %add7 = add i32 12298, %mul6
  %idxprom8 = sext i32 %add7 to i64
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %idxprom8
  %8 = load i32, ptr %arrayidx9, align 4
  %and10 = and i32 %8, -33554433
  store i32 %and10, ptr %arrayidx9, align 4
  %9 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 0
  %10 = load i16, ptr %qn0, align 2
  %conv12 = zext i16 %10 to i32
  %mul13 = mul i32 %conv12, 16
  %add14 = add i32 14346, %mul13
  %idxprom15 = sext i32 %add14 to i64
  %arrayidx16 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 %idxprom15
  %11 = load i32, ptr %arrayidx16, align 4
  %and17 = and i32 %11, -33554433
  store i32 %and17, ptr %arrayidx16, align 4
  %12 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 0
  %13 = load i16, ptr %qn1, align 2
  %conv19 = zext i16 %13 to i32
  %mul20 = mul i32 %conv19, 16
  %add21 = add i32 14346, %mul20
  %idxprom22 = sext i32 %add21 to i64
  %arrayidx23 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 %idxprom22
  %14 = load i32, ptr %arrayidx23, align 4
  %and24 = and i32 %14, -33554433
  store i32 %and24, ptr %arrayidx23, align 4
  %15 = load i16, ptr %vfn.addr, align 2
  %conv25 = zext i16 %15 to i32
  %sh_prom = zext i32 %conv25 to i64
  %shl = shl i64 1, %sh_prom
  %not = xor i64 %shl, -1
  %16 = load ptr, ptr %core.addr, align 8
  %mac26 = getelementptr inbounds %struct.IGBCore, ptr %16, i32 0, i32 0
  %arrayidx27 = getelementptr [32768 x i32], ptr %mac26, i64 0, i64 803
  %17 = load i32, ptr %arrayidx27, align 4
  %conv28 = zext i32 %17 to i64
  %and29 = and i64 %conv28, %not
  %conv30 = trunc i64 %and29 to i32
  store i32 %conv30, ptr %arrayidx27, align 4
  %18 = load i16, ptr %vfn.addr, align 2
  %conv31 = zext i16 %18 to i32
  %sh_prom32 = zext i32 %conv31 to i64
  %shl33 = shl i64 1, %sh_prom32
  %not34 = xor i64 %shl33, -1
  %19 = load ptr, ptr %core.addr, align 8
  %mac35 = getelementptr inbounds %struct.IGBCore, ptr %19, i32 0, i32 0
  %arrayidx36 = getelementptr [32768 x i32], ptr %mac35, i64 0, i64 804
  %20 = load i32, ptr %arrayidx36, align 8
  %conv37 = zext i32 %20 to i64
  %and38 = and i64 %conv37, %not34
  %conv39 = trunc i64 %and38 to i32
  store i32 %conv39, ptr %arrayidx36, align 8
  %21 = load i16, ptr %vfn.addr, align 2
  %conv40 = zext i16 %21 to i32
  %sh_prom41 = zext i32 %conv40 to i64
  %shl42 = shl i64 1, %sh_prom41
  %22 = load ptr, ptr %core.addr, align 8
  %mac43 = getelementptr inbounds %struct.IGBCore, ptr %22, i32 0, i32 0
  %arrayidx44 = getelementptr [32768 x i32], ptr %mac43, i64 0, i64 802
  %23 = load i32, ptr %arrayidx44, align 8
  %conv45 = zext i32 %23 to i64
  %or = or i64 %conv45, %shl42
  %conv46 = trunc i64 %or to i32
  store i32 %conv46, ptr %arrayidx44, align 8
  %24 = load ptr, ptr %core.addr, align 8
  call void @mailbox_interrupt_to_pf(ptr noundef %24)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_core_vf_reset(i16 noundef zeroext %vfn) #0 {
entry:
  %vfn.addr = alloca i16, align 2
  store i16 %vfn, ptr %vfn.addr, align 2
  %0 = load i16, ptr %vfn.addr, align 2
  call void @_nocheck__trace_igb_core_vf_reset(i16 noundef zeroext %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @mailbox_interrupt_to_pf(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  call void @igb_raise_interrupts(ptr noundef %0, i64 noundef 48, i32 noundef 256)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_write(ptr noundef %core, i64 noundef %addr, i64 noundef %val, i32 noundef %size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %val.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %index = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i64 %val, ptr %val.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load i64, ptr %addr.addr, align 8
  %call = call zeroext i16 @igb_get_reg_index_with_offset(ptr noundef @mac_reg_access, i64 noundef %0)
  store i16 %call, ptr %index, align 2
  %1 = load i16, ptr %index, align 2
  %conv = zext i16 %1 to i32
  %cmp = icmp slt i32 %conv, 17872
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %2 = load i16, ptr %index, align 2
  %idxprom = zext i16 %2 to i64
  %arrayidx = getelementptr [17872 x ptr], ptr @igb_macreg_writeops, i64 0, i64 %idxprom
  %3 = load ptr, ptr %arrayidx, align 8
  %tobool = icmp ne ptr %3, null
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %4 = load i16, ptr %index, align 2
  %idxprom2 = zext i16 %4 to i64
  %arrayidx3 = getelementptr [32768 x i16], ptr @mac_reg_access, i64 0, i64 %idxprom2
  %5 = load i16, ptr %arrayidx3, align 2
  %conv4 = zext i16 %5 to i32
  %and = and i32 %conv4, 1
  %tobool5 = icmp ne i32 %and, 0
  br i1 %tobool5, label %if.then6, label %if.end

if.then6:                                         ; preds = %if.then
  %6 = load i16, ptr %index, align 2
  %conv7 = zext i16 %6 to i32
  %shl = shl i32 %conv7, 2
  call void @trace_e1000e_wrn_regs_write_trivial(i32 noundef %shl)
  br label %if.end

if.end:                                           ; preds = %if.then6, %if.then
  %7 = load i16, ptr %index, align 2
  %conv8 = zext i16 %7 to i32
  %shl9 = shl i32 %conv8, 2
  %conv10 = sext i32 %shl9 to i64
  %8 = load i32, ptr %size.addr, align 4
  %9 = load i64, ptr %val.addr, align 8
  call void @trace_e1000e_core_write(i64 noundef %conv10, i32 noundef %8, i64 noundef %9)
  %10 = load i16, ptr %index, align 2
  %idxprom11 = zext i16 %10 to i64
  %arrayidx12 = getelementptr [17872 x ptr], ptr @igb_macreg_writeops, i64 0, i64 %idxprom11
  %11 = load ptr, ptr %arrayidx12, align 8
  %12 = load ptr, ptr %core.addr, align 8
  %13 = load i16, ptr %index, align 2
  %conv13 = zext i16 %13 to i32
  %14 = load i64, ptr %val.addr, align 8
  %conv14 = trunc i64 %14 to i32
  call void %11(ptr noundef %12, i32 noundef %conv13, i32 noundef %conv14)
  br label %if.end31

if.else:                                          ; preds = %land.lhs.true, %entry
  %15 = load i16, ptr %index, align 2
  %conv15 = zext i16 %15 to i32
  %cmp16 = icmp slt i32 %conv15, 17872
  br i1 %cmp16, label %land.lhs.true18, label %if.else26

land.lhs.true18:                                  ; preds = %if.else
  %16 = load i16, ptr %index, align 2
  %idxprom19 = zext i16 %16 to i64
  %arrayidx20 = getelementptr [17872 x ptr], ptr @igb_macreg_readops, i64 0, i64 %idxprom19
  %17 = load ptr, ptr %arrayidx20, align 8
  %tobool21 = icmp ne ptr %17, null
  br i1 %tobool21, label %if.then22, label %if.else26

if.then22:                                        ; preds = %land.lhs.true18
  %18 = load i16, ptr %index, align 2
  %conv23 = zext i16 %18 to i32
  %shl24 = shl i32 %conv23, 2
  %conv25 = sext i32 %shl24 to i64
  %19 = load i32, ptr %size.addr, align 4
  %20 = load i64, ptr %val.addr, align 8
  call void @trace_e1000e_wrn_regs_write_ro(i64 noundef %conv25, i32 noundef %19, i64 noundef %20)
  br label %if.end30

if.else26:                                        ; preds = %land.lhs.true18, %if.else
  %21 = load i16, ptr %index, align 2
  %conv27 = zext i16 %21 to i32
  %shl28 = shl i32 %conv27, 2
  %conv29 = sext i32 %shl28 to i64
  %22 = load i32, ptr %size.addr, align 4
  %23 = load i64, ptr %val.addr, align 8
  call void @trace_e1000e_wrn_regs_write_unknown(i64 noundef %conv29, i32 noundef %22, i64 noundef %23)
  br label %if.end30

if.end30:                                         ; preds = %if.else26, %if.then22
  br label %if.end31

if.end31:                                         ; preds = %if.end30, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @igb_get_reg_index_with_offset(ptr noundef %mac_reg_access, i64 noundef %addr) #0 {
entry:
  %mac_reg_access.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %index = alloca i16, align 2
  store ptr %mac_reg_access, ptr %mac_reg_access.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  %0 = load i64, ptr %addr.addr, align 8
  %and = and i64 %0, 131071
  %shr = lshr i64 %and, 2
  %conv = trunc i64 %shr to i16
  store i16 %conv, ptr %index, align 2
  %1 = load i16, ptr %index, align 2
  %conv1 = zext i16 %1 to i32
  %2 = load ptr, ptr %mac_reg_access.addr, align 8
  %3 = load i16, ptr %index, align 2
  %idxprom = zext i16 %3 to i64
  %arrayidx = getelementptr i16, ptr %2, i64 %idxprom
  %4 = load i16, ptr %arrayidx, align 2
  %conv2 = zext i16 %4 to i32
  %and3 = and i32 %conv2, 65534
  %add = add i32 %conv1, %and3
  %conv4 = trunc i32 %add to i16
  ret i16 %conv4
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_write_trivial(i32 noundef %index) #0 {
entry:
  %index.addr = alloca i32, align 4
  store i32 %index, ptr %index.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  call void @_nocheck__trace_e1000e_wrn_regs_write_trivial(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_write(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  %2 = load i64, ptr %val.addr, align 8
  call void @_nocheck__trace_e1000e_core_write(i64 noundef %0, i32 noundef %1, i64 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_write_ro(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  %2 = load i64, ptr %val.addr, align 8
  call void @_nocheck__trace_e1000e_wrn_regs_write_ro(i64 noundef %0, i32 noundef %1, i64 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_write_unknown(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  %2 = load i64, ptr %val.addr, align 8
  call void @_nocheck__trace_e1000e_wrn_regs_write_unknown(i64 noundef %0, i32 noundef %1, i64 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local i64 @igb_core_read(ptr noundef %core, i64 noundef %addr, i32 noundef %size) #0 {
entry:
  %retval = alloca i64, align 8
  %core.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val = alloca i64, align 8
  %index = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load i64, ptr %addr.addr, align 8
  %call = call zeroext i16 @igb_get_reg_index_with_offset(ptr noundef @mac_reg_access, i64 noundef %0)
  store i16 %call, ptr %index, align 2
  %1 = load i16, ptr %index, align 2
  %conv = zext i16 %1 to i32
  %cmp = icmp slt i32 %conv, 17872
  br i1 %cmp, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %2 = load i16, ptr %index, align 2
  %idxprom = zext i16 %2 to i64
  %arrayidx = getelementptr [17872 x ptr], ptr @igb_macreg_readops, i64 0, i64 %idxprom
  %3 = load ptr, ptr %arrayidx, align 8
  %tobool = icmp ne ptr %3, null
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %4 = load i16, ptr %index, align 2
  %idxprom2 = zext i16 %4 to i64
  %arrayidx3 = getelementptr [32768 x i16], ptr @mac_reg_access, i64 0, i64 %idxprom2
  %5 = load i16, ptr %arrayidx3, align 2
  %conv4 = zext i16 %5 to i32
  %and = and i32 %conv4, 1
  %tobool5 = icmp ne i32 %and, 0
  br i1 %tobool5, label %if.then6, label %if.end

if.then6:                                         ; preds = %if.then
  %6 = load i16, ptr %index, align 2
  %conv7 = zext i16 %6 to i32
  %shl = shl i32 %conv7, 2
  call void @trace_e1000e_wrn_regs_read_trivial(i32 noundef %shl)
  br label %if.end

if.end:                                           ; preds = %if.then6, %if.then
  %7 = load i16, ptr %index, align 2
  %idxprom8 = zext i16 %7 to i64
  %arrayidx9 = getelementptr [17872 x ptr], ptr @igb_macreg_readops, i64 0, i64 %idxprom8
  %8 = load ptr, ptr %arrayidx9, align 8
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load i16, ptr %index, align 2
  %conv10 = zext i16 %10 to i32
  %call11 = call i32 %8(ptr noundef %9, i32 noundef %conv10)
  %conv12 = zext i32 %call11 to i64
  store i64 %conv12, ptr %val, align 8
  %11 = load i16, ptr %index, align 2
  %conv13 = zext i16 %11 to i32
  %shl14 = shl i32 %conv13, 2
  %conv15 = sext i32 %shl14 to i64
  %12 = load i32, ptr %size.addr, align 4
  %13 = load i64, ptr %val, align 8
  call void @trace_e1000e_core_read(i64 noundef %conv15, i32 noundef %12, i64 noundef %13)
  %14 = load i64, ptr %val, align 8
  store i64 %14, ptr %retval, align 8
  br label %return

if.else:                                          ; preds = %land.lhs.true, %entry
  %15 = load i16, ptr %index, align 2
  %conv16 = zext i16 %15 to i32
  %shl17 = shl i32 %conv16, 2
  %conv18 = sext i32 %shl17 to i64
  %16 = load i32, ptr %size.addr, align 4
  call void @trace_e1000e_wrn_regs_read_unknown(i64 noundef %conv18, i32 noundef %16)
  br label %if.end19

if.end19:                                         ; preds = %if.else
  store i64 0, ptr %retval, align 8
  br label %return

return:                                           ; preds = %if.end19, %if.end
  %17 = load i64, ptr %retval, align 8
  ret i64 %17
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_read_trivial(i32 noundef %index) #0 {
entry:
  %index.addr = alloca i32, align 4
  store i32 %index, ptr %index.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  call void @_nocheck__trace_e1000e_wrn_regs_read_trivial(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_read(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  %2 = load i64, ptr %val.addr, align 8
  call void @_nocheck__trace_e1000e_core_read(i64 noundef %0, i32 noundef %1, i64 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_regs_read_unknown(i64 noundef %index, i32 noundef %size) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %size.addr, align 4
  call void @_nocheck__trace_e1000e_wrn_regs_read_unknown(i64 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_pci_realize(ptr noundef %core, ptr noundef %eeprom_templ, i32 noundef %eeprom_size, ptr noundef %macaddr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %eeprom_templ.addr = alloca ptr, align 8
  %eeprom_size.addr = alloca i32, align 4
  %macaddr.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %eeprom_templ, ptr %eeprom_templ.addr, align 8
  store i32 %eeprom_size, ptr %eeprom_size.addr, align 4
  store ptr %macaddr, ptr %macaddr.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call ptr @timer_new_ms(i32 noundef 1, ptr noundef @igb_autoneg_timer, ptr noundef %0)
  %1 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 4
  store ptr %call, ptr %autoneg_timer, align 8
  %2 = load ptr, ptr %core.addr, align 8
  call void @igb_intrmgr_pci_realize(ptr noundef %2)
  %3 = load ptr, ptr %core.addr, align 8
  %call1 = call ptr @qemu_add_vm_change_state_handler(ptr noundef @igb_vm_state_change, ptr noundef %3)
  %4 = load ptr, ptr %core.addr, align 8
  %vmstate = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 10
  store ptr %call1, ptr %vmstate, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %5 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %5, 16
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %6 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 5
  %7 = load i32, ptr %i, align 4
  %idxprom = sext i32 %7 to i64
  %arrayidx = getelementptr [16 x %struct.igb_tx], ptr %tx, i64 0, i64 %idxprom
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %arrayidx, i32 0, i32 5
  call void @net_tx_pkt_init(ptr noundef %tx_pkt, i32 noundef 64)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %8 = load i32, ptr %i, align 4
  %inc = add i32 %8, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !9

for.end:                                          ; preds = %for.cond
  %9 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 6
  call void @net_rx_pkt_init(ptr noundef %rx_pkt)
  %10 = load ptr, ptr %core.addr, align 8
  %eeprom = getelementptr inbounds %struct.IGBCore, ptr %10, i32 0, i32 2
  %arraydecay = getelementptr inbounds [1024 x i16], ptr %eeprom, i64 0, i64 0
  %11 = load ptr, ptr %eeprom_templ.addr, align 8
  %12 = load i32, ptr %eeprom_size.addr, align 4
  %13 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %13, i32 0, i32 14
  %14 = load ptr, ptr %owner, align 8
  %call2 = call ptr @PCI_DEVICE_GET_CLASS(ptr noundef %14)
  %device_id = getelementptr inbounds %struct.PCIDeviceClass, ptr %call2, i32 0, i32 6
  %15 = load i16, ptr %device_id, align 2
  %16 = load ptr, ptr %macaddr.addr, align 8
  call void @e1000x_core_prepare_eeprom(ptr noundef %arraydecay, ptr noundef %11, i32 noundef %12, i16 noundef zeroext %15, ptr noundef %16)
  %17 = load ptr, ptr %core.addr, align 8
  call void @igb_update_rx_offloads(ptr noundef %17)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @timer_new_ms(i32 noundef %type, ptr noundef %cb, ptr noundef %opaque) #0 {
entry:
  %type.addr = alloca i32, align 4
  %cb.addr = alloca ptr, align 8
  %opaque.addr = alloca ptr, align 8
  store i32 %type, ptr %type.addr, align 4
  store ptr %cb, ptr %cb.addr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load i32, ptr %type.addr, align 4
  %1 = load ptr, ptr %cb.addr, align 8
  %2 = load ptr, ptr %opaque.addr, align 8
  %call = call ptr @timer_new(i32 noundef %0, i32 noundef 1000000, ptr noundef %1, ptr noundef %2)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_autoneg_timer(ptr noundef %opaque) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %core = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %core, align 8
  %1 = load ptr, ptr %core, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 13
  %2 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %2)
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i32 0, i32 1
  %3 = load i32, ptr %link_down, align 8
  %tobool = icmp ne i32 %3, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %core, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %5 = load ptr, ptr %core, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 1
  %arraydecay1 = getelementptr inbounds [32 x i16], ptr %phy, i64 0, i64 0
  call void @e1000x_update_regs_on_autoneg_done(ptr noundef %arraydecay, ptr noundef %arraydecay1)
  %6 = load ptr, ptr %core, align 8
  call void @igb_start_recv(ptr noundef %6)
  %7 = load ptr, ptr %core, align 8
  call void @igb_update_flowctl_status(ptr noundef %7)
  %8 = load ptr, ptr %core, align 8
  call void @igb_raise_interrupts(ptr noundef %8, i64 noundef 48, i32 noundef 4)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_pci_realize(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  call void @igb_intrmgr_initialize_all_timers(ptr noundef %0, i1 noundef zeroext true)
  ret void
}

declare ptr @qemu_add_vm_change_state_handler(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_vm_state_change(ptr noundef %opaque, i1 noundef zeroext %running, i32 noundef %state) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %running.addr = alloca i8, align 1
  %state.addr = alloca i32, align 4
  %core = alloca ptr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %frombool = zext i1 %running to i8
  store i8 %frombool, ptr %running.addr, align 1
  store i32 %state, ptr %state.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %core, align 8
  %1 = load i8, ptr %running.addr, align 1
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  call void @trace_e1000e_vm_state_running()
  %2 = load ptr, ptr %core, align 8
  call void @igb_intrmgr_resume(ptr noundef %2)
  %3 = load ptr, ptr %core, align 8
  call void @igb_autoneg_resume(ptr noundef %3)
  br label %if.end

if.else:                                          ; preds = %entry
  call void @trace_e1000e_vm_state_stopped()
  %4 = load ptr, ptr %core, align 8
  call void @igb_autoneg_pause(ptr noundef %4)
  %5 = load ptr, ptr %core, align 8
  call void @igb_intrmgr_pause(ptr noundef %5)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

declare void @net_tx_pkt_init(ptr noundef, i32 noundef) #1

declare void @net_rx_pkt_init(ptr noundef) #1

declare void @e1000x_core_prepare_eeprom(ptr noundef, ptr noundef, i32 noundef, i16 noundef zeroext, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @PCI_DEVICE_GET_CLASS(ptr noundef %obj) #0 {
entry:
  %obj.addr = alloca ptr, align 8
  store ptr %obj, ptr %obj.addr, align 8
  %0 = load ptr, ptr %obj.addr, align 8
  %call = call ptr @object_get_class(ptr noundef %0)
  %call1 = call ptr @object_class_dynamic_cast_assert(ptr noundef %call, ptr noundef @.str.196, ptr noundef @.str.197, i32 noundef 10, ptr noundef @__func__.PCI_DEVICE_GET_CLASS)
  ret ptr %call1
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_update_rx_offloads(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %cso_state = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rx_l4_cso_enabled(ptr noundef %0)
  %conv = zext i1 %call to i32
  store i32 %conv, ptr %cso_state, align 4
  %1 = load i32, ptr %cso_state, align 4
  call void @trace_e1000e_rx_set_cso(i32 noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %has_vnet = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 7
  %3 = load i8, ptr %has_vnet, align 8
  %tobool = trunc i8 %3 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 13
  %5 = load ptr, ptr %owner_nic, align 8
  %call1 = call ptr @qemu_get_queue(ptr noundef %5)
  %peer = getelementptr inbounds %struct.NetClientState, ptr %call1, i32 0, i32 3
  %6 = load ptr, ptr %peer, align 8
  %7 = load i32, ptr %cso_state, align 4
  call void @qemu_set_offload(ptr noundef %6, i32 noundef %7, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0, i32 noundef 0)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_pci_uninit(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 4
  %1 = load ptr, ptr %autoneg_timer, align 8
  call void @timer_free(ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  call void @igb_intrmgr_pci_unint(ptr noundef %2)
  %3 = load ptr, ptr %core.addr, align 8
  %vmstate = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 10
  %4 = load ptr, ptr %vmstate, align 8
  call void @qemu_del_vm_change_state_handler(ptr noundef %4)
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %5 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %5, 16
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %6 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 5
  %7 = load i32, ptr %i, align 4
  %idxprom = sext i32 %7 to i64
  %arrayidx = getelementptr [16 x %struct.igb_tx], ptr %tx, i64 0, i64 %idxprom
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %arrayidx, i32 0, i32 5
  %8 = load ptr, ptr %tx_pkt, align 8
  call void @net_tx_pkt_uninit(ptr noundef %8)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %9 = load i32, ptr %i, align 4
  %inc = add i32 %9, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !10

for.end:                                          ; preds = %for.cond
  %10 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %10, i32 0, i32 6
  %11 = load ptr, ptr %rx_pkt, align 8
  call void @net_rx_pkt_uninit(ptr noundef %11)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @timer_free(ptr noundef %ts) #0 {
entry:
  %ts.addr = alloca ptr, align 8
  store ptr %ts, ptr %ts.addr, align 8
  %0 = load ptr, ptr %ts.addr, align 8
  %tobool = icmp ne ptr %0, null
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %ts.addr, align 8
  call void @timer_del(ptr noundef %1)
  %2 = load ptr, ptr %ts.addr, align 8
  call void @g_free(ptr noundef %2)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_pci_unint(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %0, 25
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %1 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 9
  %2 = load i32, ptr %i, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  %timer = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %arrayidx, i32 0, i32 0
  %3 = load ptr, ptr %timer, align 8
  call void @timer_free(ptr noundef %3)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %4 = load i32, ptr %i, align 4
  %inc = add i32 %4, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !11

for.end:                                          ; preds = %for.cond
  ret void
}

declare void @qemu_del_vm_change_state_handler(ptr noundef) #1

declare void @net_tx_pkt_uninit(ptr noundef) #1

declare void @net_rx_pkt_uninit(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_reset(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  call void @igb_reset(ptr noundef %0, i1 noundef zeroext false)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_reset(ptr noundef %core, i1 noundef zeroext %sw) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %sw.addr = alloca i8, align 1
  %tx = alloca ptr, align 8
  %i = alloca i32, align 4
  %vfn = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %frombool = zext i1 %sw to i8
  store i8 %frombool, ptr %sw.addr, align 1
  %0 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 4
  %1 = load ptr, ptr %autoneg_timer, align 8
  call void @timer_del(ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  call void @igb_intrmgr_reset(ptr noundef %2)
  %3 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 1
  %arraydecay = getelementptr inbounds [32 x i16], ptr %phy, i64 0, i64 0
  call void @llvm.memset.p0.i64(ptr align 8 %arraydecay, i8 0, i64 64, i1 false)
  %4 = load ptr, ptr %core.addr, align 8
  %phy1 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 1
  %arraydecay2 = getelementptr inbounds [32 x i16], ptr %phy1, i64 0, i64 0
  call void @llvm.memcpy.p0.p0.i64(ptr align 8 %arraydecay2, ptr align 16 @igb_phy_reg_init, i64 52, i1 false)
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %5 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %5, 32768
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %6 = load i8, ptr %sw.addr, align 1
  %tobool = trunc i8 %6 to i1
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %for.body
  %7 = load i32, ptr %i, align 4
  %cmp3 = icmp eq i32 %7, 2305
  br i1 %cmp3, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load i32, ptr %i, align 4
  %cmp4 = icmp eq i32 %8, 3329
  br i1 %cmp4, label %if.then, label %lor.lhs.false5

lor.lhs.false5:                                   ; preds = %lor.lhs.false
  %9 = load i32, ptr %i, align 4
  %cmp6 = icmp sge i32 %9, 1440
  br i1 %cmp6, label %land.lhs.true7, label %if.end

land.lhs.true7:                                   ; preds = %lor.lhs.false5
  %10 = load i32, ptr %i, align 4
  %cmp8 = icmp slt i32 %10, 1465
  br i1 %cmp8, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true7, %lor.lhs.false, %land.lhs.true
  br label %for.inc

if.end:                                           ; preds = %land.lhs.true7, %lor.lhs.false5, %for.body
  %11 = load i32, ptr %i, align 4
  %conv = sext i32 %11 to i64
  %cmp9 = icmp ult i64 %conv, 14582
  br i1 %cmp9, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.end
  %12 = load i32, ptr %i, align 4
  %idxprom = sext i32 %12 to i64
  %arrayidx = getelementptr [14582 x i32], ptr @igb_mac_reg_init, i64 0, i64 %idxprom
  %13 = load i32, ptr %arrayidx, align 4
  br label %cond.end

cond.false:                                       ; preds = %if.end
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %13, %cond.true ], [ 0, %cond.false ]
  %14 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 0
  %15 = load i32, ptr %i, align 4
  %idxprom11 = sext i32 %15 to i64
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom11
  store i32 %cond, ptr %arrayidx12, align 4
  br label %for.inc

for.inc:                                          ; preds = %cond.end, %if.then
  %16 = load i32, ptr %i, align 4
  %inc = add i32 %16, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !12

for.end:                                          ; preds = %for.cond
  %17 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %17, i32 0, i32 13
  %18 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %18)
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call, i32 0, i32 1
  %19 = load i32, ptr %link_down, align 8
  %tobool13 = icmp ne i32 %19, 0
  br i1 %tobool13, label %if.then14, label %if.end15

if.then14:                                        ; preds = %for.end
  %20 = load ptr, ptr %core.addr, align 8
  call void @igb_link_down(ptr noundef %20)
  br label %if.end15

if.end15:                                         ; preds = %if.then14, %for.end
  %21 = load ptr, ptr %core.addr, align 8
  %owner_nic16 = getelementptr inbounds %struct.IGBCore, ptr %21, i32 0, i32 13
  %22 = load ptr, ptr %owner_nic16, align 8
  %23 = load ptr, ptr %core.addr, align 8
  %mac17 = getelementptr inbounds %struct.IGBCore, ptr %23, i32 0, i32 0
  %arraydecay18 = getelementptr inbounds [32768 x i32], ptr %mac17, i64 0, i64 0
  %24 = load ptr, ptr %core.addr, align 8
  %permanent_mac = getelementptr inbounds %struct.IGBCore, ptr %24, i32 0, i32 12
  %arraydecay19 = getelementptr inbounds [6 x i8], ptr %permanent_mac, i64 0, i64 0
  call void @e1000x_reset_mac_addr(ptr noundef %22, ptr noundef %arraydecay18, ptr noundef %arraydecay19)
  store i32 0, ptr %vfn, align 4
  br label %for.cond20

for.cond20:                                       ; preds = %for.inc27, %if.end15
  %25 = load i32, ptr %vfn, align 4
  %cmp21 = icmp slt i32 %25, 8
  br i1 %cmp21, label %for.body23, label %for.end29

for.body23:                                       ; preds = %for.cond20
  %26 = load ptr, ptr %core.addr, align 8
  %mac24 = getelementptr inbounds %struct.IGBCore, ptr %26, i32 0, i32 0
  %27 = load i32, ptr %vfn, align 4
  %add = add i32 784, %27
  %idxprom25 = sext i32 %add to i64
  %arrayidx26 = getelementptr [32768 x i32], ptr %mac24, i64 0, i64 %idxprom25
  %28 = load i32, ptr %arrayidx26, align 4
  %or = or i32 %28, 64
  store i32 %or, ptr %arrayidx26, align 4
  br label %for.inc27

for.inc27:                                        ; preds = %for.body23
  %29 = load i32, ptr %vfn, align 4
  %inc28 = add i32 %29, 1
  store i32 %inc28, ptr %vfn, align 4
  br label %for.cond20, !llvm.loop !13

for.end29:                                        ; preds = %for.cond20
  store i32 0, ptr %i, align 4
  br label %for.cond30

for.cond30:                                       ; preds = %for.inc39, %for.end29
  %30 = load i32, ptr %i, align 4
  %conv31 = sext i32 %30 to i64
  %cmp32 = icmp ult i64 %conv31, 16
  br i1 %cmp32, label %for.body34, label %for.end41

for.body34:                                       ; preds = %for.cond30
  %31 = load ptr, ptr %core.addr, align 8
  %tx35 = getelementptr inbounds %struct.IGBCore, ptr %31, i32 0, i32 5
  %32 = load i32, ptr %i, align 4
  %idxprom36 = sext i32 %32 to i64
  %arrayidx37 = getelementptr [16 x %struct.igb_tx], ptr %tx35, i64 0, i64 %idxprom36
  store ptr %arrayidx37, ptr %tx, align 8
  %33 = load ptr, ptr %tx, align 8
  %ctx = getelementptr inbounds %struct.igb_tx, ptr %33, i32 0, i32 0
  %arraydecay38 = getelementptr inbounds [2 x %struct.e1000_adv_tx_context_desc], ptr %ctx, i64 0, i64 0
  call void @llvm.memset.p0.i64(ptr align 8 %arraydecay38, i8 0, i64 32, i1 false)
  %34 = load ptr, ptr %tx, align 8
  %first = getelementptr inbounds %struct.igb_tx, ptr %34, i32 0, i32 3
  store i8 1, ptr %first, align 8
  %35 = load ptr, ptr %tx, align 8
  %skip_cp = getelementptr inbounds %struct.igb_tx, ptr %35, i32 0, i32 4
  store i8 0, ptr %skip_cp, align 1
  br label %for.inc39

for.inc39:                                        ; preds = %for.body34
  %36 = load i32, ptr %i, align 4
  %inc40 = add i32 %36, 1
  store i32 %inc40, ptr %i, align 4
  br label %for.cond30, !llvm.loop !14

for.end41:                                        ; preds = %for.cond30
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define dso_local void @igb_core_pre_save(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  %nc = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 13
  %1 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %1)
  store ptr %call, ptr %nc, align 8
  %2 = load ptr, ptr %nc, align 8
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %2, i32 0, i32 1
  %3 = load i32, ptr %link_down, align 8
  %tobool = icmp ne i32 %3, 0
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %call1 = call zeroext i1 @igb_have_autoneg(ptr noundef %4)
  br i1 %call1, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  %5 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 1
  %arrayidx = getelementptr [32 x i16], ptr %phy, i64 0, i64 1
  %6 = load i16, ptr %arrayidx, align 2
  %conv = zext i16 %6 to i32
  %or = or i32 %conv, 32
  %conv2 = trunc i32 %or to i16
  store i16 %conv2, ptr %arrayidx, align 2
  %7 = load ptr, ptr %core.addr, align 8
  call void @igb_update_flowctl_status(ptr noundef %7)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end
  %8 = load i32, ptr %i, align 4
  %conv3 = sext i32 %8 to i64
  %cmp = icmp ult i64 %conv3, 16
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %9 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 5
  %10 = load i32, ptr %i, align 4
  %idxprom = sext i32 %10 to i64
  %arrayidx5 = getelementptr [16 x %struct.igb_tx], ptr %tx, i64 0, i64 %idxprom
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %arrayidx5, i32 0, i32 5
  %11 = load ptr, ptr %tx_pkt, align 8
  %call6 = call zeroext i1 @net_tx_pkt_has_fragments(ptr noundef %11)
  br i1 %call6, label %if.then7, label %if.end11

if.then7:                                         ; preds = %for.body
  %12 = load ptr, ptr %core.addr, align 8
  %tx8 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 5
  %13 = load i32, ptr %i, align 4
  %idxprom9 = sext i32 %13 to i64
  %arrayidx10 = getelementptr [16 x %struct.igb_tx], ptr %tx8, i64 0, i64 %idxprom9
  %skip_cp = getelementptr inbounds %struct.igb_tx, ptr %arrayidx10, i32 0, i32 4
  store i8 1, ptr %skip_cp, align 1
  br label %if.end11

if.end11:                                         ; preds = %if.then7, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end11
  %14 = load i32, ptr %i, align 4
  %inc = add i32 %14, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !15

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_update_flowctl_status(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_have_autoneg(ptr noundef %0)
  br i1 %call, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [32 x i16], ptr %phy, i64 0, i64 1
  %2 = load i16, ptr %arrayidx, align 2
  %conv = zext i16 %2 to i32
  %and = and i32 %conv, 32
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  call void @trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext true)
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arrayidx1 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 0
  %4 = load i32, ptr %arrayidx1, align 8
  %or = or i32 %4, 402653184
  store i32 %or, ptr %arrayidx1, align 8
  br label %if.end

if.else:                                          ; preds = %land.lhs.true, %entry
  call void @trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext false)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  ret void
}

declare zeroext i1 @net_tx_pkt_has_fragments(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define dso_local i32 @igb_core_post_load(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %nc = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 13
  %1 = load ptr, ptr %owner_nic, align 8
  %call = call ptr @qemu_get_queue(ptr noundef %1)
  store ptr %call, ptr %nc, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2
  %3 = load i32, ptr %arrayidx, align 8
  %and = and i32 %3, 2
  %cmp = icmp eq i32 %and, 0
  %conv = zext i1 %cmp to i32
  %4 = load ptr, ptr %nc, align 8
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %4, i32 0, i32 1
  store i32 %conv, ptr %link_down, align 8
  ret i32 0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_start_recv() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_START_RECV_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.1)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @qemu_loglevel_mask(i32 noundef %mask) #0 {
entry:
  %mask.addr = alloca i32, align 4
  store i32 %mask, ptr %mask.addr, align 4
  %0 = load i32, ptr @qemu_loglevel, align 4
  %1 = load i32, ptr %mask.addr, align 4
  %and = and i32 %0, %1
  %cmp = icmp ne i32 %and, 0
  ret i1 %cmp
}

; Function Attrs: nounwind
declare i32 @gettimeofday(ptr noundef, ptr noundef) #2

declare void @qemu_log(ptr noundef, ...) #1

declare i32 @qemu_get_thread_id() #1

; Function Attrs: noreturn nounwind
declare void @__assert_fail(ptr noundef, ptr noundef, i32 noundef, ptr noundef) #3

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_ring_free_descr_num(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %r.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %0, i32 0, i32 5
  %1 = load i32, ptr %idx, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %3, i32 0, i32 2
  %4 = load i32, ptr %dlen, align 4
  %idxprom = sext i32 %4 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %5 = load i32, ptr %arrayidx, align 4
  %6 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %7 = load ptr, ptr %r.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %7, i32 0, i32 3
  %8 = load i32, ptr %dh, align 4
  %idxprom2 = sext i32 %8 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  %9 = load i32, ptr %arrayidx3, align 4
  %10 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %10, i32 0, i32 0
  %11 = load ptr, ptr %r.addr, align 8
  %dt = getelementptr inbounds %struct.E1000ERingInfo, ptr %11, i32 0, i32 4
  %12 = load i32, ptr %dt, align 4
  %idxprom5 = sext i32 %12 to i64
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %idxprom5
  %13 = load i32, ptr %arrayidx6, align 4
  call void @trace_e1000e_ring_free_space(i32 noundef %1, i32 noundef %5, i32 noundef %9, i32 noundef %13)
  %14 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 0
  %15 = load ptr, ptr %r.addr, align 8
  %dh8 = getelementptr inbounds %struct.E1000ERingInfo, ptr %15, i32 0, i32 3
  %16 = load i32, ptr %dh8, align 4
  %idxprom9 = sext i32 %16 to i64
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac7, i64 0, i64 %idxprom9
  %17 = load i32, ptr %arrayidx10, align 4
  %18 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.IGBCore, ptr %18, i32 0, i32 0
  %19 = load ptr, ptr %r.addr, align 8
  %dt12 = getelementptr inbounds %struct.E1000ERingInfo, ptr %19, i32 0, i32 4
  %20 = load i32, ptr %dt12, align 4
  %idxprom13 = sext i32 %20 to i64
  %arrayidx14 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 %idxprom13
  %21 = load i32, ptr %arrayidx14, align 4
  %cmp = icmp ule i32 %17, %21
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %22 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.IGBCore, ptr %22, i32 0, i32 0
  %23 = load ptr, ptr %r.addr, align 8
  %dt16 = getelementptr inbounds %struct.E1000ERingInfo, ptr %23, i32 0, i32 4
  %24 = load i32, ptr %dt16, align 4
  %idxprom17 = sext i32 %24 to i64
  %arrayidx18 = getelementptr [32768 x i32], ptr %mac15, i64 0, i64 %idxprom17
  %25 = load i32, ptr %arrayidx18, align 4
  %26 = load ptr, ptr %core.addr, align 8
  %mac19 = getelementptr inbounds %struct.IGBCore, ptr %26, i32 0, i32 0
  %27 = load ptr, ptr %r.addr, align 8
  %dh20 = getelementptr inbounds %struct.E1000ERingInfo, ptr %27, i32 0, i32 3
  %28 = load i32, ptr %dh20, align 4
  %idxprom21 = sext i32 %28 to i64
  %arrayidx22 = getelementptr [32768 x i32], ptr %mac19, i64 0, i64 %idxprom21
  %29 = load i32, ptr %arrayidx22, align 4
  %sub = sub i32 %25, %29
  store i32 %sub, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %30 = load ptr, ptr %core.addr, align 8
  %mac23 = getelementptr inbounds %struct.IGBCore, ptr %30, i32 0, i32 0
  %31 = load ptr, ptr %r.addr, align 8
  %dh24 = getelementptr inbounds %struct.E1000ERingInfo, ptr %31, i32 0, i32 3
  %32 = load i32, ptr %dh24, align 4
  %idxprom25 = sext i32 %32 to i64
  %arrayidx26 = getelementptr [32768 x i32], ptr %mac23, i64 0, i64 %idxprom25
  %33 = load i32, ptr %arrayidx26, align 4
  %34 = load ptr, ptr %core.addr, align 8
  %mac27 = getelementptr inbounds %struct.IGBCore, ptr %34, i32 0, i32 0
  %35 = load ptr, ptr %r.addr, align 8
  %dt28 = getelementptr inbounds %struct.E1000ERingInfo, ptr %35, i32 0, i32 4
  %36 = load i32, ptr %dt28, align 4
  %idxprom29 = sext i32 %36 to i64
  %arrayidx30 = getelementptr [32768 x i32], ptr %mac27, i64 0, i64 %idxprom29
  %37 = load i32, ptr %arrayidx30, align 4
  %cmp31 = icmp ugt i32 %33, %37
  br i1 %cmp31, label %if.then32, label %if.end46

if.then32:                                        ; preds = %if.end
  %38 = load ptr, ptr %core.addr, align 8
  %mac33 = getelementptr inbounds %struct.IGBCore, ptr %38, i32 0, i32 0
  %39 = load ptr, ptr %r.addr, align 8
  %dlen34 = getelementptr inbounds %struct.E1000ERingInfo, ptr %39, i32 0, i32 2
  %40 = load i32, ptr %dlen34, align 4
  %idxprom35 = sext i32 %40 to i64
  %arrayidx36 = getelementptr [32768 x i32], ptr %mac33, i64 0, i64 %idxprom35
  %41 = load i32, ptr %arrayidx36, align 4
  %div = udiv i32 %41, 16
  %42 = load ptr, ptr %core.addr, align 8
  %mac37 = getelementptr inbounds %struct.IGBCore, ptr %42, i32 0, i32 0
  %43 = load ptr, ptr %r.addr, align 8
  %dt38 = getelementptr inbounds %struct.E1000ERingInfo, ptr %43, i32 0, i32 4
  %44 = load i32, ptr %dt38, align 4
  %idxprom39 = sext i32 %44 to i64
  %arrayidx40 = getelementptr [32768 x i32], ptr %mac37, i64 0, i64 %idxprom39
  %45 = load i32, ptr %arrayidx40, align 4
  %add = add i32 %div, %45
  %46 = load ptr, ptr %core.addr, align 8
  %mac41 = getelementptr inbounds %struct.IGBCore, ptr %46, i32 0, i32 0
  %47 = load ptr, ptr %r.addr, align 8
  %dh42 = getelementptr inbounds %struct.E1000ERingInfo, ptr %47, i32 0, i32 3
  %48 = load i32, ptr %dh42, align 4
  %idxprom43 = sext i32 %48 to i64
  %arrayidx44 = getelementptr [32768 x i32], ptr %mac41, i64 0, i64 %idxprom43
  %49 = load i32, ptr %arrayidx44, align 4
  %sub45 = sub i32 %add, %49
  store i32 %sub45, ptr %retval, align 4
  br label %return

if.end46:                                         ; preds = %if.end
  br label %do.body

do.body:                                          ; preds = %if.end46
  call void @g_assertion_message_expr(ptr noundef null, ptr noundef @.str.3, i32 noundef 767, ptr noundef @__func__.igb_ring_free_descr_num, ptr noundef null) #13
  unreachable

do.end:                                           ; No predecessors!
  store i32 0, ptr %retval, align 4
  br label %return

return:                                           ; preds = %do.end, %if.then32, %if.then
  %50 = load i32, ptr %retval, align 4
  ret i32 %50
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_rxbufsize(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %srrctl = alloca i32, align 4
  %bsizepkt = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 5
  %2 = load i32, ptr %idx, align 4
  %mul = mul i32 64, %2
  %add = add i32 49164, %mul
  %shr = ashr i32 %add, 2
  %idxprom = sext i32 %shr to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  store i32 %3, ptr %srrctl, align 4
  %4 = load i32, ptr %srrctl, align 4
  %and = and i32 %4, 127
  store i32 %and, ptr %bsizepkt, align 4
  %5 = load i32, ptr %bsizepkt, align 4
  %tobool = icmp ne i32 %5, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %6 = load i32, ptr %bsizepkt, align 4
  %shl = shl i32 %6, 10
  store i32 %shl, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %7 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 64
  %8 = load i32, ptr %arrayidx2, align 8
  %call = call i32 @e1000x_rxbufsize(i32 noundef %8)
  store i32 %call, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end, %if.then
  %9 = load i32, ptr %retval, align 4
  ret i32 %9
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_has_buffers(i32 noundef %ridx, i32 noundef %free_desc, i64 noundef %total_size, i32 noundef %desc_buf_size) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %free_desc.addr = alloca i32, align 4
  %total_size.addr = alloca i64, align 8
  %desc_buf_size.addr = alloca i32, align 4
  store i32 %ridx, ptr %ridx.addr, align 4
  store i32 %free_desc, ptr %free_desc.addr, align 4
  store i64 %total_size, ptr %total_size.addr, align 8
  store i32 %desc_buf_size, ptr %desc_buf_size.addr, align 4
  %0 = load i32, ptr %ridx.addr, align 4
  %1 = load i32, ptr %free_desc.addr, align 4
  %2 = load i64, ptr %total_size.addr, align 8
  %3 = load i32, ptr %desc_buf_size.addr, align 4
  call void @_nocheck__trace_e1000e_rx_has_buffers(i32 noundef %0, i32 noundef %1, i64 noundef %2, i32 noundef %3)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_ring_free_space(i32 noundef %ridx, i32 noundef %rdlen, i32 noundef %rdh, i32 noundef %rdt) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %rdlen.addr = alloca i32, align 4
  %rdh.addr = alloca i32, align 4
  %rdt.addr = alloca i32, align 4
  store i32 %ridx, ptr %ridx.addr, align 4
  store i32 %rdlen, ptr %rdlen.addr, align 4
  store i32 %rdh, ptr %rdh.addr, align 4
  store i32 %rdt, ptr %rdt.addr, align 4
  %0 = load i32, ptr %ridx.addr, align 4
  %1 = load i32, ptr %rdlen.addr, align 4
  %2 = load i32, ptr %rdh.addr, align 4
  %3 = load i32, ptr %rdt.addr, align 4
  call void @_nocheck__trace_e1000e_ring_free_space(i32 noundef %0, i32 noundef %1, i32 noundef %2, i32 noundef %3)
  ret void
}

; Function Attrs: noreturn
declare void @g_assertion_message_expr(ptr noundef, ptr noundef, i32 noundef, ptr noundef, ptr noundef) #4

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_ring_free_space(i32 noundef %ridx, i32 noundef %rdlen, i32 noundef %rdh, i32 noundef %rdt) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %rdlen.addr = alloca i32, align 4
  %rdh.addr = alloca i32, align 4
  %rdt.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %ridx, ptr %ridx.addr, align 4
  store i32 %rdlen, ptr %rdlen.addr, align 4
  store i32 %rdh, ptr %rdh.addr, align 4
  store i32 %rdt, ptr %rdt.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RING_FREE_SPACE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ridx.addr, align 4
  %6 = load i32, ptr %rdlen.addr, align 4
  %7 = load i32, ptr %rdh.addr, align 4
  %8 = load i32, ptr %rdt.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.4, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %ridx.addr, align 4
  %10 = load i32, ptr %rdlen.addr, align 4
  %11 = load i32, ptr %rdh.addr, align 4
  %12 = load i32, ptr %rdt.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.5, i32 noundef %9, i32 noundef %10, i32 noundef %11, i32 noundef %12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare i32 @e1000x_rxbufsize(i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_has_buffers(i32 noundef %ridx, i32 noundef %free_desc, i64 noundef %total_size, i32 noundef %desc_buf_size) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %free_desc.addr = alloca i32, align 4
  %total_size.addr = alloca i64, align 8
  %desc_buf_size.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %ridx, ptr %ridx.addr, align 4
  store i32 %free_desc, ptr %free_desc.addr, align 4
  store i64 %total_size, ptr %total_size.addr, align 8
  store i32 %desc_buf_size, ptr %desc_buf_size.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_HAS_BUFFERS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ridx.addr, align 4
  %6 = load i32, ptr %free_desc.addr, align 4
  %7 = load i64, ptr %total_size.addr, align 8
  %8 = load i32, ptr %desc_buf_size.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.6, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i64 noundef %7, i32 noundef %8)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %ridx.addr, align 4
  %10 = load i32, ptr %free_desc.addr, align 4
  %11 = load i64, ptr %total_size.addr, align 8
  %12 = load i32, ptr %desc_buf_size.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.7, i32 noundef %9, i32 noundef %10, i64 noundef %11, i32 noundef %12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_can_recv() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_CAN_RECV_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.8, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.9)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_can_recv_rings_full() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.10, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.11)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_receive_iov(i32 noundef %iovcnt) #0 {
entry:
  %iovcnt.addr = alloca i32, align 4
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  %0 = load i32, ptr %iovcnt.addr, align 4
  call void @_nocheck__trace_e1000e_rx_receive_iov(i32 noundef %0)
  ret void
}

declare zeroext i1 @e1000x_hw_rx_enabled(ptr noundef) #1

declare void @net_rx_pkt_set_vhdr_iovec(ptr noundef, ptr noundef, i32 noundef) #1

declare void @net_rx_pkt_unset_vhdr(ptr noundef) #1

declare i64 @iov_size(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @iov_to_buf(ptr noundef %iov, i32 noundef %iov_cnt, i64 noundef %offset, ptr noundef %buf, i64 noundef %bytes) #0 {
entry:
  %retval = alloca i64, align 8
  %iov.addr = alloca ptr, align 8
  %iov_cnt.addr = alloca i32, align 4
  %offset.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %bytes.addr = alloca i64, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iov_cnt, ptr %iov_cnt.addr, align 4
  store i64 %offset, ptr %offset.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %bytes, ptr %bytes.addr, align 8
  %0 = load i64, ptr %bytes.addr, align 8
  %1 = call i1 @llvm.is.constant.i64(i64 %0)
  br i1 %1, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %2 = load i32, ptr %iov_cnt.addr, align 4
  %tobool = icmp ne i32 %2, 0
  br i1 %tobool, label %land.lhs.true1, label %if.else

land.lhs.true1:                                   ; preds = %land.lhs.true
  %3 = load i64, ptr %offset.addr, align 8
  %4 = load ptr, ptr %iov.addr, align 8
  %arrayidx = getelementptr %struct.iovec, ptr %4, i64 0
  %iov_len = getelementptr inbounds %struct.iovec, ptr %arrayidx, i32 0, i32 1
  %5 = load i64, ptr %iov_len, align 8
  %cmp = icmp ule i64 %3, %5
  br i1 %cmp, label %land.lhs.true2, label %if.else

land.lhs.true2:                                   ; preds = %land.lhs.true1
  %6 = load i64, ptr %bytes.addr, align 8
  %7 = load ptr, ptr %iov.addr, align 8
  %arrayidx3 = getelementptr %struct.iovec, ptr %7, i64 0
  %iov_len4 = getelementptr inbounds %struct.iovec, ptr %arrayidx3, i32 0, i32 1
  %8 = load i64, ptr %iov_len4, align 8
  %9 = load i64, ptr %offset.addr, align 8
  %sub = sub i64 %8, %9
  %cmp5 = icmp ule i64 %6, %sub
  br i1 %cmp5, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true2
  %10 = load ptr, ptr %buf.addr, align 8
  %11 = load ptr, ptr %iov.addr, align 8
  %arrayidx6 = getelementptr %struct.iovec, ptr %11, i64 0
  %iov_base = getelementptr inbounds %struct.iovec, ptr %arrayidx6, i32 0, i32 0
  %12 = load ptr, ptr %iov_base, align 8
  %13 = load i64, ptr %offset.addr, align 8
  %add.ptr = getelementptr i8, ptr %12, i64 %13
  %14 = load i64, ptr %bytes.addr, align 8
  call void @llvm.memcpy.p0.p0.i64(ptr align 1 %10, ptr align 1 %add.ptr, i64 %14, i1 false)
  %15 = load i64, ptr %bytes.addr, align 8
  store i64 %15, ptr %retval, align 8
  br label %return

if.else:                                          ; preds = %land.lhs.true2, %land.lhs.true1, %land.lhs.true, %entry
  %16 = load ptr, ptr %iov.addr, align 8
  %17 = load i32, ptr %iov_cnt.addr, align 4
  %18 = load i64, ptr %offset.addr, align 8
  %19 = load ptr, ptr %buf.addr, align 8
  %20 = load i64, ptr %bytes.addr, align 8
  %call = call i64 @iov_to_buf_full(ptr noundef %16, i32 noundef %17, i64 noundef %18, ptr noundef %19, i64 noundef %20)
  store i64 %call, ptr %retval, align 8
  br label %return

return:                                           ; preds = %if.else, %if.then
  %21 = load i64, ptr %retval, align 8
  ret i64 %21
}

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: write)
declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1 immarg) #5

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000x_inc_reg_if_not_full(ptr noundef %mac, i32 noundef %index) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %mac, ptr %mac.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %mac.addr, align 8
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr i32, ptr %0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  %cmp = icmp ne i32 %2, -1
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %mac.addr, align 8
  %4 = load i32, ptr %index.addr, align 4
  %idxprom1 = sext i32 %4 to i64
  %arrayidx2 = getelementptr i32, ptr %3, i64 %idxprom1
  %5 = load i32, ptr %arrayidx2, align 4
  %inc = add i32 %5, 1
  store i32 %inc, ptr %arrayidx2, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

declare void @net_rx_pkt_set_packet_type(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @get_eth_packet_type(ptr noundef %ehdr) #0 {
entry:
  %retval = alloca i32, align 4
  %ehdr.addr = alloca ptr, align 8
  store ptr %ehdr, ptr %ehdr.addr, align 8
  %0 = load ptr, ptr %ehdr.addr, align 8
  %h_dest = getelementptr inbounds %struct.eth_header, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [6 x i8], ptr %h_dest, i64 0, i64 0
  %call = call i32 @is_broadcast_ether_addr(ptr noundef %arraydecay)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i32 -1430533119, ptr %retval, align 4
  br label %return

if.else:                                          ; preds = %entry
  %1 = load ptr, ptr %ehdr.addr, align 8
  %h_dest1 = getelementptr inbounds %struct.eth_header, ptr %1, i32 0, i32 0
  %arraydecay2 = getelementptr inbounds [6 x i8], ptr %h_dest1, i64 0, i64 0
  %call3 = call i32 @is_multicast_ether_addr(ptr noundef %arraydecay2)
  %tobool4 = icmp ne i32 %call3, 0
  br i1 %tobool4, label %if.then5, label %if.else6

if.then5:                                         ; preds = %if.else
  store i32 -1430533118, ptr %retval, align 4
  br label %return

if.else6:                                         ; preds = %if.else
  store i32 -1430533120, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.else6, %if.then5, %if.then
  %2 = load i32, ptr %retval, align 4
  ret i32 %2
}

declare void @net_rx_pkt_set_protocols(ptr noundef, ptr noundef, i64 noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @igb_receive_assign(ptr noundef %core, ptr noundef %iov, i64 noundef %iovcnt, i64 noundef %iov_ofs, ptr noundef %l2_header, i64 noundef %size, ptr noundef %rss_info, ptr noundef %etqf, ptr noundef %ts, ptr noundef %external_tx) #0 {
entry:
  %retval = alloca i16, align 2
  %core.addr = alloca ptr, align 8
  %iov.addr = alloca ptr, align 8
  %iovcnt.addr = alloca i64, align 8
  %iov_ofs.addr = alloca i64, align 8
  %l2_header.addr = alloca ptr, align 8
  %size.addr = alloca i64, align 8
  %rss_info.addr = alloca ptr, align 8
  %etqf.addr = alloca ptr, align 8
  %ts.addr = alloca ptr, align 8
  %external_tx.addr = alloca ptr, align 8
  %ehdr = alloca ptr, align 8
  %f = alloca i32, align 4
  %ra = alloca [2 x i32], align 4
  %macp = alloca ptr, align 8
  %rctl = alloca i32, align 4
  %queues = alloca i16, align 2
  %oversized = alloca i16, align 2
  %vlan_num = alloca i64, align 8
  %ptp2 = alloca %struct.PTP2, align 8
  %lpe = alloca i8, align 1
  %rlpml = alloca i16, align 2
  %i = alloca i32, align 4
  %mask = alloca i16, align 2
  %vid = alloca i16, align 2
  %poolsel = alloca i32, align 4
  %def_pl = alloca i32, align 4
  %accepted = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i64 %iovcnt, ptr %iovcnt.addr, align 8
  store i64 %iov_ofs, ptr %iov_ofs.addr, align 8
  store ptr %l2_header, ptr %l2_header.addr, align 8
  store i64 %size, ptr %size.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store ptr %etqf, ptr %etqf.addr, align 8
  store ptr %ts, ptr %ts.addr, align 8
  store ptr %external_tx, ptr %external_tx.addr, align 8
  %0 = load ptr, ptr %l2_header.addr, align 8
  %eth = getelementptr inbounds %struct.L2Header, ptr %0, i32 0, i32 0
  store ptr %eth, ptr %ehdr, align 8
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %2 = load i32, ptr %arrayidx, align 8
  store i32 %2, ptr %rctl, align 4
  store i16 0, ptr %queues, align 2
  store i16 0, ptr %oversized, align 2
  store i64 0, ptr %vlan_num, align 8
  %3 = load ptr, ptr %rss_info.addr, align 8
  call void @llvm.memset.p0.i64(ptr align 4 %3, i8 0, i64 16, i1 false)
  %4 = load ptr, ptr %ts.addr, align 8
  store i8 0, ptr %4, align 1
  %5 = load ptr, ptr %external_tx.addr, align 8
  %tobool = icmp ne ptr %5, null
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %6 = load ptr, ptr %external_tx.addr, align 8
  store i8 1, ptr %6, align 1
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %7 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 6
  %8 = load i32, ptr %arrayidx2, align 8
  %conv = zext i32 %8 to i64
  %and = and i64 %conv, 67108864
  %tobool3 = icmp ne i64 %and, 0
  br i1 %tobool3, label %if.then4, label %if.else

if.then4:                                         ; preds = %if.end
  %9 = load ptr, ptr %ehdr, align 8
  %h_proto = getelementptr inbounds %struct.eth_header, ptr %9, i32 0, i32 2
  %10 = load i16, ptr %h_proto, align 2
  %call = call zeroext i16 @be16_to_cpu(i16 noundef zeroext %10)
  %conv5 = zext i16 %call to i32
  %11 = load ptr, ptr %core.addr, align 8
  %mac6 = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 0
  %arrayidx7 = getelementptr [32768 x i32], ptr %mac6, i64 0, i64 14
  %12 = load i32, ptr %arrayidx7, align 8
  %shr = lshr i32 %12, 16
  %cmp = icmp eq i32 %conv5, %shr
  br i1 %cmp, label %land.lhs.true, label %if.end19

land.lhs.true:                                    ; preds = %if.then4
  %13 = load ptr, ptr %l2_header.addr, align 8
  %vlan = getelementptr inbounds %struct.L2Header, ptr %13, i32 0, i32 1
  %arrayidx9 = getelementptr [2 x %struct.vlan_header], ptr %vlan, i64 0, i64 0
  %h_proto10 = getelementptr inbounds %struct.vlan_header, ptr %arrayidx9, i32 0, i32 1
  %14 = load i16, ptr %h_proto10, align 2
  %call11 = call zeroext i16 @be16_to_cpu(i16 noundef zeroext %14)
  %conv12 = zext i16 %call11 to i32
  %15 = load ptr, ptr %core.addr, align 8
  %mac13 = getelementptr inbounds %struct.IGBCore, ptr %15, i32 0, i32 0
  %arrayidx14 = getelementptr [32768 x i32], ptr %mac13, i64 0, i64 14
  %16 = load i32, ptr %arrayidx14, align 8
  %and15 = and i32 %16, 65535
  %cmp16 = icmp eq i32 %conv12, %and15
  br i1 %cmp16, label %if.then18, label %if.end19

if.then18:                                        ; preds = %land.lhs.true
  store i64 2, ptr %vlan_num, align 8
  br label %if.end19

if.end19:                                         ; preds = %if.then18, %land.lhs.true, %if.then4
  br label %if.end30

if.else:                                          ; preds = %if.end
  %17 = load ptr, ptr %ehdr, align 8
  %h_proto20 = getelementptr inbounds %struct.eth_header, ptr %17, i32 0, i32 2
  %18 = load i16, ptr %h_proto20, align 2
  %call21 = call zeroext i16 @be16_to_cpu(i16 noundef zeroext %18)
  %conv22 = zext i16 %call21 to i32
  %19 = load ptr, ptr %core.addr, align 8
  %mac23 = getelementptr inbounds %struct.IGBCore, ptr %19, i32 0, i32 0
  %arrayidx24 = getelementptr [32768 x i32], ptr %mac23, i64 0, i64 14
  %20 = load i32, ptr %arrayidx24, align 8
  %and25 = and i32 %20, 65535
  %cmp26 = icmp eq i32 %conv22, %and25
  br i1 %cmp26, label %if.then28, label %if.end29

if.then28:                                        ; preds = %if.else
  store i64 1, ptr %vlan_num, align 8
  br label %if.end29

if.end29:                                         ; preds = %if.then28, %if.else
  br label %if.end30

if.end30:                                         ; preds = %if.end29, %if.end19
  %21 = load ptr, ptr %core.addr, align 8
  %mac31 = getelementptr inbounds %struct.IGBCore, ptr %21, i32 0, i32 0
  %arrayidx32 = getelementptr [32768 x i32], ptr %mac31, i64 0, i64 64
  %22 = load i32, ptr %arrayidx32, align 8
  %and33 = and i32 %22, 32
  %tobool34 = icmp ne i32 %and33, 0
  %lnot = xor i1 %tobool34, true
  %lnot35 = xor i1 %lnot, true
  %frombool = zext i1 %lnot35 to i8
  store i8 %frombool, ptr %lpe, align 1
  %23 = load ptr, ptr %core.addr, align 8
  %mac36 = getelementptr inbounds %struct.IGBCore, ptr %23, i32 0, i32 0
  %arrayidx37 = getelementptr [32768 x i32], ptr %mac36, i64 0, i64 5121
  %24 = load i32, ptr %arrayidx37, align 4
  %conv38 = trunc i32 %24 to i16
  store i16 %conv38, ptr %rlpml, align 2
  %25 = load ptr, ptr %core.addr, align 8
  %mac39 = getelementptr inbounds %struct.IGBCore, ptr %25, i32 0, i32 0
  %arrayidx40 = getelementptr [32768 x i32], ptr %mac39, i64 0, i64 64
  %26 = load i32, ptr %arrayidx40, align 8
  %and41 = and i32 %26, 4
  %tobool42 = icmp ne i32 %and41, 0
  br i1 %tobool42, label %if.end48, label %land.lhs.true43

land.lhs.true43:                                  ; preds = %if.end30
  %27 = load ptr, ptr %core.addr, align 8
  %28 = load ptr, ptr %ehdr, align 8
  %29 = load i64, ptr %size.addr, align 8
  %30 = load i64, ptr %vlan_num, align 8
  %31 = load i8, ptr %lpe, align 1
  %tobool44 = trunc i8 %31 to i1
  %32 = load i16, ptr %rlpml, align 2
  %call45 = call zeroext i1 @igb_rx_is_oversized(ptr noundef %27, ptr noundef %28, i64 noundef %29, i64 noundef %30, i1 noundef zeroext %tobool44, i16 noundef zeroext %32)
  br i1 %call45, label %if.then47, label %if.end48

if.then47:                                        ; preds = %land.lhs.true43
  %33 = load i64, ptr %size.addr, align 8
  call void @trace_e1000x_rx_oversized(i64 noundef %33)
  %34 = load i16, ptr %queues, align 2
  store i16 %34, ptr %retval, align 2
  br label %return

if.end48:                                         ; preds = %land.lhs.true43, %if.end30
  %35 = load ptr, ptr %etqf.addr, align 8
  store i16 0, ptr %35, align 2
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end48
  %36 = load ptr, ptr %etqf.addr, align 8
  %37 = load i16, ptr %36, align 2
  %conv49 = zext i16 %37 to i32
  %cmp50 = icmp slt i32 %conv49, 8
  br i1 %cmp50, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %38 = load ptr, ptr %core.addr, align 8
  %mac52 = getelementptr inbounds %struct.IGBCore, ptr %38, i32 0, i32 0
  %39 = load ptr, ptr %etqf.addr, align 8
  %40 = load i16, ptr %39, align 2
  %conv53 = zext i16 %40 to i32
  %add = add i32 5932, %conv53
  %idxprom = sext i32 %add to i64
  %arrayidx54 = getelementptr [32768 x i32], ptr %mac52, i64 0, i64 %idxprom
  %41 = load i32, ptr %arrayidx54, align 4
  %conv55 = zext i32 %41 to i64
  %and56 = and i64 %conv55, 67108864
  %tobool57 = icmp ne i64 %and56, 0
  br i1 %tobool57, label %land.lhs.true58, label %if.end123

land.lhs.true58:                                  ; preds = %for.body
  %42 = load ptr, ptr %ehdr, align 8
  %h_proto59 = getelementptr inbounds %struct.eth_header, ptr %42, i32 0, i32 2
  %43 = load i16, ptr %h_proto59, align 2
  %call60 = call zeroext i16 @be16_to_cpu(i16 noundef zeroext %43)
  %conv61 = zext i16 %call60 to i32
  %44 = load ptr, ptr %core.addr, align 8
  %mac62 = getelementptr inbounds %struct.IGBCore, ptr %44, i32 0, i32 0
  %45 = load ptr, ptr %etqf.addr, align 8
  %46 = load i16, ptr %45, align 2
  %conv63 = zext i16 %46 to i32
  %add64 = add i32 5932, %conv63
  %idxprom65 = sext i32 %add64 to i64
  %arrayidx66 = getelementptr [32768 x i32], ptr %mac62, i64 0, i64 %idxprom65
  %47 = load i32, ptr %arrayidx66, align 4
  %and67 = and i32 %47, 65535
  %cmp68 = icmp eq i32 %conv61, %and67
  br i1 %cmp68, label %if.then70, label %if.end123

if.then70:                                        ; preds = %land.lhs.true58
  %48 = load ptr, ptr %core.addr, align 8
  %mac71 = getelementptr inbounds %struct.IGBCore, ptr %48, i32 0, i32 0
  %49 = load ptr, ptr %etqf.addr, align 8
  %50 = load i16, ptr %49, align 2
  %conv72 = zext i16 %50 to i32
  %add73 = add i32 5932, %conv72
  %idxprom74 = sext i32 %add73 to i64
  %arrayidx75 = getelementptr [32768 x i32], ptr %mac71, i64 0, i64 %idxprom74
  %51 = load i32, ptr %arrayidx75, align 4
  %conv76 = zext i32 %51 to i64
  %and77 = and i64 %conv76, 1073741824
  %tobool78 = icmp ne i64 %and77, 0
  br i1 %tobool78, label %land.lhs.true79, label %if.end122

land.lhs.true79:                                  ; preds = %if.then70
  %52 = load ptr, ptr %core.addr, align 8
  %mac80 = getelementptr inbounds %struct.IGBCore, ptr %52, i32 0, i32 0
  %arrayidx81 = getelementptr [32768 x i32], ptr %mac80, i64 0, i64 11656
  %53 = load i32, ptr %arrayidx81, align 8
  %and82 = and i32 %53, 16
  %tobool83 = icmp ne i32 %and82, 0
  br i1 %tobool83, label %land.lhs.true84, label %if.end122

land.lhs.true84:                                  ; preds = %land.lhs.true79
  %54 = load ptr, ptr %core.addr, align 8
  %mac85 = getelementptr inbounds %struct.IGBCore, ptr %54, i32 0, i32 0
  %arrayidx86 = getelementptr [32768 x i32], ptr %mac85, i64 0, i64 11656
  %55 = load i32, ptr %arrayidx86, align 8
  %and87 = and i32 %55, 1
  %tobool88 = icmp ne i32 %and87, 0
  br i1 %tobool88, label %if.end122, label %land.lhs.true89

land.lhs.true89:                                  ; preds = %land.lhs.true84
  %56 = load ptr, ptr %iov.addr, align 8
  %57 = load i64, ptr %iovcnt.addr, align 8
  %conv90 = trunc i64 %57 to i32
  %58 = load i64, ptr %iov_ofs.addr, align 8
  %add91 = add i64 %58, 14
  %call92 = call i64 @iov_to_buf(ptr noundef %56, i32 noundef %conv90, i64 noundef %add91, ptr noundef %ptp2, i64 noundef 40)
  %cmp93 = icmp uge i64 %call92, 40
  br i1 %cmp93, label %land.lhs.true95, label %if.end122

land.lhs.true95:                                  ; preds = %land.lhs.true89
  %version_ptp = getelementptr inbounds %struct.PTP2, ptr %ptp2, i32 0, i32 1
  %59 = load i8, ptr %version_ptp, align 1
  %conv96 = zext i8 %59 to i32
  %and97 = and i32 %conv96, 15
  %cmp98 = icmp eq i32 %and97, 2
  br i1 %cmp98, label %land.lhs.true100, label %if.end122

land.lhs.true100:                                 ; preds = %land.lhs.true95
  %message_id_transport_specific = getelementptr inbounds %struct.PTP2, ptr %ptp2, i32 0, i32 0
  %60 = load i8, ptr %message_id_transport_specific, align 8
  %conv101 = zext i8 %60 to i32
  %61 = load ptr, ptr %core.addr, align 8
  %mac102 = getelementptr inbounds %struct.IGBCore, ptr %61, i32 0, i32 0
  %arrayidx103 = getelementptr [32768 x i32], ptr %mac102, i64 0, i64 6100
  %62 = load i32, ptr %arrayidx103, align 8
  %shr104 = lshr i32 %62, 8
  %and105 = and i32 %shr104, 255
  %cmp106 = icmp eq i32 %conv101, %and105
  br i1 %cmp106, label %if.then108, label %if.end122

if.then108:                                       ; preds = %land.lhs.true100
  %63 = load ptr, ptr %core.addr, align 8
  %mac109 = getelementptr inbounds %struct.IGBCore, ptr %63, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac109, i64 0, i64 0
  %64 = load ptr, ptr %core.addr, align 8
  %timadj = getelementptr inbounds %struct.IGBCore, ptr %64, i32 0, i32 16
  %65 = load i64, ptr %timadj, align 8
  call void @e1000x_timestamp(ptr noundef %arraydecay, i64 noundef %65, i64 noundef 11657, i64 noundef 11658)
  %66 = load ptr, ptr %ts.addr, align 8
  store i8 1, ptr %66, align 1
  %67 = load ptr, ptr %core.addr, align 8
  %mac110 = getelementptr inbounds %struct.IGBCore, ptr %67, i32 0, i32 0
  %arrayidx111 = getelementptr [32768 x i32], ptr %mac110, i64 0, i64 11656
  %68 = load i32, ptr %arrayidx111, align 8
  %or = or i32 %68, 1
  store i32 %or, ptr %arrayidx111, align 8
  %source_uuid_lo = getelementptr inbounds %struct.PTP2, ptr %ptp2, i32 0, i32 9
  %69 = load i32, ptr %source_uuid_lo, align 8
  %call112 = call i32 @le32_to_cpu(i32 noundef %69)
  %70 = load ptr, ptr %core.addr, align 8
  %mac113 = getelementptr inbounds %struct.IGBCore, ptr %70, i32 0, i32 0
  %arrayidx114 = getelementptr [32768 x i32], ptr %mac113, i64 0, i64 11659
  store i32 %call112, ptr %arrayidx114, align 4
  %source_uuid_hi = getelementptr inbounds %struct.PTP2, ptr %ptp2, i32 0, i32 10
  %71 = load i16, ptr %source_uuid_hi, align 4
  %call115 = call zeroext i16 @le16_to_cpu(i16 noundef zeroext %71)
  %conv116 = zext i16 %call115 to i32
  %sequence_id = getelementptr inbounds %struct.PTP2, ptr %ptp2, i32 0, i32 12
  %72 = load i16, ptr %sequence_id, align 8
  %call117 = call zeroext i16 @le16_to_cpu(i16 noundef zeroext %72)
  %conv118 = zext i16 %call117 to i32
  %shl = shl i32 %conv118, 16
  %or119 = or i32 %conv116, %shl
  %73 = load ptr, ptr %core.addr, align 8
  %mac120 = getelementptr inbounds %struct.IGBCore, ptr %73, i32 0, i32 0
  %arrayidx121 = getelementptr [32768 x i32], ptr %mac120, i64 0, i64 11660
  store i32 %or119, ptr %arrayidx121, align 8
  br label %if.end122

if.end122:                                        ; preds = %if.then108, %land.lhs.true100, %land.lhs.true95, %land.lhs.true89, %land.lhs.true84, %land.lhs.true79, %if.then70
  br label %for.end

if.end123:                                        ; preds = %land.lhs.true58, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end123
  %74 = load ptr, ptr %etqf.addr, align 8
  %75 = load i16, ptr %74, align 2
  %inc = add i16 %75, 1
  store i16 %inc, ptr %74, align 2
  br label %for.cond, !llvm.loop !16

for.end:                                          ; preds = %if.end122, %for.cond
  %76 = load i64, ptr %vlan_num, align 8
  %tobool124 = icmp ne i64 %76, 0
  br i1 %tobool124, label %land.lhs.true125, label %if.end133

land.lhs.true125:                                 ; preds = %for.end
  %77 = load ptr, ptr %core.addr, align 8
  %mac126 = getelementptr inbounds %struct.IGBCore, ptr %77, i32 0, i32 0
  %arraydecay127 = getelementptr inbounds [32768 x i32], ptr %mac126, i64 0, i64 0
  %78 = load ptr, ptr %l2_header.addr, align 8
  %vlan128 = getelementptr inbounds %struct.L2Header, ptr %78, i32 0, i32 1
  %arraydecay129 = getelementptr inbounds [2 x %struct.vlan_header], ptr %vlan128, i64 0, i64 0
  %79 = load i64, ptr %vlan_num, align 8
  %add.ptr = getelementptr %struct.vlan_header, ptr %arraydecay129, i64 %79
  %add.ptr130 = getelementptr %struct.vlan_header, ptr %add.ptr, i64 -1
  %call131 = call zeroext i1 @e1000x_rx_vlan_filter(ptr noundef %arraydecay127, ptr noundef %add.ptr130)
  br i1 %call131, label %if.end133, label %if.then132

if.then132:                                       ; preds = %land.lhs.true125
  %80 = load i16, ptr %queues, align 2
  store i16 %80, ptr %retval, align 2
  br label %return

if.end133:                                        ; preds = %land.lhs.true125, %for.end
  %81 = load ptr, ptr %core.addr, align 8
  %mac134 = getelementptr inbounds %struct.IGBCore, ptr %81, i32 0, i32 0
  %arrayidx135 = getelementptr [32768 x i32], ptr %mac134, i64 0, i64 5638
  %82 = load i32, ptr %arrayidx135, align 8
  %and136 = and i32 %82, 1
  %tobool137 = icmp ne i32 %and136, 0
  br i1 %tobool137, label %if.then138, label %if.else497

if.then138:                                       ; preds = %if.end133
  %83 = load ptr, ptr %ehdr, align 8
  %h_dest = getelementptr inbounds %struct.eth_header, ptr %83, i32 0, i32 0
  %arraydecay139 = getelementptr inbounds [6 x i8], ptr %h_dest, i64 0, i64 0
  %call140 = call i32 @is_broadcast_ether_addr(ptr noundef %arraydecay139)
  %tobool141 = icmp ne i32 %call140, 0
  br i1 %tobool141, label %if.then142, label %if.else162

if.then142:                                       ; preds = %if.then138
  store i32 0, ptr %i, align 4
  br label %for.cond143

for.cond143:                                      ; preds = %for.inc159, %if.then142
  %84 = load i32, ptr %i, align 4
  %cmp144 = icmp slt i32 %84, 8
  br i1 %cmp144, label %for.body146, label %for.end161

for.body146:                                      ; preds = %for.cond143
  %85 = load ptr, ptr %core.addr, align 8
  %mac147 = getelementptr inbounds %struct.IGBCore, ptr %85, i32 0, i32 0
  %86 = load i32, ptr %i, align 4
  %add148 = add i32 5812, %86
  %idxprom149 = sext i32 %add148 to i64
  %arrayidx150 = getelementptr [32768 x i32], ptr %mac147, i64 0, i64 %idxprom149
  %87 = load i32, ptr %arrayidx150, align 4
  %and151 = and i32 %87, 134217728
  %tobool152 = icmp ne i32 %and151, 0
  br i1 %tobool152, label %if.then153, label %if.end158

if.then153:                                       ; preds = %for.body146
  %88 = load i32, ptr %i, align 4
  %sh_prom = zext i32 %88 to i64
  %shl154 = shl i64 1, %sh_prom
  %89 = load i16, ptr %queues, align 2
  %conv155 = zext i16 %89 to i64
  %or156 = or i64 %conv155, %shl154
  %conv157 = trunc i64 %or156 to i16
  store i16 %conv157, ptr %queues, align 2
  br label %if.end158

if.end158:                                        ; preds = %if.then153, %for.body146
  br label %for.inc159

for.inc159:                                       ; preds = %if.end158
  %90 = load i32, ptr %i, align 4
  %inc160 = add i32 %90, 1
  store i32 %inc160, ptr %i, align 4
  br label %for.cond143, !llvm.loop !17

for.end161:                                       ; preds = %for.cond143
  br label %if.end300

if.else162:                                       ; preds = %if.then138
  %91 = load ptr, ptr %core.addr, align 8
  %mac163 = getelementptr inbounds %struct.IGBCore, ptr %91, i32 0, i32 0
  %arraydecay164 = getelementptr inbounds [32768 x i32], ptr %mac163, i64 0, i64 0
  %add.ptr165 = getelementptr i32, ptr %arraydecay164, i64 5376
  store ptr %add.ptr165, ptr %macp, align 8
  br label %for.cond166

for.cond166:                                      ; preds = %for.inc197, %if.else162
  %92 = load ptr, ptr %macp, align 8
  %93 = load ptr, ptr %core.addr, align 8
  %mac167 = getelementptr inbounds %struct.IGBCore, ptr %93, i32 0, i32 0
  %arraydecay168 = getelementptr inbounds [32768 x i32], ptr %mac167, i64 0, i64 0
  %add.ptr169 = getelementptr i32, ptr %arraydecay168, i64 5376
  %add.ptr170 = getelementptr i32, ptr %add.ptr169, i64 32
  %cmp171 = icmp ult ptr %92, %add.ptr170
  br i1 %cmp171, label %for.body173, label %for.end199

for.body173:                                      ; preds = %for.cond166
  %94 = load ptr, ptr %macp, align 8
  %arrayidx174 = getelementptr i32, ptr %94, i64 1
  %95 = load i32, ptr %arrayidx174, align 4
  %and175 = and i32 %95, -2147483648
  %tobool176 = icmp ne i32 %and175, 0
  br i1 %tobool176, label %if.end178, label %if.then177

if.then177:                                       ; preds = %for.body173
  br label %for.inc197

if.end178:                                        ; preds = %for.body173
  %96 = load ptr, ptr %macp, align 8
  %arrayidx179 = getelementptr i32, ptr %96, i64 0
  %97 = load i32, ptr %arrayidx179, align 4
  %call180 = call i32 @cpu_to_le32(i32 noundef %97)
  %arrayidx181 = getelementptr [2 x i32], ptr %ra, i64 0, i64 0
  store i32 %call180, ptr %arrayidx181, align 4
  %98 = load ptr, ptr %macp, align 8
  %arrayidx182 = getelementptr i32, ptr %98, i64 1
  %99 = load i32, ptr %arrayidx182, align 4
  %call183 = call i32 @cpu_to_le32(i32 noundef %99)
  %arrayidx184 = getelementptr [2 x i32], ptr %ra, i64 0, i64 1
  store i32 %call183, ptr %arrayidx184, align 4
  %100 = load ptr, ptr %ehdr, align 8
  %h_dest185 = getelementptr inbounds %struct.eth_header, ptr %100, i32 0, i32 0
  %arraydecay186 = getelementptr inbounds [6 x i8], ptr %h_dest185, i64 0, i64 0
  %arraydecay187 = getelementptr inbounds [2 x i32], ptr %ra, i64 0, i64 0
  %call188 = call i32 @memcmp(ptr noundef %arraydecay186, ptr noundef %arraydecay187, i64 noundef 6) #14
  %tobool189 = icmp ne i32 %call188, 0
  br i1 %tobool189, label %if.end196, label %if.then190

if.then190:                                       ; preds = %if.end178
  %101 = load ptr, ptr %macp, align 8
  %arrayidx191 = getelementptr i32, ptr %101, i64 1
  %102 = load i32, ptr %arrayidx191, align 4
  %and192 = and i32 %102, 66846720
  %div = udiv i32 %and192, 262144
  %103 = load i16, ptr %queues, align 2
  %conv193 = zext i16 %103 to i32
  %or194 = or i32 %conv193, %div
  %conv195 = trunc i32 %or194 to i16
  store i16 %conv195, ptr %queues, align 2
  br label %if.end196

if.end196:                                        ; preds = %if.then190, %if.end178
  br label %for.inc197

for.inc197:                                       ; preds = %if.end196, %if.then177
  %104 = load ptr, ptr %macp, align 8
  %add.ptr198 = getelementptr i32, ptr %104, i64 2
  store ptr %add.ptr198, ptr %macp, align 8
  br label %for.cond166, !llvm.loop !18

for.end199:                                       ; preds = %for.cond166
  %105 = load ptr, ptr %core.addr, align 8
  %mac200 = getelementptr inbounds %struct.IGBCore, ptr %105, i32 0, i32 0
  %arraydecay201 = getelementptr inbounds [32768 x i32], ptr %mac200, i64 0, i64 0
  %add.ptr202 = getelementptr i32, ptr %arraydecay201, i64 5432
  store ptr %add.ptr202, ptr %macp, align 8
  br label %for.cond203

for.cond203:                                      ; preds = %for.inc235, %for.end199
  %106 = load ptr, ptr %macp, align 8
  %107 = load ptr, ptr %core.addr, align 8
  %mac204 = getelementptr inbounds %struct.IGBCore, ptr %107, i32 0, i32 0
  %arraydecay205 = getelementptr inbounds [32768 x i32], ptr %mac204, i64 0, i64 0
  %add.ptr206 = getelementptr i32, ptr %arraydecay205, i64 5432
  %add.ptr207 = getelementptr i32, ptr %add.ptr206, i64 16
  %cmp208 = icmp ult ptr %106, %add.ptr207
  br i1 %cmp208, label %for.body210, label %for.end237

for.body210:                                      ; preds = %for.cond203
  %108 = load ptr, ptr %macp, align 8
  %arrayidx211 = getelementptr i32, ptr %108, i64 1
  %109 = load i32, ptr %arrayidx211, align 4
  %and212 = and i32 %109, -2147483648
  %tobool213 = icmp ne i32 %and212, 0
  br i1 %tobool213, label %if.end215, label %if.then214

if.then214:                                       ; preds = %for.body210
  br label %for.inc235

if.end215:                                        ; preds = %for.body210
  %110 = load ptr, ptr %macp, align 8
  %arrayidx216 = getelementptr i32, ptr %110, i64 0
  %111 = load i32, ptr %arrayidx216, align 4
  %call217 = call i32 @cpu_to_le32(i32 noundef %111)
  %arrayidx218 = getelementptr [2 x i32], ptr %ra, i64 0, i64 0
  store i32 %call217, ptr %arrayidx218, align 4
  %112 = load ptr, ptr %macp, align 8
  %arrayidx219 = getelementptr i32, ptr %112, i64 1
  %113 = load i32, ptr %arrayidx219, align 4
  %call220 = call i32 @cpu_to_le32(i32 noundef %113)
  %arrayidx221 = getelementptr [2 x i32], ptr %ra, i64 0, i64 1
  store i32 %call220, ptr %arrayidx221, align 4
  %114 = load ptr, ptr %ehdr, align 8
  %h_dest222 = getelementptr inbounds %struct.eth_header, ptr %114, i32 0, i32 0
  %arraydecay223 = getelementptr inbounds [6 x i8], ptr %h_dest222, i64 0, i64 0
  %arraydecay224 = getelementptr inbounds [2 x i32], ptr %ra, i64 0, i64 0
  %call225 = call i32 @memcmp(ptr noundef %arraydecay223, ptr noundef %arraydecay224, i64 noundef 6) #14
  %tobool226 = icmp ne i32 %call225, 0
  br i1 %tobool226, label %if.end234, label %if.then227

if.then227:                                       ; preds = %if.end215
  %115 = load ptr, ptr %macp, align 8
  %arrayidx228 = getelementptr i32, ptr %115, i64 1
  %116 = load i32, ptr %arrayidx228, align 4
  %and229 = and i32 %116, 66846720
  %div230 = udiv i32 %and229, 262144
  %117 = load i16, ptr %queues, align 2
  %conv231 = zext i16 %117 to i32
  %or232 = or i32 %conv231, %div230
  %conv233 = trunc i32 %or232 to i16
  store i16 %conv233, ptr %queues, align 2
  br label %if.end234

if.end234:                                        ; preds = %if.then227, %if.end215
  br label %for.inc235

for.inc235:                                       ; preds = %if.end234, %if.then214
  %118 = load ptr, ptr %macp, align 8
  %add.ptr236 = getelementptr i32, ptr %118, i64 2
  store ptr %add.ptr236, ptr %macp, align 8
  br label %for.cond203, !llvm.loop !19

for.end237:                                       ; preds = %for.cond203
  %119 = load i16, ptr %queues, align 2
  %tobool238 = icmp ne i16 %119, 0
  br i1 %tobool238, label %if.else290, label %if.then239

if.then239:                                       ; preds = %for.end237
  %120 = load ptr, ptr %core.addr, align 8
  %mac240 = getelementptr inbounds %struct.IGBCore, ptr %120, i32 0, i32 0
  %arraydecay241 = getelementptr inbounds [32768 x i32], ptr %mac240, i64 0, i64 0
  %121 = load ptr, ptr %ehdr, align 8
  %h_dest242 = getelementptr inbounds %struct.eth_header, ptr %121, i32 0, i32 0
  %arraydecay243 = getelementptr inbounds [6 x i8], ptr %h_dest242, i64 0, i64 0
  %call244 = call i32 @is_multicast_ether_addr(ptr noundef %arraydecay243)
  %tobool245 = icmp ne i32 %call244, 0
  %cond = select i1 %tobool245, i32 5248, i32 10240
  %idx.ext = sext i32 %cond to i64
  %add.ptr246 = getelementptr i32, ptr %arraydecay241, i64 %idx.ext
  store ptr %add.ptr246, ptr %macp, align 8
  %122 = load i32, ptr %rctl, align 4
  %shr247 = lshr i32 %122, 12
  %and248 = and i32 %shr247, 3
  %idxprom249 = zext i32 %and248 to i64
  %arrayidx250 = getelementptr [4 x i32], ptr @igb_receive_assign.ta_shift, i64 0, i64 %idxprom249
  %123 = load i32, ptr %arrayidx250, align 4
  store i32 %123, ptr %f, align 4
  %124 = load ptr, ptr %ehdr, align 8
  %h_dest251 = getelementptr inbounds %struct.eth_header, ptr %124, i32 0, i32 0
  %arrayidx252 = getelementptr [6 x i8], ptr %h_dest251, i64 0, i64 5
  %125 = load i8, ptr %arrayidx252, align 1
  %conv253 = zext i8 %125 to i32
  %shl254 = shl i32 %conv253, 8
  %126 = load ptr, ptr %ehdr, align 8
  %h_dest255 = getelementptr inbounds %struct.eth_header, ptr %126, i32 0, i32 0
  %arrayidx256 = getelementptr [6 x i8], ptr %h_dest255, i64 0, i64 4
  %127 = load i8, ptr %arrayidx256, align 2
  %conv257 = zext i8 %127 to i32
  %or258 = or i32 %shl254, %conv257
  %128 = load i32, ptr %f, align 4
  %shr259 = ashr i32 %or258, %128
  %and260 = and i32 %shr259, 4095
  store i32 %and260, ptr %f, align 4
  %129 = load ptr, ptr %macp, align 8
  %130 = load i32, ptr %f, align 4
  %shr261 = lshr i32 %130, 5
  %idxprom262 = zext i32 %shr261 to i64
  %arrayidx263 = getelementptr i32, ptr %129, i64 %idxprom262
  %131 = load i32, ptr %arrayidx263, align 4
  %132 = load i32, ptr %f, align 4
  %and264 = and i32 %132, 31
  %shl265 = shl i32 1, %and264
  %and266 = and i32 %131, %shl265
  %tobool267 = icmp ne i32 %and266, 0
  br i1 %tobool267, label %if.then268, label %if.end289

if.then268:                                       ; preds = %if.then239
  store i32 0, ptr %i, align 4
  br label %for.cond269

for.cond269:                                      ; preds = %for.inc286, %if.then268
  %133 = load i32, ptr %i, align 4
  %cmp270 = icmp slt i32 %133, 8
  br i1 %cmp270, label %for.body272, label %for.end288

for.body272:                                      ; preds = %for.cond269
  %134 = load ptr, ptr %core.addr, align 8
  %mac273 = getelementptr inbounds %struct.IGBCore, ptr %134, i32 0, i32 0
  %135 = load i32, ptr %i, align 4
  %add274 = add i32 5812, %135
  %idxprom275 = sext i32 %add274 to i64
  %arrayidx276 = getelementptr [32768 x i32], ptr %mac273, i64 0, i64 %idxprom275
  %136 = load i32, ptr %arrayidx276, align 4
  %and277 = and i32 %136, 33554432
  %tobool278 = icmp ne i32 %and277, 0
  br i1 %tobool278, label %if.then279, label %if.end285

if.then279:                                       ; preds = %for.body272
  %137 = load i32, ptr %i, align 4
  %sh_prom280 = zext i32 %137 to i64
  %shl281 = shl i64 1, %sh_prom280
  %138 = load i16, ptr %queues, align 2
  %conv282 = zext i16 %138 to i64
  %or283 = or i64 %conv282, %shl281
  %conv284 = trunc i64 %or283 to i16
  store i16 %conv284, ptr %queues, align 2
  br label %if.end285

if.end285:                                        ; preds = %if.then279, %for.body272
  br label %for.inc286

for.inc286:                                       ; preds = %if.end285
  %139 = load i32, ptr %i, align 4
  %inc287 = add i32 %139, 1
  store i32 %inc287, ptr %i, align 4
  br label %for.cond269, !llvm.loop !20

for.end288:                                       ; preds = %for.cond269
  br label %if.end289

if.end289:                                        ; preds = %for.end288, %if.then239
  br label %if.end299

if.else290:                                       ; preds = %for.end237
  %140 = load ptr, ptr %ehdr, align 8
  %h_dest291 = getelementptr inbounds %struct.eth_header, ptr %140, i32 0, i32 0
  %arraydecay292 = getelementptr inbounds [6 x i8], ptr %h_dest291, i64 0, i64 0
  %call293 = call i32 @is_unicast_ether_addr(ptr noundef %arraydecay292)
  %tobool294 = icmp ne i32 %call293, 0
  br i1 %tobool294, label %land.lhs.true295, label %if.end298

land.lhs.true295:                                 ; preds = %if.else290
  %141 = load ptr, ptr %external_tx.addr, align 8
  %tobool296 = icmp ne ptr %141, null
  br i1 %tobool296, label %if.then297, label %if.end298

if.then297:                                       ; preds = %land.lhs.true295
  %142 = load ptr, ptr %external_tx.addr, align 8
  store i8 0, ptr %142, align 1
  br label %if.end298

if.end298:                                        ; preds = %if.then297, %land.lhs.true295, %if.else290
  br label %if.end299

if.end299:                                        ; preds = %if.end298, %if.end289
  br label %if.end300

if.end300:                                        ; preds = %if.end299, %for.end161
  %143 = load ptr, ptr %core.addr, align 8
  %mac301 = getelementptr inbounds %struct.IGBCore, ptr %143, i32 0, i32 0
  %arraydecay302 = getelementptr inbounds [32768 x i32], ptr %mac301, i64 0, i64 0
  %call303 = call i32 @e1000x_vlan_rx_filter_enabled(ptr noundef %arraydecay302)
  %tobool304 = icmp ne i32 %call303, 0
  br i1 %tobool304, label %if.then305, label %if.end373

if.then305:                                       ; preds = %if.end300
  store i16 0, ptr %mask, align 2
  %144 = load i64, ptr %vlan_num, align 8
  %tobool306 = icmp ne i64 %144, 0
  br i1 %tobool306, label %if.then307, label %if.else347

if.then307:                                       ; preds = %if.then305
  %145 = load ptr, ptr %l2_header.addr, align 8
  %vlan308 = getelementptr inbounds %struct.L2Header, ptr %145, i32 0, i32 1
  %146 = load i64, ptr %vlan_num, align 8
  %sub = sub i64 %146, 1
  %arrayidx309 = getelementptr [2 x %struct.vlan_header], ptr %vlan308, i64 0, i64 %sub
  %h_tci = getelementptr inbounds %struct.vlan_header, ptr %arrayidx309, i32 0, i32 0
  %147 = load i16, ptr %h_tci, align 2
  %call310 = call zeroext i16 @be16_to_cpu(i16 noundef zeroext %147)
  %conv311 = zext i16 %call310 to i32
  %and312 = and i32 %conv311, 4095
  %conv313 = trunc i32 %and312 to i16
  store i16 %conv313, ptr %vid, align 2
  store i32 0, ptr %i, align 4
  br label %for.cond314

for.cond314:                                      ; preds = %for.inc344, %if.then307
  %148 = load i32, ptr %i, align 4
  %cmp315 = icmp slt i32 %148, 32
  br i1 %cmp315, label %for.body317, label %for.end346

for.body317:                                      ; preds = %for.cond314
  %149 = load ptr, ptr %core.addr, align 8
  %mac318 = getelementptr inbounds %struct.IGBCore, ptr %149, i32 0, i32 0
  %150 = load i32, ptr %i, align 4
  %add319 = add i32 5952, %150
  %idxprom320 = sext i32 %add319 to i64
  %arrayidx321 = getelementptr [32768 x i32], ptr %mac318, i64 0, i64 %idxprom320
  %151 = load i32, ptr %arrayidx321, align 4
  %and322 = and i32 %151, 4095
  %152 = load i16, ptr %vid, align 2
  %conv323 = zext i16 %152 to i32
  %cmp324 = icmp eq i32 %and322, %conv323
  br i1 %cmp324, label %land.lhs.true326, label %if.end343

land.lhs.true326:                                 ; preds = %for.body317
  %153 = load ptr, ptr %core.addr, align 8
  %mac327 = getelementptr inbounds %struct.IGBCore, ptr %153, i32 0, i32 0
  %154 = load i32, ptr %i, align 4
  %add328 = add i32 5952, %154
  %idxprom329 = sext i32 %add328 to i64
  %arrayidx330 = getelementptr [32768 x i32], ptr %mac327, i64 0, i64 %idxprom329
  %155 = load i32, ptr %arrayidx330, align 4
  %and331 = and i32 %155, -2147483648
  %tobool332 = icmp ne i32 %and331, 0
  br i1 %tobool332, label %if.then333, label %if.end343

if.then333:                                       ; preds = %land.lhs.true326
  %156 = load ptr, ptr %core.addr, align 8
  %mac334 = getelementptr inbounds %struct.IGBCore, ptr %156, i32 0, i32 0
  %157 = load i32, ptr %i, align 4
  %add335 = add i32 5952, %157
  %idxprom336 = sext i32 %add335 to i64
  %arrayidx337 = getelementptr [32768 x i32], ptr %mac334, i64 0, i64 %idxprom336
  %158 = load i32, ptr %arrayidx337, align 4
  %and338 = and i32 %158, 1044480
  store i32 %and338, ptr %poolsel, align 4
  %159 = load i32, ptr %poolsel, align 4
  %shr339 = lshr i32 %159, 12
  %160 = load i16, ptr %mask, align 2
  %conv340 = zext i16 %160 to i32
  %or341 = or i32 %conv340, %shr339
  %conv342 = trunc i32 %or341 to i16
  store i16 %conv342, ptr %mask, align 2
  br label %if.end343

if.end343:                                        ; preds = %if.then333, %land.lhs.true326, %for.body317
  br label %for.inc344

for.inc344:                                       ; preds = %if.end343
  %161 = load i32, ptr %i, align 4
  %inc345 = add i32 %161, 1
  store i32 %inc345, ptr %i, align 4
  br label %for.cond314, !llvm.loop !21

for.end346:                                       ; preds = %for.cond314
  br label %if.end368

if.else347:                                       ; preds = %if.then305
  store i32 0, ptr %i, align 4
  br label %for.cond348

for.cond348:                                      ; preds = %for.inc365, %if.else347
  %162 = load i32, ptr %i, align 4
  %cmp349 = icmp slt i32 %162, 8
  br i1 %cmp349, label %for.body351, label %for.end367

for.body351:                                      ; preds = %for.cond348
  %163 = load ptr, ptr %core.addr, align 8
  %mac352 = getelementptr inbounds %struct.IGBCore, ptr %163, i32 0, i32 0
  %164 = load i32, ptr %i, align 4
  %add353 = add i32 5812, %164
  %idxprom354 = sext i32 %add353 to i64
  %arrayidx355 = getelementptr [32768 x i32], ptr %mac352, i64 0, i64 %idxprom354
  %165 = load i32, ptr %arrayidx355, align 4
  %and356 = and i32 %165, 16777216
  %tobool357 = icmp ne i32 %and356, 0
  br i1 %tobool357, label %if.then358, label %if.end364

if.then358:                                       ; preds = %for.body351
  %166 = load i32, ptr %i, align 4
  %sh_prom359 = zext i32 %166 to i64
  %shl360 = shl i64 1, %sh_prom359
  %167 = load i16, ptr %mask, align 2
  %conv361 = zext i16 %167 to i64
  %or362 = or i64 %conv361, %shl360
  %conv363 = trunc i64 %or362 to i16
  store i16 %conv363, ptr %mask, align 2
  br label %if.end364

if.end364:                                        ; preds = %if.then358, %for.body351
  br label %for.inc365

for.inc365:                                       ; preds = %if.end364
  %168 = load i32, ptr %i, align 4
  %inc366 = add i32 %168, 1
  store i32 %inc366, ptr %i, align 4
  br label %for.cond348, !llvm.loop !22

for.end367:                                       ; preds = %for.cond348
  br label %if.end368

if.end368:                                        ; preds = %for.end367, %for.end346
  %169 = load i16, ptr %mask, align 2
  %conv369 = zext i16 %169 to i32
  %170 = load i16, ptr %queues, align 2
  %conv370 = zext i16 %170 to i32
  %and371 = and i32 %conv370, %conv369
  %conv372 = trunc i32 %and371 to i16
  store i16 %conv372, ptr %queues, align 2
  br label %if.end373

if.end373:                                        ; preds = %if.end368, %if.end300
  %171 = load ptr, ptr %ehdr, align 8
  %h_dest374 = getelementptr inbounds %struct.eth_header, ptr %171, i32 0, i32 0
  %arraydecay375 = getelementptr inbounds [6 x i8], ptr %h_dest374, i64 0, i64 0
  %call376 = call i32 @is_unicast_ether_addr(ptr noundef %arraydecay375)
  %tobool377 = icmp ne i32 %call376, 0
  br i1 %tobool377, label %land.lhs.true378, label %if.end396

land.lhs.true378:                                 ; preds = %if.end373
  %172 = load i16, ptr %queues, align 2
  %tobool379 = icmp ne i16 %172, 0
  br i1 %tobool379, label %if.end396, label %land.lhs.true380

land.lhs.true380:                                 ; preds = %land.lhs.true378
  %173 = load ptr, ptr %external_tx.addr, align 8
  %tobool381 = icmp ne ptr %173, null
  br i1 %tobool381, label %if.end396, label %land.lhs.true382

land.lhs.true382:                                 ; preds = %land.lhs.true380
  %174 = load ptr, ptr %core.addr, align 8
  %mac383 = getelementptr inbounds %struct.IGBCore, ptr %174, i32 0, i32 0
  %arrayidx384 = getelementptr [32768 x i32], ptr %mac383, i64 0, i64 5639
  %175 = load i32, ptr %arrayidx384, align 4
  %conv385 = zext i32 %175 to i64
  %and386 = and i64 %conv385, 536870912
  %tobool387 = icmp ne i64 %and386, 0
  br i1 %tobool387, label %if.end396, label %if.then388

if.then388:                                       ; preds = %land.lhs.true382
  %176 = load ptr, ptr %core.addr, align 8
  %mac389 = getelementptr inbounds %struct.IGBCore, ptr %176, i32 0, i32 0
  %arrayidx390 = getelementptr [32768 x i32], ptr %mac389, i64 0, i64 5639
  %177 = load i32, ptr %arrayidx390, align 4
  %and391 = and i32 %177, 896
  store i32 %and391, ptr %def_pl, align 4
  %178 = load i32, ptr %def_pl, align 4
  %shr392 = lshr i32 %178, 7
  %sh_prom393 = zext i32 %shr392 to i64
  %shl394 = shl i64 1, %sh_prom393
  %conv395 = trunc i64 %shl394 to i16
  store i16 %conv395, ptr %queues, align 2
  br label %if.end396

if.end396:                                        ; preds = %if.then388, %land.lhs.true382, %land.lhs.true380, %land.lhs.true378, %if.end373
  %179 = load ptr, ptr %core.addr, align 8
  %mac397 = getelementptr inbounds %struct.IGBCore, ptr %179, i32 0, i32 0
  %arrayidx398 = getelementptr [32768 x i32], ptr %mac397, i64 0, i64 803
  %180 = load i32, ptr %arrayidx398, align 4
  %181 = load i16, ptr %queues, align 2
  %conv399 = zext i16 %181 to i32
  %and400 = and i32 %conv399, %180
  %conv401 = trunc i32 %and400 to i16
  store i16 %conv401, ptr %queues, align 2
  %182 = load i16, ptr %queues, align 2
  %tobool402 = icmp ne i16 %182, 0
  br i1 %tobool402, label %if.then403, label %if.end454

if.then403:                                       ; preds = %if.end396
  store i32 0, ptr %i, align 4
  br label %for.cond404

for.cond404:                                      ; preds = %for.inc439, %if.then403
  %183 = load i32, ptr %i, align 4
  %cmp405 = icmp slt i32 %183, 8
  br i1 %cmp405, label %for.body407, label %for.end441

for.body407:                                      ; preds = %for.cond404
  %184 = load ptr, ptr %core.addr, align 8
  %mac408 = getelementptr inbounds %struct.IGBCore, ptr %184, i32 0, i32 0
  %185 = load i32, ptr %i, align 4
  %add409 = add i32 5812, %185
  %idxprom410 = sext i32 %add409 to i64
  %arrayidx411 = getelementptr [32768 x i32], ptr %mac408, i64 0, i64 %idxprom410
  %186 = load i32, ptr %arrayidx411, align 4
  %and412 = and i32 %186, 65536
  %tobool413 = icmp ne i32 %and412, 0
  %lnot414 = xor i1 %tobool413, true
  %lnot415 = xor i1 %lnot414, true
  %frombool416 = zext i1 %lnot415 to i8
  store i8 %frombool416, ptr %lpe, align 1
  %187 = load ptr, ptr %core.addr, align 8
  %mac417 = getelementptr inbounds %struct.IGBCore, ptr %187, i32 0, i32 0
  %188 = load i32, ptr %i, align 4
  %add418 = add i32 5812, %188
  %idxprom419 = sext i32 %add418 to i64
  %arrayidx420 = getelementptr [32768 x i32], ptr %mac417, i64 0, i64 %idxprom419
  %189 = load i32, ptr %arrayidx420, align 4
  %and421 = and i32 %189, 16383
  %conv422 = trunc i32 %and421 to i16
  store i16 %conv422, ptr %rlpml, align 2
  %190 = load i16, ptr %queues, align 2
  %conv423 = zext i16 %190 to i64
  %191 = load i32, ptr %i, align 4
  %sh_prom424 = zext i32 %191 to i64
  %shl425 = shl i64 1, %sh_prom424
  %and426 = and i64 %conv423, %shl425
  %tobool427 = icmp ne i64 %and426, 0
  br i1 %tobool427, label %land.lhs.true428, label %if.end438

land.lhs.true428:                                 ; preds = %for.body407
  %192 = load ptr, ptr %core.addr, align 8
  %193 = load ptr, ptr %ehdr, align 8
  %194 = load i64, ptr %size.addr, align 8
  %195 = load i64, ptr %vlan_num, align 8
  %196 = load i8, ptr %lpe, align 1
  %tobool429 = trunc i8 %196 to i1
  %197 = load i16, ptr %rlpml, align 2
  %call430 = call zeroext i1 @igb_rx_is_oversized(ptr noundef %192, ptr noundef %193, i64 noundef %194, i64 noundef %195, i1 noundef zeroext %tobool429, i16 noundef zeroext %197)
  br i1 %call430, label %if.then432, label %if.end438

if.then432:                                       ; preds = %land.lhs.true428
  %198 = load i32, ptr %i, align 4
  %sh_prom433 = zext i32 %198 to i64
  %shl434 = shl i64 1, %sh_prom433
  %199 = load i16, ptr %oversized, align 2
  %conv435 = zext i16 %199 to i64
  %or436 = or i64 %conv435, %shl434
  %conv437 = trunc i64 %or436 to i16
  store i16 %conv437, ptr %oversized, align 2
  br label %if.end438

if.end438:                                        ; preds = %if.then432, %land.lhs.true428, %for.body407
  br label %for.inc439

for.inc439:                                       ; preds = %if.end438
  %200 = load i32, ptr %i, align 4
  %inc440 = add i32 %200, 1
  store i32 %inc440, ptr %i, align 4
  br label %for.cond404, !llvm.loop !23

for.end441:                                       ; preds = %for.cond404
  %201 = load i16, ptr %oversized, align 2
  %conv442 = zext i16 %201 to i32
  %202 = load i16, ptr %queues, align 2
  %conv443 = zext i16 %202 to i32
  %cmp444 = icmp eq i32 %conv442, %conv443
  br i1 %cmp444, label %if.then446, label %if.end449

if.then446:                                       ; preds = %for.end441
  %203 = load i64, ptr %size.addr, align 8
  call void @trace_e1000x_rx_oversized(i64 noundef %203)
  %204 = load ptr, ptr %core.addr, align 8
  %mac447 = getelementptr inbounds %struct.IGBCore, ptr %204, i32 0, i32 0
  %arraydecay448 = getelementptr inbounds [32768 x i32], ptr %mac447, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay448, i32 noundef 4139)
  br label %if.end449

if.end449:                                        ; preds = %if.then446, %for.end441
  %205 = load i16, ptr %oversized, align 2
  %conv450 = zext i16 %205 to i32
  %not = xor i32 %conv450, -1
  %206 = load i16, ptr %queues, align 2
  %conv451 = zext i16 %206 to i32
  %and452 = and i32 %conv451, %not
  %conv453 = trunc i32 %and452 to i16
  store i16 %conv453, ptr %queues, align 2
  br label %if.end454

if.end454:                                        ; preds = %if.end449, %if.end396
  %207 = load i16, ptr %queues, align 2
  %tobool455 = icmp ne i16 %207, 0
  br i1 %tobool455, label %if.then456, label %if.end496

if.then456:                                       ; preds = %if.end454
  %208 = load ptr, ptr %core.addr, align 8
  %209 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %209, i32 0, i32 6
  %210 = load ptr, ptr %rx_pkt, align 8
  %211 = load ptr, ptr %external_tx.addr, align 8
  %cmp457 = icmp ne ptr %211, null
  %212 = load ptr, ptr %rss_info.addr, align 8
  call void @igb_rss_parse_packet(ptr noundef %208, ptr noundef %210, i1 noundef zeroext %cmp457, ptr noundef %212)
  %213 = load ptr, ptr %rss_info.addr, align 8
  %queue = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %213, i32 0, i32 2
  %214 = load i32, ptr %queue, align 4
  %and459 = and i32 %214, 1
  %tobool460 = icmp ne i32 %and459, 0
  br i1 %tobool460, label %if.then461, label %if.end495

if.then461:                                       ; preds = %if.then456
  store i32 0, ptr %i, align 4
  br label %for.cond462

for.cond462:                                      ; preds = %for.inc492, %if.then461
  %215 = load i32, ptr %i, align 4
  %cmp463 = icmp slt i32 %215, 8
  br i1 %cmp463, label %for.body465, label %for.end494

for.body465:                                      ; preds = %for.cond462
  %216 = load i16, ptr %queues, align 2
  %conv466 = zext i16 %216 to i64
  %217 = load i32, ptr %i, align 4
  %sh_prom467 = zext i32 %217 to i64
  %shl468 = shl i64 1, %sh_prom467
  %and469 = and i64 %conv466, %shl468
  %tobool470 = icmp ne i64 %and469, 0
  br i1 %tobool470, label %land.lhs.true471, label %if.end491

land.lhs.true471:                                 ; preds = %for.body465
  %218 = load ptr, ptr %core.addr, align 8
  %mac472 = getelementptr inbounds %struct.IGBCore, ptr %218, i32 0, i32 0
  %219 = load i32, ptr %i, align 4
  %add473 = add i32 5812, %219
  %idxprom474 = sext i32 %add473 to i64
  %arrayidx475 = getelementptr [32768 x i32], ptr %mac472, i64 0, i64 %idxprom474
  %220 = load i32, ptr %arrayidx475, align 4
  %and476 = and i32 %220, 131072
  %tobool477 = icmp ne i32 %and476, 0
  br i1 %tobool477, label %if.then478, label %if.end491

if.then478:                                       ; preds = %land.lhs.true471
  %221 = load i32, ptr %i, align 4
  %add479 = add i32 %221, 8
  %sh_prom480 = zext i32 %add479 to i64
  %shl481 = shl i64 1, %sh_prom480
  %222 = load i16, ptr %queues, align 2
  %conv482 = zext i16 %222 to i64
  %or483 = or i64 %conv482, %shl481
  %conv484 = trunc i64 %or483 to i16
  store i16 %conv484, ptr %queues, align 2
  %223 = load i32, ptr %i, align 4
  %sh_prom485 = zext i32 %223 to i64
  %shl486 = shl i64 1, %sh_prom485
  %not487 = xor i64 %shl486, -1
  %224 = load i16, ptr %queues, align 2
  %conv488 = zext i16 %224 to i64
  %and489 = and i64 %conv488, %not487
  %conv490 = trunc i64 %and489 to i16
  store i16 %conv490, ptr %queues, align 2
  br label %if.end491

if.end491:                                        ; preds = %if.then478, %land.lhs.true471, %for.body465
  br label %for.inc492

for.inc492:                                       ; preds = %if.end491
  %225 = load i32, ptr %i, align 4
  %inc493 = add i32 %225, 1
  store i32 %inc493, ptr %i, align 4
  br label %for.cond462, !llvm.loop !24

for.end494:                                       ; preds = %for.cond462
  br label %if.end495

if.end495:                                        ; preds = %for.end494, %if.then456
  br label %if.end496

if.end496:                                        ; preds = %if.end495, %if.end454
  br label %if.end568

if.else497:                                       ; preds = %if.end133
  %226 = load ptr, ptr %core.addr, align 8
  %mac498 = getelementptr inbounds %struct.IGBCore, ptr %226, i32 0, i32 0
  %arraydecay499 = getelementptr inbounds [32768 x i32], ptr %mac498, i64 0, i64 0
  %227 = load ptr, ptr %ehdr, align 8
  %call500 = call zeroext i1 @e1000x_rx_group_filter(ptr noundef %arraydecay499, ptr noundef %227)
  %frombool501 = zext i1 %call500 to i8
  store i8 %frombool501, ptr %accepted, align 1
  %228 = load i8, ptr %accepted, align 1
  %tobool502 = trunc i8 %228 to i1
  br i1 %tobool502, label %if.end559, label %if.then503

if.then503:                                       ; preds = %if.else497
  %229 = load ptr, ptr %core.addr, align 8
  %mac504 = getelementptr inbounds %struct.IGBCore, ptr %229, i32 0, i32 0
  %arraydecay505 = getelementptr inbounds [32768 x i32], ptr %mac504, i64 0, i64 0
  %add.ptr506 = getelementptr i32, ptr %arraydecay505, i64 5432
  store ptr %add.ptr506, ptr %macp, align 8
  br label %for.cond507

for.cond507:                                      ; preds = %for.inc556, %if.then503
  %230 = load ptr, ptr %macp, align 8
  %231 = load ptr, ptr %core.addr, align 8
  %mac508 = getelementptr inbounds %struct.IGBCore, ptr %231, i32 0, i32 0
  %arraydecay509 = getelementptr inbounds [32768 x i32], ptr %mac508, i64 0, i64 0
  %add.ptr510 = getelementptr i32, ptr %arraydecay509, i64 5432
  %add.ptr511 = getelementptr i32, ptr %add.ptr510, i64 16
  %cmp512 = icmp ult ptr %230, %add.ptr511
  br i1 %cmp512, label %for.body514, label %for.end558

for.body514:                                      ; preds = %for.cond507
  %232 = load ptr, ptr %macp, align 8
  %arrayidx515 = getelementptr i32, ptr %232, i64 1
  %233 = load i32, ptr %arrayidx515, align 4
  %and516 = and i32 %233, -2147483648
  %tobool517 = icmp ne i32 %and516, 0
  br i1 %tobool517, label %if.end519, label %if.then518

if.then518:                                       ; preds = %for.body514
  br label %for.inc556

if.end519:                                        ; preds = %for.body514
  %234 = load ptr, ptr %macp, align 8
  %arrayidx520 = getelementptr i32, ptr %234, i64 0
  %235 = load i32, ptr %arrayidx520, align 4
  %call521 = call i32 @cpu_to_le32(i32 noundef %235)
  %arrayidx522 = getelementptr [2 x i32], ptr %ra, i64 0, i64 0
  store i32 %call521, ptr %arrayidx522, align 4
  %236 = load ptr, ptr %macp, align 8
  %arrayidx523 = getelementptr i32, ptr %236, i64 1
  %237 = load i32, ptr %arrayidx523, align 4
  %call524 = call i32 @cpu_to_le32(i32 noundef %237)
  %arrayidx525 = getelementptr [2 x i32], ptr %ra, i64 0, i64 1
  store i32 %call524, ptr %arrayidx525, align 4
  %238 = load ptr, ptr %ehdr, align 8
  %h_dest526 = getelementptr inbounds %struct.eth_header, ptr %238, i32 0, i32 0
  %arraydecay527 = getelementptr inbounds [6 x i8], ptr %h_dest526, i64 0, i64 0
  %arraydecay528 = getelementptr inbounds [2 x i32], ptr %ra, i64 0, i64 0
  %call529 = call i32 @memcmp(ptr noundef %arraydecay527, ptr noundef %arraydecay528, i64 noundef 6) #14
  %tobool530 = icmp ne i32 %call529, 0
  br i1 %tobool530, label %if.end555, label %if.then531

if.then531:                                       ; preds = %if.end519
  %239 = load ptr, ptr %macp, align 8
  %240 = load ptr, ptr %core.addr, align 8
  %mac532 = getelementptr inbounds %struct.IGBCore, ptr %240, i32 0, i32 0
  %arraydecay533 = getelementptr inbounds [32768 x i32], ptr %mac532, i64 0, i64 0
  %sub.ptr.lhs.cast = ptrtoint ptr %239 to i64
  %sub.ptr.rhs.cast = ptrtoint ptr %arraydecay533 to i64
  %sub.ptr.sub = sub i64 %sub.ptr.lhs.cast, %sub.ptr.rhs.cast
  %sub.ptr.div = sdiv exact i64 %sub.ptr.sub, 4
  %sub534 = sub i64 %sub.ptr.div, 5432
  %conv535 = trunc i64 %sub534 to i32
  %div536 = sdiv i32 %conv535, 2
  %241 = load ptr, ptr %ehdr, align 8
  %h_dest537 = getelementptr inbounds %struct.eth_header, ptr %241, i32 0, i32 0
  %arraydecay538 = getelementptr inbounds [6 x i8], ptr %h_dest537, i64 0, i64 0
  %arrayidx539 = getelementptr i8, ptr %arraydecay538, i64 0
  %242 = load i8, ptr %arrayidx539, align 2
  %243 = load ptr, ptr %ehdr, align 8
  %h_dest540 = getelementptr inbounds %struct.eth_header, ptr %243, i32 0, i32 0
  %arraydecay541 = getelementptr inbounds [6 x i8], ptr %h_dest540, i64 0, i64 0
  %arrayidx542 = getelementptr i8, ptr %arraydecay541, i64 1
  %244 = load i8, ptr %arrayidx542, align 1
  %245 = load ptr, ptr %ehdr, align 8
  %h_dest543 = getelementptr inbounds %struct.eth_header, ptr %245, i32 0, i32 0
  %arraydecay544 = getelementptr inbounds [6 x i8], ptr %h_dest543, i64 0, i64 0
  %arrayidx545 = getelementptr i8, ptr %arraydecay544, i64 2
  %246 = load i8, ptr %arrayidx545, align 2
  %247 = load ptr, ptr %ehdr, align 8
  %h_dest546 = getelementptr inbounds %struct.eth_header, ptr %247, i32 0, i32 0
  %arraydecay547 = getelementptr inbounds [6 x i8], ptr %h_dest546, i64 0, i64 0
  %arrayidx548 = getelementptr i8, ptr %arraydecay547, i64 3
  %248 = load i8, ptr %arrayidx548, align 1
  %249 = load ptr, ptr %ehdr, align 8
  %h_dest549 = getelementptr inbounds %struct.eth_header, ptr %249, i32 0, i32 0
  %arraydecay550 = getelementptr inbounds [6 x i8], ptr %h_dest549, i64 0, i64 0
  %arrayidx551 = getelementptr i8, ptr %arraydecay550, i64 4
  %250 = load i8, ptr %arrayidx551, align 2
  %251 = load ptr, ptr %ehdr, align 8
  %h_dest552 = getelementptr inbounds %struct.eth_header, ptr %251, i32 0, i32 0
  %arraydecay553 = getelementptr inbounds [6 x i8], ptr %h_dest552, i64 0, i64 0
  %arrayidx554 = getelementptr i8, ptr %arraydecay553, i64 5
  %252 = load i8, ptr %arrayidx554, align 1
  call void @trace_e1000x_rx_flt_ucast_match(i32 noundef %div536, i8 noundef zeroext %242, i8 noundef zeroext %244, i8 noundef zeroext %246, i8 noundef zeroext %248, i8 noundef zeroext %250, i8 noundef zeroext %252)
  store i8 1, ptr %accepted, align 1
  br label %for.end558

if.end555:                                        ; preds = %if.end519
  br label %for.inc556

for.inc556:                                       ; preds = %if.end555, %if.then518
  %253 = load ptr, ptr %macp, align 8
  %add.ptr557 = getelementptr i32, ptr %253, i64 2
  store ptr %add.ptr557, ptr %macp, align 8
  br label %for.cond507, !llvm.loop !25

for.end558:                                       ; preds = %if.then531, %for.cond507
  br label %if.end559

if.end559:                                        ; preds = %for.end558, %if.else497
  %254 = load i8, ptr %accepted, align 1
  %tobool560 = trunc i8 %254 to i1
  br i1 %tobool560, label %if.then561, label %if.end567

if.then561:                                       ; preds = %if.end559
  %255 = load ptr, ptr %core.addr, align 8
  %256 = load ptr, ptr %core.addr, align 8
  %rx_pkt562 = getelementptr inbounds %struct.IGBCore, ptr %256, i32 0, i32 6
  %257 = load ptr, ptr %rx_pkt562, align 8
  %258 = load ptr, ptr %rss_info.addr, align 8
  call void @igb_rss_parse_packet(ptr noundef %255, ptr noundef %257, i1 noundef zeroext false, ptr noundef %258)
  %259 = load ptr, ptr %rss_info.addr, align 8
  %queue563 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %259, i32 0, i32 2
  %260 = load i32, ptr %queue563, align 4
  %sh_prom564 = zext i32 %260 to i64
  %shl565 = shl i64 1, %sh_prom564
  %conv566 = trunc i64 %shl565 to i16
  store i16 %conv566, ptr %queues, align 2
  br label %if.end567

if.end567:                                        ; preds = %if.then561, %if.end559
  br label %if.end568

if.end568:                                        ; preds = %if.end567, %if.end496
  %261 = load i16, ptr %queues, align 2
  store i16 %261, ptr %retval, align 2
  br label %return

return:                                           ; preds = %if.end568, %if.then132, %if.then47
  %262 = load i16, ptr %retval, align 2
  ret i16 %262
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_flt_dropped() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_flt_dropped()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_strip_vlan(ptr noundef %core, ptr noundef %rxi) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %rxi.addr = alloca ptr, align 8
  %pool = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store ptr %rxi, ptr %rxi.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5638
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %rxi.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %2, i32 0, i32 5
  %3 = load i32, ptr %idx, align 4
  %rem = srem i32 %3, 8
  %conv = trunc i32 %rem to i16
  store i16 %conv, ptr %pool, align 2
  %4 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 6
  %5 = load ptr, ptr %rx_pkt, align 8
  %call = call i32 @net_rx_pkt_get_packet_type(ptr noundef %5)
  %cmp = icmp eq i32 %call, -1430533118
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.then
  %6 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 5820
  %7 = load i32, ptr %arrayidx3, align 8
  %and4 = and i32 %7, 1073741824
  br label %cond.end

cond.false:                                       ; preds = %if.then
  %8 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 0
  %9 = load i16, ptr %pool, align 2
  %conv6 = zext i16 %9 to i32
  %add = add i32 5812, %conv6
  %idxprom = sext i32 %add to i64
  %arrayidx7 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 %idxprom
  %10 = load i32, ptr %arrayidx7, align 4
  %and8 = and i32 %10, 1073741824
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %and4, %cond.true ], [ %and8, %cond.false ]
  %tobool9 = icmp ne i32 %cond, 0
  store i1 %tobool9, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  %11 = load ptr, ptr %core.addr, align 8
  %mac10 = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac10, i64 0, i64 0
  %call11 = call i32 @e1000x_vlan_enabled(ptr noundef %arraydecay)
  %tobool12 = icmp ne i32 %call11, 0
  store i1 %tobool12, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end, %cond.end
  %12 = load i1, ptr %retval, align 1
  ret i1 %12
}

declare void @net_rx_pkt_attach_iovec_ex(ptr noundef, ptr noundef, i32 noundef, i64 noundef, i32 noundef, i16 noundef zeroext, i16 noundef zeroext) #1

declare i64 @net_rx_pkt_get_total_len(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000x_fcs_len(ptr noundef %mac) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 64
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 67108864
  %tobool = icmp ne i32 %and, 0
  %cond = select i1 %tobool, i32 0, i32 4
  ret i32 %cond
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_not_written_to_guest(i32 noundef %queue_idx) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load i32, ptr %queue_idx.addr, align 4
  call void @_nocheck__trace_e1000e_rx_not_written_to_guest(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_rx_fix_l4_csum(ptr noundef %core, ptr noundef %pkt) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %vhdr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  %0 = load ptr, ptr %pkt.addr, align 8
  %call = call ptr @net_rx_pkt_get_vhdr(ptr noundef %0)
  store ptr %call, ptr %vhdr, align 8
  %1 = load ptr, ptr %vhdr, align 8
  %flags = getelementptr inbounds %struct.virtio_net_hdr, ptr %1, i32 0, i32 0
  %2 = load i8, ptr %flags, align 2
  %conv = zext i8 %2 to i32
  %and = and i32 %conv, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %pkt.addr, align 8
  %call1 = call zeroext i1 @net_rx_pkt_fix_l4_csum(ptr noundef %3)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_packet_to_guest(ptr noundef %core, ptr noundef %pkt, ptr noundef %rxr, ptr noundef %rss_info, i16 noundef zeroext %etqf, i1 noundef zeroext %ts) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rxr.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %etqf.addr = alloca i16, align 2
  %ts.addr = alloca i8, align 1
  %d = alloca ptr, align 8
  %base = alloca i64, align 8
  %desc = alloca %union.e1000_rx_desc_union, align 8
  %rxi = alloca ptr, align 8
  %rx_desc_len = alloca i64, align 8
  %pdma_st = alloca %struct.IGBPacketRxDMAState, align 8
  %is_last = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rxr, ptr %rxr.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store i16 %etqf, ptr %etqf.addr, align 2
  %frombool = zext i1 %ts to i8
  store i8 %frombool, ptr %ts.addr, align 1
  call void @llvm.memset.p0.i64(ptr align 8 %pdma_st, i8 0, i64 104, i1 false)
  %is_first = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 10
  store i8 1, ptr %is_first, align 1
  %0 = load ptr, ptr %pkt.addr, align 8
  %call = call i64 @net_rx_pkt_get_total_len(ptr noundef %0)
  %size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 0
  store i64 %call, ptr %size, align 8
  %size1 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 0
  %1 = load i64, ptr %size1, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %call2 = call i32 @e1000x_fcs_len(ptr noundef %arraydecay)
  %conv = sext i32 %call2 to i64
  %add = add i64 %1, %conv
  %total_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 1
  store i64 %add, ptr %total_size, align 8
  %3 = load ptr, ptr %rxr.addr, align 8
  %i = getelementptr inbounds %struct.E1000E_RxRing_st, ptr %3, i32 0, i32 0
  %4 = load ptr, ptr %i, align 8
  store ptr %4, ptr %rxi, align 8
  %5 = load ptr, ptr %core.addr, align 8
  %rx_desc_len3 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 3
  %6 = load i8, ptr %rx_desc_len3, align 8
  %conv4 = zext i8 %6 to i64
  store i64 %conv4, ptr %rx_desc_len, align 8
  %7 = load ptr, ptr %core.addr, align 8
  %8 = load ptr, ptr %rxi, align 8
  %call5 = call i32 @igb_rxbufsize(ptr noundef %7, ptr noundef %8)
  %rx_desc_packet_buf_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 5
  store i32 %call5, ptr %rx_desc_packet_buf_size, align 8
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load ptr, ptr %rxi, align 8
  %call6 = call i32 @igb_rxhdrbufsize(ptr noundef %9, ptr noundef %10)
  %rx_desc_header_buf_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 6
  store i32 %call6, ptr %rx_desc_header_buf_size, align 4
  %11 = load ptr, ptr %pkt.addr, align 8
  %call7 = call ptr @net_rx_pkt_get_iovec(ptr noundef %11)
  %iov = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 7
  store ptr %call7, ptr %iov, align 8
  %12 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 14
  %13 = load ptr, ptr %owner, align 8
  %14 = load ptr, ptr %rxi, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %14, i32 0, i32 5
  %15 = load i32, ptr %idx, align 4
  %rem = srem i32 %15, 8
  %call8 = call ptr @pcie_sriov_get_vf_at_index(ptr noundef %13, i32 noundef %rem)
  store ptr %call8, ptr %d, align 8
  %16 = load ptr, ptr %d, align 8
  %tobool = icmp ne ptr %16, null
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %17 = load ptr, ptr %core.addr, align 8
  %owner9 = getelementptr inbounds %struct.IGBCore, ptr %17, i32 0, i32 14
  %18 = load ptr, ptr %owner9, align 8
  store ptr %18, ptr %d, align 8
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %19 = load ptr, ptr %core.addr, align 8
  %20 = load ptr, ptr %rxi, align 8
  %21 = load ptr, ptr %pkt.addr, align 8
  %call10 = call zeroext i1 @igb_do_ps(ptr noundef %19, ptr noundef %20, ptr noundef %21, ptr noundef %pdma_st)
  %do_ps = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 9
  %frombool11 = zext i1 %call10 to i8
  store i8 %frombool11, ptr %do_ps, align 8
  br label %do.body

do.body:                                          ; preds = %do.cond, %if.end
  %bastate = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 11
  call void @llvm.memset.p0.i64(ptr align 2 %bastate, i8 0, i64 6, i1 false)
  store i8 0, ptr %is_last, align 1
  %22 = load ptr, ptr %core.addr, align 8
  %23 = load ptr, ptr %rxi, align 8
  %call12 = call zeroext i1 @igb_ring_empty(ptr noundef %22, ptr noundef %23)
  br i1 %call12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %do.body
  br label %return

if.end14:                                         ; preds = %do.body
  %24 = load ptr, ptr %core.addr, align 8
  %25 = load ptr, ptr %rxi, align 8
  %call15 = call i64 @igb_ring_head_descr(ptr noundef %24, ptr noundef %25)
  store i64 %call15, ptr %base, align 8
  %26 = load ptr, ptr %d, align 8
  %27 = load i64, ptr %base, align 8
  %28 = load i64, ptr %rx_desc_len, align 8
  %call16 = call i32 @pci_dma_read(ptr noundef %26, i64 noundef %27, ptr noundef %desc, i64 noundef %28)
  %29 = load ptr, ptr %rxi, align 8
  %idx17 = getelementptr inbounds %struct.E1000ERingInfo, ptr %29, i32 0, i32 5
  %30 = load i32, ptr %idx17, align 4
  %31 = load i64, ptr %base, align 8
  %32 = load i64, ptr %rx_desc_len, align 8
  %conv18 = trunc i64 %32 to i8
  call void @trace_e1000e_rx_descr(i32 noundef %30, i64 noundef %31, i8 noundef zeroext %conv18)
  %33 = load ptr, ptr %core.addr, align 8
  %34 = load ptr, ptr %rxi, align 8
  call void @igb_read_rx_descr(ptr noundef %33, ptr noundef %desc, ptr noundef %pdma_st, ptr noundef %34)
  %35 = load ptr, ptr %core.addr, align 8
  %36 = load ptr, ptr %pkt.addr, align 8
  %37 = load ptr, ptr %d, align 8
  call void @igb_write_to_rx_buffers(ptr noundef %35, ptr noundef %36, ptr noundef %37, ptr noundef %pdma_st)
  %desc_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 3
  %38 = load i64, ptr %desc_size, align 8
  %desc_offset = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 4
  %39 = load i64, ptr %desc_offset, align 8
  %add19 = add i64 %39, %38
  store i64 %add19, ptr %desc_offset, align 8
  %desc_offset20 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 4
  %40 = load i64, ptr %desc_offset20, align 8
  %total_size21 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 1
  %41 = load i64, ptr %total_size21, align 8
  %cmp = icmp uge i64 %40, %41
  br i1 %cmp, label %if.then23, label %if.end24

if.then23:                                        ; preds = %if.end14
  store i8 1, ptr %is_last, align 1
  br label %if.end24

if.end24:                                         ; preds = %if.then23, %if.end14
  %42 = load ptr, ptr %core.addr, align 8
  %43 = load i8, ptr %is_last, align 1
  %tobool25 = trunc i8 %43 to i1
  br i1 %tobool25, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.end24
  %44 = load ptr, ptr %pkt.addr, align 8
  br label %cond.end

cond.false:                                       ; preds = %if.end24
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi ptr [ %44, %cond.true ], [ null, %cond.false ]
  %45 = load ptr, ptr %rss_info.addr, align 8
  %46 = load i16, ptr %etqf.addr, align 2
  %47 = load i8, ptr %ts.addr, align 1
  %tobool27 = trunc i8 %47 to i1
  %48 = load ptr, ptr %rxi, align 8
  call void @igb_write_rx_descr(ptr noundef %42, ptr noundef %desc, ptr noundef %cond, ptr noundef %45, i16 noundef zeroext %46, i1 noundef zeroext %tobool27, ptr noundef %pdma_st, ptr noundef %48)
  %49 = load ptr, ptr %core.addr, align 8
  %50 = load ptr, ptr %d, align 8
  %51 = load i64, ptr %base, align 8
  %52 = load i64, ptr %rx_desc_len, align 8
  call void @igb_pci_dma_write_rx_desc(ptr noundef %49, ptr noundef %50, i64 noundef %51, ptr noundef %desc, i64 noundef %52)
  %53 = load ptr, ptr %core.addr, align 8
  %54 = load ptr, ptr %rxi, align 8
  %55 = load i64, ptr %rx_desc_len, align 8
  %div = udiv i64 %55, 16
  %conv28 = trunc i64 %div to i32
  call void @igb_ring_advance(ptr noundef %53, ptr noundef %54, i32 noundef %conv28)
  br label %do.cond

do.cond:                                          ; preds = %cond.end
  %desc_offset29 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 4
  %56 = load i64, ptr %desc_offset29, align 8
  %total_size30 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 1
  %57 = load i64, ptr %total_size30, align 8
  %cmp31 = icmp ult i64 %56, %57
  br i1 %cmp31, label %do.body, label %do.end, !llvm.loop !26

do.end:                                           ; preds = %do.cond
  %58 = load ptr, ptr %core.addr, align 8
  %59 = load ptr, ptr %rxi, align 8
  %size33 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 0
  %60 = load i64, ptr %size33, align 8
  %total_size34 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %pdma_st, i32 0, i32 1
  %61 = load i64, ptr %total_size34, align 8
  call void @igb_update_rx_stats(ptr noundef %58, ptr noundef %59, i64 noundef %60, i64 noundef %61)
  br label %return

return:                                           ; preds = %do.end, %if.then13
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_descr_threshold_hit(ptr noundef %core, ptr noundef %rxi) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %rxi.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %rxi, ptr %rxi.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %rxi.addr, align 8
  %call = call i32 @igb_ring_free_descr_num(ptr noundef %0, ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %rxi.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %3, i32 0, i32 5
  %4 = load i32, ptr %idx, align 4
  %mul = mul i32 64, %4
  %add = add i32 49164, %mul
  %shr = ashr i32 %add, 2
  %idxprom = sext i32 %shr to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %5 = load i32, ptr %arrayidx, align 4
  %shr1 = lshr i32 %5, 20
  %and = and i32 %shr1, 31
  %mul2 = mul i32 %and, 16
  %cmp = icmp eq i32 %call, %mul2
  ret i1 %cmp
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_rx_wb_eic(ptr noundef %core, i32 noundef %queue_idx) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %queue_idx.addr = alloca i32, align 4
  %n = alloca i32, align 4
  %ent = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  store i32 0, ptr %ent, align 4
  %0 = load i32, ptr %queue_idx.addr, align 4
  %conv = trunc i32 %0 to i8
  %call = call zeroext i8 @igb_ivar_entry_rx(i8 noundef zeroext %conv)
  %conv1 = zext i8 %call to i32
  store i32 %conv1, ptr %n, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %n, align 4
  %div = udiv i32 %2, 4
  %add = add i32 1472, %div
  %idxprom = zext i32 %add to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %4 = load i32, ptr %n, align 4
  %rem = urem i32 %4, 4
  %mul = mul i32 8, %rem
  %shr = lshr i32 %3, %mul
  %and = and i32 %shr, 255
  store i32 %and, ptr %ent, align 4
  %5 = load i32, ptr %ent, align 4
  %and2 = and i32 %5, 128
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %6 = load i32, ptr %ent, align 4
  %and3 = and i32 %6, 31
  %sh_prom = zext i32 %and3 to i64
  %shl = shl i64 1, %sh_prom
  br label %cond.end

cond.false:                                       ; preds = %entry
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i64 [ %shl, %cond.true ], [ 0, %cond.false ]
  %conv4 = trunc i64 %cond to i32
  ret i32 %conv4
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_written_to_guest(i32 noundef %queue_idx) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load i32, ptr %queue_idx.addr, align 4
  call void @_nocheck__trace_e1000e_rx_written_to_guest(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_interrupt_set(i32 noundef %causes) #0 {
entry:
  %causes.addr = alloca i32, align 4
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i32, ptr %causes.addr, align 4
  call void @_nocheck__trace_e1000e_rx_interrupt_set(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_receive_iov(i32 noundef %iovcnt) #0 {
entry:
  %iovcnt.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RECEIVE_IOV_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %iovcnt.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.12, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %iovcnt.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.13, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: convergent nocallback nofree nosync nounwind willreturn memory(none)
declare i1 @llvm.is.constant.i64(i64) #6

; Function Attrs: nocallback nofree nounwind willreturn memory(argmem: readwrite)
declare void @llvm.memcpy.p0.p0.i64(ptr noalias nocapture writeonly, ptr noalias nocapture readonly, i64, i1 immarg) #7

declare i64 @iov_to_buf_full(ptr noundef, i32 noundef, i64 noundef, ptr noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @is_broadcast_ether_addr(ptr noundef %addr) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  store ptr %addr, ptr %addr.addr, align 8
  %0 = load ptr, ptr %addr.addr, align 8
  %arrayidx = getelementptr i8, ptr %0, i64 0
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %2 = load ptr, ptr %addr.addr, align 8
  %arrayidx1 = getelementptr i8, ptr %2, i64 1
  %3 = load i8, ptr %arrayidx1, align 1
  %conv2 = zext i8 %3 to i32
  %and = and i32 %conv, %conv2
  %4 = load ptr, ptr %addr.addr, align 8
  %arrayidx3 = getelementptr i8, ptr %4, i64 2
  %5 = load i8, ptr %arrayidx3, align 1
  %conv4 = zext i8 %5 to i32
  %and5 = and i32 %and, %conv4
  %6 = load ptr, ptr %addr.addr, align 8
  %arrayidx6 = getelementptr i8, ptr %6, i64 3
  %7 = load i8, ptr %arrayidx6, align 1
  %conv7 = zext i8 %7 to i32
  %and8 = and i32 %and5, %conv7
  %8 = load ptr, ptr %addr.addr, align 8
  %arrayidx9 = getelementptr i8, ptr %8, i64 4
  %9 = load i8, ptr %arrayidx9, align 1
  %conv10 = zext i8 %9 to i32
  %and11 = and i32 %and8, %conv10
  %10 = load ptr, ptr %addr.addr, align 8
  %arrayidx12 = getelementptr i8, ptr %10, i64 5
  %11 = load i8, ptr %arrayidx12, align 1
  %conv13 = zext i8 %11 to i32
  %and14 = and i32 %and11, %conv13
  %cmp = icmp eq i32 %and14, 255
  %conv15 = zext i1 %cmp to i32
  ret i32 %conv15
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @is_multicast_ether_addr(ptr noundef %addr) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  store ptr %addr, ptr %addr.addr, align 8
  %0 = load ptr, ptr %addr.addr, align 8
  %arrayidx = getelementptr i8, ptr %0, i64 0
  %1 = load i8, ptr %arrayidx, align 1
  %conv = zext i8 %1 to i32
  %and = and i32 1, %conv
  ret i32 %and
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @be16_to_cpu(i16 noundef zeroext %v) #0 {
entry:
  %v.addr = alloca i16, align 2
  store i16 %v, ptr %v.addr, align 2
  %0 = load i16, ptr %v.addr, align 2
  %1 = call i16 @llvm.bswap.i16(i16 %0)
  ret i16 %1
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_is_oversized(ptr noundef %core, ptr noundef %ehdr, i64 noundef %size, i64 noundef %vlan_num, i1 noundef zeroext %lpe, i16 noundef zeroext %rlpml) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %ehdr.addr = alloca ptr, align 8
  %size.addr = alloca i64, align 8
  %vlan_num.addr = alloca i64, align 8
  %lpe.addr = alloca i8, align 1
  %rlpml.addr = alloca i16, align 2
  %vlan_header_size = alloca i64, align 8
  %header_size = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %ehdr, ptr %ehdr.addr, align 8
  store i64 %size, ptr %size.addr, align 8
  store i64 %vlan_num, ptr %vlan_num.addr, align 8
  %frombool = zext i1 %lpe to i8
  store i8 %frombool, ptr %lpe.addr, align 1
  store i16 %rlpml, ptr %rlpml.addr, align 2
  %0 = load i64, ptr %vlan_num.addr, align 8
  %mul = mul i64 4, %0
  store i64 %mul, ptr %vlan_header_size, align 8
  %1 = load i64, ptr %vlan_header_size, align 8
  %add = add i64 14, %1
  store i64 %add, ptr %header_size, align 8
  %2 = load i8, ptr %lpe.addr, align 1
  %tobool = trunc i8 %2 to i1
  br i1 %tobool, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %3 = load i64, ptr %size.addr, align 8
  %add1 = add i64 %3, 4
  %4 = load i16, ptr %rlpml.addr, align 2
  %conv = zext i16 %4 to i64
  %cmp = icmp ugt i64 %add1, %conv
  %conv2 = zext i1 %cmp to i32
  br label %cond.end

cond.false:                                       ; preds = %entry
  %5 = load i64, ptr %size.addr, align 8
  %6 = load i64, ptr %header_size, align 8
  %add3 = add i64 %6, 1500
  %cmp4 = icmp ugt i64 %5, %add3
  %conv5 = zext i1 %cmp4 to i32
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %conv2, %cond.true ], [ %conv5, %cond.false ]
  %tobool6 = icmp ne i32 %cond, 0
  ret i1 %tobool6
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000x_rx_oversized(i64 noundef %size) #0 {
entry:
  %size.addr = alloca i64, align 8
  store i64 %size, ptr %size.addr, align 8
  %0 = load i64, ptr %size.addr, align 8
  call void @_nocheck__trace_e1000x_rx_oversized(i64 noundef %0)
  ret void
}

declare void @e1000x_timestamp(ptr noundef, i64 noundef, i64 noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @le32_to_cpu(i32 noundef %v) #0 {
entry:
  %v.addr = alloca i32, align 4
  store i32 %v, ptr %v.addr, align 4
  %0 = load i32, ptr %v.addr, align 4
  ret i32 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @le16_to_cpu(i16 noundef zeroext %v) #0 {
entry:
  %v.addr = alloca i16, align 2
  store i16 %v, ptr %v.addr, align 2
  %0 = load i16, ptr %v.addr, align 2
  ret i16 %0
}

declare zeroext i1 @e1000x_rx_vlan_filter(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @cpu_to_le32(i32 noundef %v) #0 {
entry:
  %v.addr = alloca i32, align 4
  store i32 %v, ptr %v.addr, align 4
  %0 = load i32, ptr %v.addr, align 4
  ret i32 %0
}

; Function Attrs: nounwind willreturn memory(read)
declare i32 @memcmp(ptr noundef, ptr noundef, i64 noundef) #8

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @is_unicast_ether_addr(ptr noundef %addr) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  store ptr %addr, ptr %addr.addr, align 8
  %0 = load ptr, ptr %addr.addr, align 8
  %call = call i32 @is_multicast_ether_addr(ptr noundef %0)
  %tobool = icmp ne i32 %call, 0
  %lnot = xor i1 %tobool, true
  %lnot.ext = zext i1 %lnot to i32
  ret i32 %lnot.ext
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000x_vlan_rx_filter_enabled(ptr noundef %mac) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 64
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 262144
  %cmp = icmp ne i32 %and, 0
  %conv = zext i1 %cmp to i32
  ret i32 %conv
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_rss_parse_packet(ptr noundef %core, ptr noundef %pkt, i1 noundef zeroext %tx, ptr noundef %info) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %tx.addr = alloca i8, align 1
  %info.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  %frombool = zext i1 %tx to i8
  store i8 %frombool, ptr %tx.addr, align 1
  store ptr %info, ptr %info.addr, align 8
  call void @trace_e1000e_rx_rss_started()
  %0 = load i8, ptr %tx.addr, align 1
  %tobool = trunc i8 %0 to i1
  br i1 %tobool, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rss_enabled(ptr noundef %1)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %lor.lhs.false, %entry
  %2 = load ptr, ptr %info.addr, align 8
  %enabled = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %2, i32 0, i32 0
  store i8 0, ptr %enabled, align 4
  %3 = load ptr, ptr %info.addr, align 8
  %hash = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %3, i32 0, i32 1
  store i32 0, ptr %hash, align 4
  %4 = load ptr, ptr %info.addr, align 8
  %queue = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %4, i32 0, i32 2
  store i32 0, ptr %queue, align 4
  %5 = load ptr, ptr %info.addr, align 8
  %type = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %5, i32 0, i32 3
  store i32 0, ptr %type, align 4
  call void @trace_e1000e_rx_rss_disabled()
  br label %return

if.end:                                           ; preds = %lor.lhs.false
  %6 = load ptr, ptr %info.addr, align 8
  %enabled1 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %6, i32 0, i32 0
  store i8 1, ptr %enabled1, align 4
  %7 = load ptr, ptr %core.addr, align 8
  %8 = load ptr, ptr %pkt.addr, align 8
  %call2 = call i32 @igb_rss_get_hash_type(ptr noundef %7, ptr noundef %8)
  %9 = load ptr, ptr %info.addr, align 8
  %type3 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %9, i32 0, i32 3
  store i32 %call2, ptr %type3, align 4
  %10 = load ptr, ptr %info.addr, align 8
  %type4 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %10, i32 0, i32 3
  %11 = load i32, ptr %type4, align 4
  call void @trace_e1000e_rx_rss_type(i32 noundef %11)
  %12 = load ptr, ptr %info.addr, align 8
  %type5 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %12, i32 0, i32 3
  %13 = load i32, ptr %type5, align 4
  %cmp = icmp eq i32 %13, 0
  br i1 %cmp, label %if.then6, label %if.end9

if.then6:                                         ; preds = %if.end
  %14 = load ptr, ptr %info.addr, align 8
  %hash7 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %14, i32 0, i32 1
  store i32 0, ptr %hash7, align 4
  %15 = load ptr, ptr %info.addr, align 8
  %queue8 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %15, i32 0, i32 2
  store i32 0, ptr %queue8, align 4
  br label %return

if.end9:                                          ; preds = %if.end
  %16 = load ptr, ptr %core.addr, align 8
  %17 = load ptr, ptr %pkt.addr, align 8
  %18 = load ptr, ptr %info.addr, align 8
  %call10 = call i32 @igb_rss_calc_hash(ptr noundef %16, ptr noundef %17, ptr noundef %18)
  %19 = load ptr, ptr %info.addr, align 8
  %hash11 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %19, i32 0, i32 1
  store i32 %call10, ptr %hash11, align 4
  %20 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %20, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5888
  %21 = load ptr, ptr %info.addr, align 8
  %hash12 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %21, i32 0, i32 1
  %22 = load i32, ptr %hash12, align 4
  %conv = zext i32 %22 to i64
  %and = and i64 %conv, 127
  %arrayidx13 = getelementptr i8, ptr %arrayidx, i64 %and
  %23 = load i8, ptr %arrayidx13, align 1
  %conv14 = zext i8 %23 to i32
  %and15 = and i32 %conv14, 15
  %24 = load ptr, ptr %info.addr, align 8
  %queue16 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %24, i32 0, i32 2
  store i32 %and15, ptr %queue16, align 4
  br label %return

return:                                           ; preds = %if.end9, %if.then6, %if.then
  ret void
}

declare zeroext i1 @e1000x_rx_group_filter(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000x_rx_flt_ucast_match(i32 noundef %idx, i8 noundef zeroext %b0, i8 noundef zeroext %b1, i8 noundef zeroext %b2, i8 noundef zeroext %b3, i8 noundef zeroext %b4, i8 noundef zeroext %b5) #0 {
entry:
  %idx.addr = alloca i32, align 4
  %b0.addr = alloca i8, align 1
  %b1.addr = alloca i8, align 1
  %b2.addr = alloca i8, align 1
  %b3.addr = alloca i8, align 1
  %b4.addr = alloca i8, align 1
  %b5.addr = alloca i8, align 1
  store i32 %idx, ptr %idx.addr, align 4
  store i8 %b0, ptr %b0.addr, align 1
  store i8 %b1, ptr %b1.addr, align 1
  store i8 %b2, ptr %b2.addr, align 1
  store i8 %b3, ptr %b3.addr, align 1
  store i8 %b4, ptr %b4.addr, align 1
  store i8 %b5, ptr %b5.addr, align 1
  %0 = load i32, ptr %idx.addr, align 4
  %1 = load i8, ptr %b0.addr, align 1
  %2 = load i8, ptr %b1.addr, align 1
  %3 = load i8, ptr %b2.addr, align 1
  %4 = load i8, ptr %b3.addr, align 1
  %5 = load i8, ptr %b4.addr, align 1
  %6 = load i8, ptr %b5.addr, align 1
  call void @_nocheck__trace_e1000x_rx_flt_ucast_match(i32 noundef %0, i8 noundef zeroext %1, i8 noundef zeroext %2, i8 noundef zeroext %3, i8 noundef zeroext %4, i8 noundef zeroext %5, i8 noundef zeroext %6)
  ret void
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i16 @llvm.bswap.i16(i16) #9

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000x_rx_oversized(i64 noundef %size) #0 {
entry:
  %size.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %size, ptr %size.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000X_RX_OVERSIZED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %size.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.14, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i64, ptr %size.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.15, i64 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_started() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_rss_started()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rss_enabled(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5638
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 3
  %cmp = icmp eq i32 %and, 2
  br i1 %cmp, label %land.lhs.true, label %land.end

land.lhs.true:                                    ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rx_csum_enabled(ptr noundef %2)
  br i1 %call, label %land.end, label %land.rhs

land.rhs:                                         ; preds = %land.lhs.true
  %3 = load ptr, ptr %core.addr, align 8
  %call1 = call zeroext i1 @igb_rx_use_legacy_descriptor(ptr noundef %3)
  %lnot = xor i1 %call1, true
  br label %land.end

land.end:                                         ; preds = %land.rhs, %land.lhs.true, %entry
  %4 = phi i1 [ false, %land.lhs.true ], [ false, %entry ], [ %lnot, %land.rhs ]
  ret i1 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_rss_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_rss_get_hash_type(ptr noundef %core, ptr noundef %pkt) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  %ip6info = alloca ptr, align 8
  %ex_dis = alloca i8, align 1
  %new_ex_dis = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rss_enabled(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.20, ptr noundef @.str.3, i32 noundef 314, ptr noundef @__PRETTY_FUNCTION__.igb_rss_get_hash_type) #11
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load ptr, ptr %pkt.addr, align 8
  call void @net_rx_pkt_get_protocols(ptr noundef %1, ptr noundef %hasip4, ptr noundef %hasip6, ptr noundef %l4hdr_proto)
  %2 = load i8, ptr %hasip4, align 1
  %tobool = trunc i8 %2 to i1
  br i1 %tobool, label %if.then1, label %if.else34

if.then1:                                         ; preds = %if.end
  %3 = load i32, ptr %l4hdr_proto, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5638
  %5 = load i32, ptr %arrayidx, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 5638
  %7 = load i32, ptr %arrayidx3, align 8
  %conv = zext i32 %7 to i64
  %and = and i64 %conv, 65536
  %tobool4 = icmp ne i64 %and, 0
  %8 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 0
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 5638
  %9 = load i32, ptr %arrayidx6, align 8
  %conv7 = zext i32 %9 to i64
  %and8 = and i64 %conv7, 131072
  %tobool9 = icmp ne i64 %and8, 0
  call void @trace_e1000e_rx_rss_ip4(i32 noundef %3, i32 noundef %5, i1 noundef zeroext %tobool4, i1 noundef zeroext %tobool9)
  %10 = load i32, ptr %l4hdr_proto, align 4
  %cmp = icmp eq i32 %10, 1
  br i1 %cmp, label %land.lhs.true, label %if.end17

land.lhs.true:                                    ; preds = %if.then1
  %11 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 0
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 5638
  %12 = load i32, ptr %arrayidx12, align 8
  %conv13 = zext i32 %12 to i64
  %and14 = and i64 %conv13, 65536
  %tobool15 = icmp ne i64 %and14, 0
  br i1 %tobool15, label %if.then16, label %if.end17

if.then16:                                        ; preds = %land.lhs.true
  store i32 1, ptr %retval, align 4
  br label %return

if.end17:                                         ; preds = %land.lhs.true, %if.then1
  %13 = load i32, ptr %l4hdr_proto, align 4
  %cmp18 = icmp eq i32 %13, 2
  br i1 %cmp18, label %land.lhs.true20, label %if.end26

land.lhs.true20:                                  ; preds = %if.end17
  %14 = load ptr, ptr %core.addr, align 8
  %mac21 = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 0
  %arrayidx22 = getelementptr [32768 x i32], ptr %mac21, i64 0, i64 5638
  %15 = load i32, ptr %arrayidx22, align 8
  %and23 = and i32 %15, 4194304
  %tobool24 = icmp ne i32 %and23, 0
  br i1 %tobool24, label %if.then25, label %if.end26

if.then25:                                        ; preds = %land.lhs.true20
  store i32 7, ptr %retval, align 4
  br label %return

if.end26:                                         ; preds = %land.lhs.true20, %if.end17
  %16 = load ptr, ptr %core.addr, align 8
  %mac27 = getelementptr inbounds %struct.IGBCore, ptr %16, i32 0, i32 0
  %arrayidx28 = getelementptr [32768 x i32], ptr %mac27, i64 0, i64 5638
  %17 = load i32, ptr %arrayidx28, align 8
  %conv29 = zext i32 %17 to i64
  %and30 = and i64 %conv29, 131072
  %tobool31 = icmp ne i64 %and30, 0
  br i1 %tobool31, label %if.then32, label %if.end33

if.then32:                                        ; preds = %if.end26
  store i32 2, ptr %retval, align 4
  br label %return

if.end33:                                         ; preds = %if.end26
  br label %if.end120

if.else34:                                        ; preds = %if.end
  %18 = load i8, ptr %hasip6, align 1
  %tobool35 = trunc i8 %18 to i1
  br i1 %tobool35, label %if.then36, label %if.end119

if.then36:                                        ; preds = %if.else34
  %19 = load ptr, ptr %pkt.addr, align 8
  %call37 = call ptr @net_rx_pkt_get_ip6_info(ptr noundef %19)
  store ptr %call37, ptr %ip6info, align 8
  %20 = load ptr, ptr %core.addr, align 8
  %mac38 = getelementptr inbounds %struct.IGBCore, ptr %20, i32 0, i32 0
  %arrayidx39 = getelementptr [32768 x i32], ptr %mac38, i64 0, i64 5122
  %21 = load i32, ptr %arrayidx39, align 8
  %and40 = and i32 %21, 65536
  %tobool41 = icmp ne i32 %and40, 0
  %frombool = zext i1 %tobool41 to i8
  store i8 %frombool, ptr %ex_dis, align 1
  %22 = load ptr, ptr %core.addr, align 8
  %mac42 = getelementptr inbounds %struct.IGBCore, ptr %22, i32 0, i32 0
  %arrayidx43 = getelementptr [32768 x i32], ptr %mac42, i64 0, i64 5122
  %23 = load i32, ptr %arrayidx43, align 8
  %and44 = and i32 %23, 131072
  %tobool45 = icmp ne i32 %and44, 0
  %frombool46 = zext i1 %tobool45 to i8
  store i8 %frombool46, ptr %new_ex_dis, align 1
  %24 = load ptr, ptr %core.addr, align 8
  %mac47 = getelementptr inbounds %struct.IGBCore, ptr %24, i32 0, i32 0
  %arrayidx48 = getelementptr [32768 x i32], ptr %mac47, i64 0, i64 5122
  %25 = load i32, ptr %arrayidx48, align 8
  call void @trace_e1000e_rx_rss_ip6_rfctl(i32 noundef %25)
  %26 = load i8, ptr %ex_dis, align 1
  %tobool49 = trunc i8 %26 to i1
  %27 = load i8, ptr %new_ex_dis, align 1
  %tobool50 = trunc i8 %27 to i1
  %28 = load i32, ptr %l4hdr_proto, align 4
  %29 = load ptr, ptr %ip6info, align 8
  %has_ext_hdrs = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %29, i32 0, i32 3
  %30 = load i8, ptr %has_ext_hdrs, align 8
  %tobool51 = trunc i8 %30 to i1
  %31 = load ptr, ptr %ip6info, align 8
  %rss_ex_dst_valid = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %31, i32 0, i32 6
  %32 = load i8, ptr %rss_ex_dst_valid, align 2
  %tobool52 = trunc i8 %32 to i1
  %33 = load ptr, ptr %ip6info, align 8
  %rss_ex_src_valid = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %33, i32 0, i32 4
  %34 = load i8, ptr %rss_ex_src_valid, align 1
  %tobool53 = trunc i8 %34 to i1
  %35 = load ptr, ptr %core.addr, align 8
  %mac54 = getelementptr inbounds %struct.IGBCore, ptr %35, i32 0, i32 0
  %arrayidx55 = getelementptr [32768 x i32], ptr %mac54, i64 0, i64 5638
  %36 = load i32, ptr %arrayidx55, align 8
  %37 = load ptr, ptr %core.addr, align 8
  %mac56 = getelementptr inbounds %struct.IGBCore, ptr %37, i32 0, i32 0
  %arrayidx57 = getelementptr [32768 x i32], ptr %mac56, i64 0, i64 5638
  %38 = load i32, ptr %arrayidx57, align 8
  %conv58 = zext i32 %38 to i64
  %and59 = and i64 %conv58, 262144
  %tobool60 = icmp ne i64 %and59, 0
  %39 = load ptr, ptr %core.addr, align 8
  %mac61 = getelementptr inbounds %struct.IGBCore, ptr %39, i32 0, i32 0
  %arrayidx62 = getelementptr [32768 x i32], ptr %mac61, i64 0, i64 5638
  %40 = load i32, ptr %arrayidx62, align 8
  %conv63 = zext i32 %40 to i64
  %and64 = and i64 %conv63, 524288
  %tobool65 = icmp ne i64 %and64, 0
  %41 = load ptr, ptr %core.addr, align 8
  %mac66 = getelementptr inbounds %struct.IGBCore, ptr %41, i32 0, i32 0
  %arrayidx67 = getelementptr [32768 x i32], ptr %mac66, i64 0, i64 5638
  %42 = load i32, ptr %arrayidx67, align 8
  %conv68 = zext i32 %42 to i64
  %and69 = and i64 %conv68, 1048576
  %tobool70 = icmp ne i64 %and69, 0
  call void @trace_e1000e_rx_rss_ip6(i1 noundef zeroext %tobool49, i1 noundef zeroext %tobool50, i32 noundef %28, i1 noundef zeroext %tobool51, i1 noundef zeroext %tobool52, i1 noundef zeroext %tobool53, i32 noundef %36, i1 noundef zeroext %tobool60, i1 noundef zeroext %tobool65, i1 noundef zeroext %tobool70)
  %43 = load i8, ptr %ex_dis, align 1
  %tobool71 = trunc i8 %43 to i1
  br i1 %tobool71, label %lor.lhs.false, label %land.lhs.true74

lor.lhs.false:                                    ; preds = %if.then36
  %44 = load ptr, ptr %ip6info, align 8
  %has_ext_hdrs72 = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %44, i32 0, i32 3
  %45 = load i8, ptr %has_ext_hdrs72, align 8
  %tobool73 = trunc i8 %45 to i1
  br i1 %tobool73, label %if.end111, label %land.lhs.true74

land.lhs.true74:                                  ; preds = %lor.lhs.false, %if.then36
  %46 = load i8, ptr %new_ex_dis, align 1
  %tobool75 = trunc i8 %46 to i1
  br i1 %tobool75, label %lor.lhs.false76, label %if.then84

lor.lhs.false76:                                  ; preds = %land.lhs.true74
  %47 = load ptr, ptr %ip6info, align 8
  %rss_ex_dst_valid77 = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %47, i32 0, i32 6
  %48 = load i8, ptr %rss_ex_dst_valid77, align 2
  %tobool78 = trunc i8 %48 to i1
  br i1 %tobool78, label %if.end111, label %lor.lhs.false80

lor.lhs.false80:                                  ; preds = %lor.lhs.false76
  %49 = load ptr, ptr %ip6info, align 8
  %rss_ex_src_valid81 = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %49, i32 0, i32 4
  %50 = load i8, ptr %rss_ex_src_valid81, align 1
  %tobool82 = trunc i8 %50 to i1
  br i1 %tobool82, label %if.end111, label %if.then84

if.then84:                                        ; preds = %lor.lhs.false80, %land.lhs.true74
  %51 = load i32, ptr %l4hdr_proto, align 4
  %cmp85 = icmp eq i32 %51, 1
  br i1 %cmp85, label %land.lhs.true87, label %if.end94

land.lhs.true87:                                  ; preds = %if.then84
  %52 = load ptr, ptr %core.addr, align 8
  %mac88 = getelementptr inbounds %struct.IGBCore, ptr %52, i32 0, i32 0
  %arrayidx89 = getelementptr [32768 x i32], ptr %mac88, i64 0, i64 5638
  %53 = load i32, ptr %arrayidx89, align 8
  %conv90 = zext i32 %53 to i64
  %and91 = and i64 %conv90, 262144
  %tobool92 = icmp ne i64 %and91, 0
  br i1 %tobool92, label %if.then93, label %if.end94

if.then93:                                        ; preds = %land.lhs.true87
  store i32 3, ptr %retval, align 4
  br label %return

if.end94:                                         ; preds = %land.lhs.true87, %if.then84
  %54 = load i32, ptr %l4hdr_proto, align 4
  %cmp95 = icmp eq i32 %54, 2
  br i1 %cmp95, label %land.lhs.true97, label %if.end103

land.lhs.true97:                                  ; preds = %if.end94
  %55 = load ptr, ptr %core.addr, align 8
  %mac98 = getelementptr inbounds %struct.IGBCore, ptr %55, i32 0, i32 0
  %arrayidx99 = getelementptr [32768 x i32], ptr %mac98, i64 0, i64 5638
  %56 = load i32, ptr %arrayidx99, align 8
  %and100 = and i32 %56, 8388608
  %tobool101 = icmp ne i32 %and100, 0
  br i1 %tobool101, label %if.then102, label %if.end103

if.then102:                                       ; preds = %land.lhs.true97
  store i32 8, ptr %retval, align 4
  br label %return

if.end103:                                        ; preds = %land.lhs.true97, %if.end94
  %57 = load ptr, ptr %core.addr, align 8
  %mac104 = getelementptr inbounds %struct.IGBCore, ptr %57, i32 0, i32 0
  %arrayidx105 = getelementptr [32768 x i32], ptr %mac104, i64 0, i64 5638
  %58 = load i32, ptr %arrayidx105, align 8
  %conv106 = zext i32 %58 to i64
  %and107 = and i64 %conv106, 524288
  %tobool108 = icmp ne i64 %and107, 0
  br i1 %tobool108, label %if.then109, label %if.end110

if.then109:                                       ; preds = %if.end103
  store i32 4, ptr %retval, align 4
  br label %return

if.end110:                                        ; preds = %if.end103
  br label %if.end111

if.end111:                                        ; preds = %if.end110, %lor.lhs.false80, %lor.lhs.false76, %lor.lhs.false
  %59 = load ptr, ptr %core.addr, align 8
  %mac112 = getelementptr inbounds %struct.IGBCore, ptr %59, i32 0, i32 0
  %arrayidx113 = getelementptr [32768 x i32], ptr %mac112, i64 0, i64 5638
  %60 = load i32, ptr %arrayidx113, align 8
  %conv114 = zext i32 %60 to i64
  %and115 = and i64 %conv114, 1048576
  %tobool116 = icmp ne i64 %and115, 0
  br i1 %tobool116, label %if.then117, label %if.end118

if.then117:                                       ; preds = %if.end111
  store i32 5, ptr %retval, align 4
  br label %return

if.end118:                                        ; preds = %if.end111
  br label %if.end119

if.end119:                                        ; preds = %if.end118, %if.else34
  br label %if.end120

if.end120:                                        ; preds = %if.end119, %if.end33
  store i32 0, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end120, %if.then117, %if.then109, %if.then102, %if.then93, %if.then32, %if.then25, %if.then16
  %61 = load i32, ptr %retval, align 4
  ret i32 %61
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_type(i32 noundef %type) #0 {
entry:
  %type.addr = alloca i32, align 4
  store i32 %type, ptr %type.addr, align 4
  %0 = load i32, ptr %type.addr, align 4
  call void @_nocheck__trace_e1000e_rx_rss_type(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_rss_calc_hash(ptr noundef %core, ptr noundef %pkt, ptr noundef %info) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %info.addr = alloca ptr, align 8
  %type = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %info, ptr %info.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rss_enabled(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.20, ptr noundef @.str.3, i32 noundef 393, ptr noundef @__PRETTY_FUNCTION__.igb_rss_calc_hash) #11
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load ptr, ptr %info.addr, align 8
  %type1 = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %1, i32 0, i32 3
  %2 = load i32, ptr %type1, align 4
  switch i32 %2, label %sw.default [
    i32 2, label %sw.bb
    i32 1, label %sw.bb2
    i32 3, label %sw.bb3
    i32 5, label %sw.bb4
    i32 4, label %sw.bb5
    i32 7, label %sw.bb6
    i32 8, label %sw.bb7
  ]

sw.bb:                                            ; preds = %if.end
  store i32 0, ptr %type, align 4
  br label %sw.epilog

sw.bb2:                                           ; preds = %if.end
  store i32 1, ptr %type, align 4
  br label %sw.epilog

sw.bb3:                                           ; preds = %if.end
  store i32 5, ptr %type, align 4
  br label %sw.epilog

sw.bb4:                                           ; preds = %if.end
  store i32 3, ptr %type, align 4
  br label %sw.epilog

sw.bb5:                                           ; preds = %if.end
  store i32 4, ptr %type, align 4
  br label %sw.epilog

sw.bb6:                                           ; preds = %if.end
  store i32 6, ptr %type, align 4
  br label %sw.epilog

sw.bb7:                                           ; preds = %if.end
  store i32 7, ptr %type, align 4
  br label %sw.epilog

sw.default:                                       ; preds = %if.end
  call void @__assert_fail(ptr noundef @.str.29, ptr noundef @.str.3, i32 noundef 418, ptr noundef @__PRETTY_FUNCTION__.igb_rss_calc_hash) #11
  unreachable

sw.epilog:                                        ; preds = %sw.bb7, %sw.bb6, %sw.bb5, %sw.bb4, %sw.bb3, %sw.bb2, %sw.bb
  %3 = load ptr, ptr %pkt.addr, align 8
  %4 = load i32, ptr %type, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5920
  %call8 = call i32 @net_rx_pkt_calc_rss_hash(ptr noundef %3, i32 noundef %4, ptr noundef %arrayidx)
  ret i32 %call8
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_started() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_STARTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.16, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.17)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_csum_enabled(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 8192
  %tobool = icmp ne i32 %and, 0
  %cond = select i1 %tobool, i32 0, i32 1
  %tobool1 = icmp ne i32 %cond, 0
  ret i1 %tobool1
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_use_legacy_descriptor(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  ret i1 false
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.18, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.19)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @net_rx_pkt_get_protocols(ptr noundef, ptr noundef, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_ip4(i32 noundef %l4hdr_proto, i32 noundef %mrqc, i1 noundef zeroext %tcpipv4_enabled, i1 noundef zeroext %ipv4_enabled) #0 {
entry:
  %l4hdr_proto.addr = alloca i32, align 4
  %mrqc.addr = alloca i32, align 4
  %tcpipv4_enabled.addr = alloca i8, align 1
  %ipv4_enabled.addr = alloca i8, align 1
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  store i32 %mrqc, ptr %mrqc.addr, align 4
  %frombool = zext i1 %tcpipv4_enabled to i8
  store i8 %frombool, ptr %tcpipv4_enabled.addr, align 1
  %frombool1 = zext i1 %ipv4_enabled to i8
  store i8 %frombool1, ptr %ipv4_enabled.addr, align 1
  %0 = load i32, ptr %l4hdr_proto.addr, align 4
  %1 = load i32, ptr %mrqc.addr, align 4
  %2 = load i8, ptr %tcpipv4_enabled.addr, align 1
  %tobool = trunc i8 %2 to i1
  %3 = load i8, ptr %ipv4_enabled.addr, align 1
  %tobool2 = trunc i8 %3 to i1
  call void @_nocheck__trace_e1000e_rx_rss_ip4(i32 noundef %0, i32 noundef %1, i1 noundef zeroext %tobool, i1 noundef zeroext %tobool2)
  ret void
}

declare ptr @net_rx_pkt_get_ip6_info(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_ip6_rfctl(i32 noundef %rfctl) #0 {
entry:
  %rfctl.addr = alloca i32, align 4
  store i32 %rfctl, ptr %rfctl.addr, align 4
  %0 = load i32, ptr %rfctl.addr, align 4
  call void @_nocheck__trace_e1000e_rx_rss_ip6_rfctl(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_rss_ip6(i1 noundef zeroext %ex_dis, i1 noundef zeroext %new_ex_dis, i32 noundef %l4hdr_proto, i1 noundef zeroext %has_ext_headers, i1 noundef zeroext %ex_dst_valid, i1 noundef zeroext %ex_src_valid, i32 noundef %mrqc, i1 noundef zeroext %tcpipv6ex_enabled, i1 noundef zeroext %ipv6ex_enabled, i1 noundef zeroext %ipv6_enabled) #0 {
entry:
  %ex_dis.addr = alloca i8, align 1
  %new_ex_dis.addr = alloca i8, align 1
  %l4hdr_proto.addr = alloca i32, align 4
  %has_ext_headers.addr = alloca i8, align 1
  %ex_dst_valid.addr = alloca i8, align 1
  %ex_src_valid.addr = alloca i8, align 1
  %mrqc.addr = alloca i32, align 4
  %tcpipv6ex_enabled.addr = alloca i8, align 1
  %ipv6ex_enabled.addr = alloca i8, align 1
  %ipv6_enabled.addr = alloca i8, align 1
  %frombool = zext i1 %ex_dis to i8
  store i8 %frombool, ptr %ex_dis.addr, align 1
  %frombool1 = zext i1 %new_ex_dis to i8
  store i8 %frombool1, ptr %new_ex_dis.addr, align 1
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  %frombool2 = zext i1 %has_ext_headers to i8
  store i8 %frombool2, ptr %has_ext_headers.addr, align 1
  %frombool3 = zext i1 %ex_dst_valid to i8
  store i8 %frombool3, ptr %ex_dst_valid.addr, align 1
  %frombool4 = zext i1 %ex_src_valid to i8
  store i8 %frombool4, ptr %ex_src_valid.addr, align 1
  store i32 %mrqc, ptr %mrqc.addr, align 4
  %frombool5 = zext i1 %tcpipv6ex_enabled to i8
  store i8 %frombool5, ptr %tcpipv6ex_enabled.addr, align 1
  %frombool6 = zext i1 %ipv6ex_enabled to i8
  store i8 %frombool6, ptr %ipv6ex_enabled.addr, align 1
  %frombool7 = zext i1 %ipv6_enabled to i8
  store i8 %frombool7, ptr %ipv6_enabled.addr, align 1
  %0 = load i8, ptr %ex_dis.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i8, ptr %new_ex_dis.addr, align 1
  %tobool8 = trunc i8 %1 to i1
  %2 = load i32, ptr %l4hdr_proto.addr, align 4
  %3 = load i8, ptr %has_ext_headers.addr, align 1
  %tobool9 = trunc i8 %3 to i1
  %4 = load i8, ptr %ex_dst_valid.addr, align 1
  %tobool10 = trunc i8 %4 to i1
  %5 = load i8, ptr %ex_src_valid.addr, align 1
  %tobool11 = trunc i8 %5 to i1
  %6 = load i32, ptr %mrqc.addr, align 4
  %7 = load i8, ptr %tcpipv6ex_enabled.addr, align 1
  %tobool12 = trunc i8 %7 to i1
  %8 = load i8, ptr %ipv6ex_enabled.addr, align 1
  %tobool13 = trunc i8 %8 to i1
  %9 = load i8, ptr %ipv6_enabled.addr, align 1
  %tobool14 = trunc i8 %9 to i1
  call void @_nocheck__trace_e1000e_rx_rss_ip6(i1 noundef zeroext %tobool, i1 noundef zeroext %tobool8, i32 noundef %2, i1 noundef zeroext %tobool9, i1 noundef zeroext %tobool10, i1 noundef zeroext %tobool11, i32 noundef %6, i1 noundef zeroext %tobool12, i1 noundef zeroext %tobool13, i1 noundef zeroext %tobool14)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_ip4(i32 noundef %l4hdr_proto, i32 noundef %mrqc, i1 noundef zeroext %tcpipv4_enabled, i1 noundef zeroext %ipv4_enabled) #0 {
entry:
  %l4hdr_proto.addr = alloca i32, align 4
  %mrqc.addr = alloca i32, align 4
  %tcpipv4_enabled.addr = alloca i8, align 1
  %ipv4_enabled.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  store i32 %mrqc, ptr %mrqc.addr, align 4
  %frombool = zext i1 %tcpipv4_enabled to i8
  store i8 %frombool, ptr %tcpipv4_enabled.addr, align 1
  %frombool1 = zext i1 %ipv4_enabled to i8
  store i8 %frombool1, ptr %ipv4_enabled.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot2 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot2 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool3 = icmp ne i64 %conv, 0
  br i1 %tobool3, label %land.lhs.true, label %if.end20

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP4_DSTATE, align 2
  %conv4 = zext i16 %1 to i32
  %tobool5 = icmp ne i32 %conv4, 0
  br i1 %tobool5, label %land.lhs.true6, label %if.end20

land.lhs.true6:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end20

if.then:                                          ; preds = %land.lhs.true6
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool8 = trunc i8 %2 to i1
  br i1 %tobool8, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.then
  %call10 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call11 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %l4hdr_proto.addr, align 4
  %6 = load i32, ptr %mrqc.addr, align 4
  %7 = load i8, ptr %tcpipv4_enabled.addr, align 1
  %tobool12 = trunc i8 %7 to i1
  %conv13 = zext i1 %tobool12 to i32
  %8 = load i8, ptr %ipv4_enabled.addr, align 1
  %tobool14 = trunc i8 %8 to i1
  %conv15 = zext i1 %tobool14 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.21, i32 noundef %call11, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %conv13, i32 noundef %conv15)
  br label %if.end

if.else:                                          ; preds = %if.then
  %9 = load i32, ptr %l4hdr_proto.addr, align 4
  %10 = load i32, ptr %mrqc.addr, align 4
  %11 = load i8, ptr %tcpipv4_enabled.addr, align 1
  %tobool16 = trunc i8 %11 to i1
  %conv17 = zext i1 %tobool16 to i32
  %12 = load i8, ptr %ipv4_enabled.addr, align 1
  %tobool18 = trunc i8 %12 to i1
  %conv19 = zext i1 %tobool18 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.22, i32 noundef %9, i32 noundef %10, i32 noundef %conv17, i32 noundef %conv19)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then9
  br label %if.end20

if.end20:                                         ; preds = %if.end, %land.lhs.true6, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_ip6_rfctl(i32 noundef %rfctl) #0 {
entry:
  %rfctl.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %rfctl, ptr %rfctl.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP6_RFCTL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %rfctl.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.23, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %rfctl.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.24, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_ip6(i1 noundef zeroext %ex_dis, i1 noundef zeroext %new_ex_dis, i32 noundef %l4hdr_proto, i1 noundef zeroext %has_ext_headers, i1 noundef zeroext %ex_dst_valid, i1 noundef zeroext %ex_src_valid, i32 noundef %mrqc, i1 noundef zeroext %tcpipv6ex_enabled, i1 noundef zeroext %ipv6ex_enabled, i1 noundef zeroext %ipv6_enabled) #0 {
entry:
  %ex_dis.addr = alloca i8, align 1
  %new_ex_dis.addr = alloca i8, align 1
  %l4hdr_proto.addr = alloca i32, align 4
  %has_ext_headers.addr = alloca i8, align 1
  %ex_dst_valid.addr = alloca i8, align 1
  %ex_src_valid.addr = alloca i8, align 1
  %mrqc.addr = alloca i32, align 4
  %tcpipv6ex_enabled.addr = alloca i8, align 1
  %ipv6ex_enabled.addr = alloca i8, align 1
  %ipv6_enabled.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %ex_dis to i8
  store i8 %frombool, ptr %ex_dis.addr, align 1
  %frombool1 = zext i1 %new_ex_dis to i8
  store i8 %frombool1, ptr %new_ex_dis.addr, align 1
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  %frombool2 = zext i1 %has_ext_headers to i8
  store i8 %frombool2, ptr %has_ext_headers.addr, align 1
  %frombool3 = zext i1 %ex_dst_valid to i8
  store i8 %frombool3, ptr %ex_dst_valid.addr, align 1
  %frombool4 = zext i1 %ex_src_valid to i8
  store i8 %frombool4, ptr %ex_src_valid.addr, align 1
  store i32 %mrqc, ptr %mrqc.addr, align 4
  %frombool5 = zext i1 %tcpipv6ex_enabled to i8
  store i8 %frombool5, ptr %tcpipv6ex_enabled.addr, align 1
  %frombool6 = zext i1 %ipv6ex_enabled to i8
  store i8 %frombool6, ptr %ipv6ex_enabled.addr, align 1
  %frombool7 = zext i1 %ipv6_enabled to i8
  store i8 %frombool7, ptr %ipv6_enabled.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot8 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot8 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool9 = icmp ne i64 %conv, 0
  br i1 %tobool9, label %land.lhs.true, label %if.end50

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_IP6_DSTATE, align 2
  %conv10 = zext i16 %1 to i32
  %tobool11 = icmp ne i32 %conv10, 0
  br i1 %tobool11, label %land.lhs.true12, label %if.end50

land.lhs.true12:                                  ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end50

if.then:                                          ; preds = %land.lhs.true12
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool14 = trunc i8 %2 to i1
  br i1 %tobool14, label %if.then15, label %if.else

if.then15:                                        ; preds = %if.then
  %call16 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call17 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %ex_dis.addr, align 1
  %tobool18 = trunc i8 %5 to i1
  %conv19 = zext i1 %tobool18 to i32
  %6 = load i8, ptr %new_ex_dis.addr, align 1
  %tobool20 = trunc i8 %6 to i1
  %conv21 = zext i1 %tobool20 to i32
  %7 = load i32, ptr %l4hdr_proto.addr, align 4
  %8 = load i8, ptr %has_ext_headers.addr, align 1
  %tobool22 = trunc i8 %8 to i1
  %conv23 = zext i1 %tobool22 to i32
  %9 = load i8, ptr %ex_dst_valid.addr, align 1
  %tobool24 = trunc i8 %9 to i1
  %conv25 = zext i1 %tobool24 to i32
  %10 = load i8, ptr %ex_src_valid.addr, align 1
  %tobool26 = trunc i8 %10 to i1
  %conv27 = zext i1 %tobool26 to i32
  %11 = load i32, ptr %mrqc.addr, align 4
  %12 = load i8, ptr %tcpipv6ex_enabled.addr, align 1
  %tobool28 = trunc i8 %12 to i1
  %conv29 = zext i1 %tobool28 to i32
  %13 = load i8, ptr %ipv6ex_enabled.addr, align 1
  %tobool30 = trunc i8 %13 to i1
  %conv31 = zext i1 %tobool30 to i32
  %14 = load i8, ptr %ipv6_enabled.addr, align 1
  %tobool32 = trunc i8 %14 to i1
  %conv33 = zext i1 %tobool32 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.25, i32 noundef %call17, i64 noundef %3, i64 noundef %4, i32 noundef %conv19, i32 noundef %conv21, i32 noundef %7, i32 noundef %conv23, i32 noundef %conv25, i32 noundef %conv27, i32 noundef %11, i32 noundef %conv29, i32 noundef %conv31, i32 noundef %conv33)
  br label %if.end

if.else:                                          ; preds = %if.then
  %15 = load i8, ptr %ex_dis.addr, align 1
  %tobool34 = trunc i8 %15 to i1
  %conv35 = zext i1 %tobool34 to i32
  %16 = load i8, ptr %new_ex_dis.addr, align 1
  %tobool36 = trunc i8 %16 to i1
  %conv37 = zext i1 %tobool36 to i32
  %17 = load i32, ptr %l4hdr_proto.addr, align 4
  %18 = load i8, ptr %has_ext_headers.addr, align 1
  %tobool38 = trunc i8 %18 to i1
  %conv39 = zext i1 %tobool38 to i32
  %19 = load i8, ptr %ex_dst_valid.addr, align 1
  %tobool40 = trunc i8 %19 to i1
  %conv41 = zext i1 %tobool40 to i32
  %20 = load i8, ptr %ex_src_valid.addr, align 1
  %tobool42 = trunc i8 %20 to i1
  %conv43 = zext i1 %tobool42 to i32
  %21 = load i32, ptr %mrqc.addr, align 4
  %22 = load i8, ptr %tcpipv6ex_enabled.addr, align 1
  %tobool44 = trunc i8 %22 to i1
  %conv45 = zext i1 %tobool44 to i32
  %23 = load i8, ptr %ipv6ex_enabled.addr, align 1
  %tobool46 = trunc i8 %23 to i1
  %conv47 = zext i1 %tobool46 to i32
  %24 = load i8, ptr %ipv6_enabled.addr, align 1
  %tobool48 = trunc i8 %24 to i1
  %conv49 = zext i1 %tobool48 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.26, i32 noundef %conv35, i32 noundef %conv37, i32 noundef %17, i32 noundef %conv39, i32 noundef %conv41, i32 noundef %conv43, i32 noundef %21, i32 noundef %conv45, i32 noundef %conv47, i32 noundef %conv49)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then15
  br label %if.end50

if.end50:                                         ; preds = %if.end, %land.lhs.true12, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_rss_type(i32 noundef %type) #0 {
entry:
  %type.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %type, ptr %type.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_RSS_TYPE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.27, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.28, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare i32 @net_rx_pkt_calc_rss_hash(ptr noundef, i32 noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000x_rx_flt_ucast_match(i32 noundef %idx, i8 noundef zeroext %b0, i8 noundef zeroext %b1, i8 noundef zeroext %b2, i8 noundef zeroext %b3, i8 noundef zeroext %b4, i8 noundef zeroext %b5) #0 {
entry:
  %idx.addr = alloca i32, align 4
  %b0.addr = alloca i8, align 1
  %b1.addr = alloca i8, align 1
  %b2.addr = alloca i8, align 1
  %b3.addr = alloca i8, align 1
  %b4.addr = alloca i8, align 1
  %b5.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %idx, ptr %idx.addr, align 4
  store i8 %b0, ptr %b0.addr, align 1
  store i8 %b1, ptr %b1.addr, align 1
  store i8 %b2, ptr %b2.addr, align 1
  store i8 %b3, ptr %b3.addr, align 1
  store i8 %b4, ptr %b4.addr, align 1
  store i8 %b5, ptr %b5.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end23

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000X_RX_FLT_UCAST_MATCH_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end23

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end23

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %idx.addr, align 4
  %6 = load i8, ptr %b0.addr, align 1
  %conv11 = zext i8 %6 to i32
  %7 = load i8, ptr %b1.addr, align 1
  %conv12 = zext i8 %7 to i32
  %8 = load i8, ptr %b2.addr, align 1
  %conv13 = zext i8 %8 to i32
  %9 = load i8, ptr %b3.addr, align 1
  %conv14 = zext i8 %9 to i32
  %10 = load i8, ptr %b4.addr, align 1
  %conv15 = zext i8 %10 to i32
  %11 = load i8, ptr %b5.addr, align 1
  %conv16 = zext i8 %11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.30, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %conv11, i32 noundef %conv12, i32 noundef %conv13, i32 noundef %conv14, i32 noundef %conv15, i32 noundef %conv16)
  br label %if.end

if.else:                                          ; preds = %if.then
  %12 = load i32, ptr %idx.addr, align 4
  %13 = load i8, ptr %b0.addr, align 1
  %conv17 = zext i8 %13 to i32
  %14 = load i8, ptr %b1.addr, align 1
  %conv18 = zext i8 %14 to i32
  %15 = load i8, ptr %b2.addr, align 1
  %conv19 = zext i8 %15 to i32
  %16 = load i8, ptr %b3.addr, align 1
  %conv20 = zext i8 %16 to i32
  %17 = load i8, ptr %b4.addr, align 1
  %conv21 = zext i8 %17 to i32
  %18 = load i8, ptr %b5.addr, align 1
  %conv22 = zext i8 %18 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.31, i32 noundef %12, i32 noundef %conv17, i32 noundef %conv18, i32 noundef %conv19, i32 noundef %conv20, i32 noundef %conv21, i32 noundef %conv22)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end23

if.end23:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_flt_dropped() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_FLT_DROPPED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.32, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.33)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare i32 @net_rx_pkt_get_packet_type(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @e1000x_vlan_enabled(ptr noundef %mac) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  store ptr %mac, ptr %mac.addr, align 8
  %0 = load ptr, ptr %mac.addr, align 8
  %arrayidx = getelementptr i32, ptr %0, i64 0
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 1073741824
  %cmp = icmp ne i32 %and, 0
  %conv = zext i1 %cmp to i32
  ret i32 %conv
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_not_written_to_guest(i32 noundef %queue_idx) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %queue_idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.34, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %queue_idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.35, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare ptr @net_rx_pkt_get_vhdr(ptr noundef) #1

declare zeroext i1 @net_rx_pkt_fix_l4_csum(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_rxhdrbufsize(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %srrctl = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 5
  %2 = load i32, ptr %idx, align 4
  %mul = mul i32 64, %2
  %add = add i32 49164, %mul
  %shr = ashr i32 %add, 2
  %idxprom = sext i32 %shr to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  store i32 %3, ptr %srrctl, align 4
  %4 = load i32, ptr %srrctl, align 4
  %and = and i32 %4, 3840
  %shr1 = lshr i32 %and, 2
  ret i32 %shr1
}

declare ptr @net_rx_pkt_get_iovec(ptr noundef) #1

declare ptr @pcie_sriov_get_vf_at_index(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_do_ps(ptr noundef %core, ptr noundef %r, ptr noundef %pkt, ptr noundef %pdma_st) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %pdma_st.addr = alloca ptr, align 8
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  %fragment = alloca i8, align 1
  %split_always = alloca i8, align 1
  %bheader_size = alloca i64, align 8
  %total_pkt_len = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %r.addr, align 8
  %call = call zeroext i1 @igb_rx_use_ps_descriptor(ptr noundef %0, ptr noundef %1)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  %2 = load ptr, ptr %pkt.addr, align 8
  %call1 = call i64 @net_rx_pkt_get_total_len(ptr noundef %2)
  store i64 %call1, ptr %total_pkt_len, align 8
  %3 = load ptr, ptr %core.addr, align 8
  %4 = load ptr, ptr %r.addr, align 8
  %call2 = call i32 @igb_rxhdrbufsize(ptr noundef %3, ptr noundef %4)
  %conv = zext i32 %call2 to i64
  store i64 %conv, ptr %bheader_size, align 8
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load ptr, ptr %r.addr, align 8
  %call3 = call zeroext i1 @igb_rx_ps_descriptor_split_always(ptr noundef %5, ptr noundef %6)
  %frombool = zext i1 %call3 to i8
  store i8 %frombool, ptr %split_always, align 1
  %7 = load i8, ptr %split_always, align 1
  %tobool = trunc i8 %7 to i1
  br i1 %tobool, label %land.lhs.true, label %if.end7

land.lhs.true:                                    ; preds = %if.end
  %8 = load i64, ptr %total_pkt_len, align 8
  %9 = load i64, ptr %bheader_size, align 8
  %cmp = icmp ule i64 %8, %9
  br i1 %cmp, label %if.then6, label %if.end7

if.then6:                                         ; preds = %land.lhs.true
  %10 = load i64, ptr %total_pkt_len, align 8
  %11 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %11, i32 0, i32 2
  store i64 %10, ptr %ps_hdr_len, align 8
  %12 = load i64, ptr %total_pkt_len, align 8
  %13 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %13, i32 0, i32 13
  %hdr_len = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data, i32 0, i32 2
  store i64 %12, ptr %hdr_len, align 8
  store i1 true, ptr %retval, align 1
  br label %return

if.end7:                                          ; preds = %land.lhs.true, %if.end
  %14 = load ptr, ptr %pkt.addr, align 8
  call void @net_rx_pkt_get_protocols(ptr noundef %14, ptr noundef %hasip4, ptr noundef %hasip6, ptr noundef %l4hdr_proto)
  %15 = load i8, ptr %hasip4, align 1
  %tobool8 = trunc i8 %15 to i1
  br i1 %tobool8, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.end7
  %16 = load ptr, ptr %pkt.addr, align 8
  %call10 = call ptr @net_rx_pkt_get_ip4_info(ptr noundef %16)
  %fragment11 = getelementptr inbounds %struct.eth_ip4_hdr_info_st, ptr %call10, i32 0, i32 1
  %17 = load i8, ptr %fragment11, align 4
  %tobool12 = trunc i8 %17 to i1
  %frombool13 = zext i1 %tobool12 to i8
  store i8 %frombool13, ptr %fragment, align 1
  br label %if.end24

if.else:                                          ; preds = %if.end7
  %18 = load i8, ptr %hasip6, align 1
  %tobool14 = trunc i8 %18 to i1
  br i1 %tobool14, label %if.then15, label %if.else20

if.then15:                                        ; preds = %if.else
  %19 = load ptr, ptr %pkt.addr, align 8
  %call16 = call ptr @net_rx_pkt_get_ip6_info(ptr noundef %19)
  %fragment17 = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %call16, i32 0, i32 8
  %20 = load i8, ptr %fragment17, align 1
  %tobool18 = trunc i8 %20 to i1
  %frombool19 = zext i1 %tobool18 to i8
  store i8 %frombool19, ptr %fragment, align 1
  br label %if.end23

if.else20:                                        ; preds = %if.else
  %21 = load i64, ptr %bheader_size, align 8
  %22 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data21 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %22, i32 0, i32 13
  %hdr_len22 = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data21, i32 0, i32 2
  store i64 %21, ptr %hdr_len22, align 8
  br label %header_not_handled

if.end23:                                         ; preds = %if.then15
  br label %if.end24

if.end24:                                         ; preds = %if.end23, %if.then9
  %23 = load i8, ptr %fragment, align 1
  %tobool25 = trunc i8 %23 to i1
  br i1 %tobool25, label %land.lhs.true27, label %if.end32

land.lhs.true27:                                  ; preds = %if.end24
  %24 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %24, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5122
  %25 = load i32, ptr %arrayidx, align 8
  %and = and i32 %25, 16384
  %tobool28 = icmp ne i32 %and, 0
  br i1 %tobool28, label %if.then29, label %if.end32

if.then29:                                        ; preds = %land.lhs.true27
  %26 = load i64, ptr %bheader_size, align 8
  %27 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data30 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %27, i32 0, i32 13
  %hdr_len31 = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data30, i32 0, i32 2
  store i64 %26, ptr %hdr_len31, align 8
  br label %header_not_handled

if.end32:                                         ; preds = %land.lhs.true27, %if.end24
  %28 = load i8, ptr %fragment, align 1
  %tobool33 = trunc i8 %28 to i1
  br i1 %tobool33, label %if.else42, label %land.lhs.true34

land.lhs.true34:                                  ; preds = %if.end32
  %29 = load i32, ptr %l4hdr_proto, align 4
  %cmp35 = icmp eq i32 %29, 2
  br i1 %cmp35, label %if.then39, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %land.lhs.true34
  %30 = load i32, ptr %l4hdr_proto, align 4
  %cmp37 = icmp eq i32 %30, 1
  br i1 %cmp37, label %if.then39, label %if.else42

if.then39:                                        ; preds = %lor.lhs.false, %land.lhs.true34
  %31 = load ptr, ptr %pkt.addr, align 8
  %call40 = call i64 @net_rx_pkt_get_l5_hdr_offset(ptr noundef %31)
  %32 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len41 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %32, i32 0, i32 2
  store i64 %call40, ptr %ps_hdr_len41, align 8
  br label %if.end45

if.else42:                                        ; preds = %lor.lhs.false, %if.end32
  %33 = load ptr, ptr %pkt.addr, align 8
  %call43 = call i64 @net_rx_pkt_get_l4_hdr_offset(ptr noundef %33)
  %34 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len44 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %34, i32 0, i32 2
  store i64 %call43, ptr %ps_hdr_len44, align 8
  br label %if.end45

if.end45:                                         ; preds = %if.else42, %if.then39
  %35 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data46 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %35, i32 0, i32 13
  %sph = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data46, i32 0, i32 0
  store i8 1, ptr %sph, align 8
  %36 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len47 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %36, i32 0, i32 2
  %37 = load i64, ptr %ps_hdr_len47, align 8
  %38 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data48 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %38, i32 0, i32 13
  %hdr_len49 = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data48, i32 0, i32 2
  store i64 %37, ptr %hdr_len49, align 8
  %39 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len50 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %39, i32 0, i32 2
  %40 = load i64, ptr %ps_hdr_len50, align 8
  %41 = load i64, ptr %bheader_size, align 8
  %cmp51 = icmp ugt i64 %40, %41
  br i1 %cmp51, label %if.then53, label %if.end55

if.then53:                                        ; preds = %if.end45
  %42 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data54 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %42, i32 0, i32 13
  %hbo = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data54, i32 0, i32 1
  store i8 1, ptr %hbo, align 1
  br label %header_not_handled

if.end55:                                         ; preds = %if.end45
  store i1 true, ptr %retval, align 1
  br label %return

header_not_handled:                               ; preds = %if.then53, %if.then29, %if.else20
  %43 = load i8, ptr %split_always, align 1
  %tobool56 = trunc i8 %43 to i1
  br i1 %tobool56, label %if.then57, label %if.end59

if.then57:                                        ; preds = %header_not_handled
  %44 = load i64, ptr %bheader_size, align 8
  %45 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len58 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %45, i32 0, i32 2
  store i64 %44, ptr %ps_hdr_len58, align 8
  store i1 true, ptr %retval, align 1
  br label %return

if.end59:                                         ; preds = %header_not_handled
  store i1 false, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end59, %if.then57, %if.end55, %if.then6, %if.then
  %46 = load i1, ptr %retval, align 1
  ret i1 %46
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_ring_empty(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 3
  %2 = load i32, ptr %dh, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %5 = load ptr, ptr %r.addr, align 8
  %dt = getelementptr inbounds %struct.E1000ERingInfo, ptr %5, i32 0, i32 4
  %6 = load i32, ptr %dt, align 4
  %idxprom2 = sext i32 %6 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  %7 = load i32, ptr %arrayidx3, align 4
  %cmp = icmp eq i32 %3, %7
  br i1 %cmp, label %lor.end, label %lor.rhs

lor.rhs:                                          ; preds = %entry
  %8 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 0
  %9 = load ptr, ptr %r.addr, align 8
  %dt5 = getelementptr inbounds %struct.E1000ERingInfo, ptr %9, i32 0, i32 4
  %10 = load i32, ptr %dt5, align 4
  %idxprom6 = sext i32 %10 to i64
  %arrayidx7 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %idxprom6
  %11 = load i32, ptr %arrayidx7, align 4
  %12 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 0
  %13 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %13, i32 0, i32 2
  %14 = load i32, ptr %dlen, align 4
  %idxprom9 = sext i32 %14 to i64
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 %idxprom9
  %15 = load i32, ptr %arrayidx10, align 4
  %div = udiv i32 %15, 16
  %cmp11 = icmp uge i32 %11, %div
  br label %lor.end

lor.end:                                          ; preds = %lor.rhs, %entry
  %16 = phi i1 [ true, %entry ], [ %cmp11, %lor.rhs ]
  ret i1 %16
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @igb_ring_head_descr(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %r.addr, align 8
  %call = call i64 @igb_ring_base(ptr noundef %0, ptr noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %r.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %3, i32 0, i32 3
  %4 = load i32, ptr %dh, align 4
  %idxprom = sext i32 %4 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %5 = load i32, ptr %arrayidx, align 4
  %mul = mul i32 16, %5
  %conv = zext i32 %mul to i64
  %add = add i64 %call, %conv
  ret i64 %add
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @pci_dma_read(ptr noundef %dev, i64 noundef %addr, ptr noundef %buf, i64 noundef %len) #0 {
entry:
  %dev.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %.compoundliteral = alloca %struct.MemTxAttrs, align 4
  store ptr %dev, ptr %dev.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  %0 = load ptr, ptr %dev.addr, align 8
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load ptr, ptr %buf.addr, align 8
  %3 = load i64, ptr %len.addr, align 8
  %bf.load = load i32, ptr %.compoundliteral, align 4
  %bf.clear = and i32 %bf.load, -2
  %bf.set = or i32 %bf.clear, 1
  store i32 %bf.set, ptr %.compoundliteral, align 4
  %bf.load1 = load i32, ptr %.compoundliteral, align 4
  %bf.clear2 = and i32 %bf.load1, -3
  %bf.set3 = or i32 %bf.clear2, 0
  store i32 %bf.set3, ptr %.compoundliteral, align 4
  %bf.load4 = load i32, ptr %.compoundliteral, align 4
  %bf.clear5 = and i32 %bf.load4, -13
  %bf.set6 = or i32 %bf.clear5, 0
  store i32 %bf.set6, ptr %.compoundliteral, align 4
  %bf.load7 = load i32, ptr %.compoundliteral, align 4
  %bf.clear8 = and i32 %bf.load7, -17
  %bf.set9 = or i32 %bf.clear8, 0
  store i32 %bf.set9, ptr %.compoundliteral, align 4
  %bf.load10 = load i32, ptr %.compoundliteral, align 4
  %bf.clear11 = and i32 %bf.load10, -33
  %bf.set12 = or i32 %bf.clear11, 0
  store i32 %bf.set12, ptr %.compoundliteral, align 4
  %bf.load13 = load i32, ptr %.compoundliteral, align 4
  %bf.clear14 = and i32 %bf.load13, -4194241
  %bf.set15 = or i32 %bf.clear14, 0
  store i32 %bf.set15, ptr %.compoundliteral, align 4
  %bf.load16 = load i32, ptr %.compoundliteral, align 4
  %bf.clear17 = and i32 %bf.load16, -4194305
  %bf.set18 = or i32 %bf.clear17, 0
  store i32 %bf.set18, ptr %.compoundliteral, align 4
  %bf.load19 = load i32, ptr %.compoundliteral, align 4
  %bf.clear20 = and i32 %bf.load19, -8388609
  %bf.set21 = or i32 %bf.clear20, 0
  store i32 %bf.set21, ptr %.compoundliteral, align 4
  %bf.load22 = load i32, ptr %.compoundliteral, align 4
  %bf.clear23 = and i32 %bf.load22, -16777217
  %bf.set24 = or i32 %bf.clear23, 0
  store i32 %bf.set24, ptr %.compoundliteral, align 4
  %bf.load25 = load i32, ptr %.compoundliteral, align 4
  %bf.clear26 = and i32 %bf.load25, -33554433
  %bf.set27 = or i32 %bf.clear26, 0
  store i32 %bf.set27, ptr %.compoundliteral, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %.compoundliteral, i32 0, i32 0
  %4 = load i32, ptr %coerce.dive, align 4
  %call = call i32 @pci_dma_rw(ptr noundef %0, i64 noundef %1, ptr noundef %2, i64 noundef %3, i32 noundef 0, i32 %4)
  ret i32 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_descr(i32 noundef %ridx, i64 noundef %base, i8 noundef zeroext %len) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %base.addr = alloca i64, align 8
  %len.addr = alloca i8, align 1
  store i32 %ridx, ptr %ridx.addr, align 4
  store i64 %base, ptr %base.addr, align 8
  store i8 %len, ptr %len.addr, align 1
  %0 = load i32, ptr %ridx.addr, align 4
  %1 = load i64, ptr %base.addr, align 8
  %2 = load i8, ptr %len.addr, align 1
  call void @_nocheck__trace_e1000e_rx_descr(i32 noundef %0, i64 noundef %1, i8 noundef zeroext %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_read_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pdma_st, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pdma_st.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %desc_type = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rx_use_legacy_descriptor(ptr noundef %0)
  br i1 %call, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load ptr, ptr %desc.addr, align 8
  %3 = load ptr, ptr %pdma_st.addr, align 8
  %ba = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %3, i32 0, i32 12
  %arrayidx = getelementptr [2 x i64], ptr %ba, i64 0, i64 1
  call void @igb_read_lgcy_rx_descr(ptr noundef %1, ptr noundef %2, ptr noundef %arrayidx)
  %4 = load ptr, ptr %pdma_st.addr, align 8
  %ba1 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %4, i32 0, i32 12
  %arrayidx2 = getelementptr [2 x i64], ptr %ba1, i64 0, i64 0
  store i64 0, ptr %arrayidx2, align 8
  br label %return

if.end:                                           ; preds = %entry
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load ptr, ptr %r.addr, align 8
  %call3 = call zeroext i1 @igb_rx_use_ps_descriptor(ptr noundef %5, ptr noundef %6)
  br i1 %call3, label %if.then4, label %if.end7

if.then4:                                         ; preds = %if.end
  %7 = load ptr, ptr %core.addr, align 8
  %8 = load ptr, ptr %desc.addr, align 8
  %9 = load ptr, ptr %pdma_st.addr, align 8
  %ba5 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %9, i32 0, i32 12
  %arrayidx6 = getelementptr [2 x i64], ptr %ba5, i64 0, i64 0
  call void @igb_read_adv_rx_split_buf_descr(ptr noundef %7, ptr noundef %8, ptr noundef %arrayidx6)
  br label %return

if.end7:                                          ; preds = %if.end
  %10 = load ptr, ptr %core.addr, align 8
  %11 = load ptr, ptr %r.addr, align 8
  %call8 = call i32 @igb_rx_queue_desctyp_get(ptr noundef %10, ptr noundef %11)
  store i32 %call8, ptr %desc_type, align 4
  %12 = load i32, ptr %desc_type, align 4
  %cmp = icmp ne i32 %12, 33554432
  br i1 %cmp, label %if.then9, label %if.end10

if.then9:                                         ; preds = %if.end7
  %13 = load i32, ptr %desc_type, align 4
  call void @trace_igb_wrn_rx_desc_modes_not_supp(i32 noundef %13)
  br label %if.end10

if.end10:                                         ; preds = %if.then9, %if.end7
  %14 = load ptr, ptr %core.addr, align 8
  %15 = load ptr, ptr %desc.addr, align 8
  %16 = load ptr, ptr %pdma_st.addr, align 8
  %ba11 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %16, i32 0, i32 12
  %arrayidx12 = getelementptr [2 x i64], ptr %ba11, i64 0, i64 1
  call void @igb_read_adv_rx_single_buf_descr(ptr noundef %14, ptr noundef %15, ptr noundef %arrayidx12)
  %17 = load ptr, ptr %pdma_st.addr, align 8
  %ba13 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %17, i32 0, i32 12
  %arrayidx14 = getelementptr [2 x i64], ptr %ba13, i64 0, i64 0
  store i64 0, ptr %arrayidx14, align 8
  br label %return

return:                                           ; preds = %if.end10, %if.then4, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_to_rx_buffers(ptr noundef %core, ptr noundef %pkt, ptr noundef %d, ptr noundef %pdma_st) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %d.addr = alloca ptr, align 8
  %pdma_st.addr = alloca ptr, align 8
  %copy_size = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %d, ptr %d.addr, align 8
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  %0 = load ptr, ptr %pdma_st.addr, align 8
  %ba = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %0, i32 0, i32 12
  %arrayidx = getelementptr [2 x i64], ptr %ba, i64 0, i64 1
  %1 = load i64, ptr %arrayidx, align 8
  %tobool = icmp ne i64 %1, 0
  br i1 %tobool, label %lor.lhs.false, label %if.then

lor.lhs.false:                                    ; preds = %entry
  %2 = load ptr, ptr %pdma_st.addr, align 8
  %do_ps = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %2, i32 0, i32 9
  %3 = load i8, ptr %do_ps, align 8
  %tobool1 = trunc i8 %3 to i1
  br i1 %tobool1, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %lor.lhs.false
  %4 = load ptr, ptr %pdma_st.addr, align 8
  %ba2 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %4, i32 0, i32 12
  %arrayidx3 = getelementptr [2 x i64], ptr %ba2, i64 0, i64 0
  %5 = load i64, ptr %arrayidx3, align 8
  %tobool4 = icmp ne i64 %5, 0
  br i1 %tobool4, label %if.end, label %if.then

if.then:                                          ; preds = %land.lhs.true, %entry
  call void @trace_e1000e_rx_null_descriptor()
  br label %return

if.end:                                           ; preds = %land.lhs.true, %lor.lhs.false
  %6 = load ptr, ptr %pdma_st.addr, align 8
  %desc_offset = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %6, i32 0, i32 4
  %7 = load i64, ptr %desc_offset, align 8
  %8 = load ptr, ptr %pdma_st.addr, align 8
  %size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %8, i32 0, i32 0
  %9 = load i64, ptr %size, align 8
  %cmp = icmp uge i64 %7, %9
  br i1 %cmp, label %if.then5, label %if.end6

if.then5:                                         ; preds = %if.end
  br label %return

if.end6:                                          ; preds = %if.end
  %10 = load ptr, ptr %pdma_st.addr, align 8
  %total_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %10, i32 0, i32 1
  %11 = load i64, ptr %total_size, align 8
  %12 = load ptr, ptr %pdma_st.addr, align 8
  %desc_offset7 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %12, i32 0, i32 4
  %13 = load i64, ptr %desc_offset7, align 8
  %sub = sub i64 %11, %13
  %14 = load ptr, ptr %pdma_st.addr, align 8
  %desc_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %14, i32 0, i32 3
  store i64 %sub, ptr %desc_size, align 8
  %15 = load ptr, ptr %pdma_st.addr, align 8
  %16 = load ptr, ptr %pdma_st.addr, align 8
  %desc_size8 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %16, i32 0, i32 3
  call void @igb_truncate_to_descriptor_size(ptr noundef %15, ptr noundef %desc_size8)
  %17 = load ptr, ptr %pdma_st.addr, align 8
  %size9 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %17, i32 0, i32 0
  %18 = load i64, ptr %size9, align 8
  %19 = load ptr, ptr %pdma_st.addr, align 8
  %desc_offset10 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %19, i32 0, i32 4
  %20 = load i64, ptr %desc_offset10, align 8
  %sub11 = sub i64 %18, %20
  store i64 %sub11, ptr %copy_size, align 8
  %21 = load ptr, ptr %pdma_st.addr, align 8
  call void @igb_truncate_to_descriptor_size(ptr noundef %21, ptr noundef %copy_size)
  %22 = load ptr, ptr %pdma_st.addr, align 8
  %do_ps12 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %22, i32 0, i32 9
  %23 = load i8, ptr %do_ps12, align 8
  %tobool13 = trunc i8 %23 to i1
  br i1 %tobool13, label %if.then14, label %if.else

if.then14:                                        ; preds = %if.end6
  %24 = load ptr, ptr %core.addr, align 8
  %25 = load ptr, ptr %pkt.addr, align 8
  %26 = load ptr, ptr %d.addr, align 8
  %27 = load ptr, ptr %pdma_st.addr, align 8
  call void @igb_write_header_to_rx_buffers(ptr noundef %24, ptr noundef %25, ptr noundef %26, ptr noundef %27, ptr noundef %copy_size)
  br label %if.end15

if.else:                                          ; preds = %if.end6
  %28 = load ptr, ptr %pdma_st.addr, align 8
  %bastate = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %28, i32 0, i32 11
  %cur_idx = getelementptr inbounds %struct.IGBBAState, ptr %bastate, i32 0, i32 1
  store i8 1, ptr %cur_idx, align 2
  br label %if.end15

if.end15:                                         ; preds = %if.else, %if.then14
  %29 = load ptr, ptr %core.addr, align 8
  %30 = load ptr, ptr %pkt.addr, align 8
  %31 = load ptr, ptr %d.addr, align 8
  %32 = load ptr, ptr %pdma_st.addr, align 8
  call void @igb_write_payload_to_rx_buffers(ptr noundef %29, ptr noundef %30, ptr noundef %31, ptr noundef %32, ptr noundef %copy_size)
  br label %return

return:                                           ; preds = %if.end15, %if.then5, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pkt, ptr noundef %rss_info, i16 noundef zeroext %etqf, i1 noundef zeroext %ts, ptr noundef %pdma_st, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %etqf.addr = alloca i16, align 2
  %ts.addr = alloca i8, align 1
  %pdma_st.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store i16 %etqf, ptr %etqf.addr, align 2
  %frombool = zext i1 %ts to i8
  store i8 %frombool, ptr %ts.addr, align 1
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rx_use_legacy_descriptor(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load ptr, ptr %desc.addr, align 8
  %3 = load ptr, ptr %pkt.addr, align 8
  %4 = load ptr, ptr %rss_info.addr, align 8
  %5 = load ptr, ptr %pdma_st.addr, align 8
  %bastate = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %5, i32 0, i32 11
  %written = getelementptr inbounds %struct.IGBBAState, ptr %bastate, i32 0, i32 0
  %arrayidx = getelementptr [2 x i16], ptr %written, i64 0, i64 1
  %6 = load i16, ptr %arrayidx, align 2
  call void @igb_write_lgcy_rx_descr(ptr noundef %1, ptr noundef %2, ptr noundef %3, ptr noundef %4, i16 noundef zeroext %6)
  br label %if.end8

if.else:                                          ; preds = %entry
  %7 = load ptr, ptr %core.addr, align 8
  %8 = load ptr, ptr %r.addr, align 8
  %call1 = call zeroext i1 @igb_rx_use_ps_descriptor(ptr noundef %7, ptr noundef %8)
  br i1 %call1, label %if.then2, label %if.else3

if.then2:                                         ; preds = %if.else
  %9 = load ptr, ptr %core.addr, align 8
  %10 = load ptr, ptr %desc.addr, align 8
  %11 = load ptr, ptr %pkt.addr, align 8
  %12 = load ptr, ptr %rss_info.addr, align 8
  %13 = load ptr, ptr %r.addr, align 8
  %14 = load i16, ptr %etqf.addr, align 2
  %15 = load i8, ptr %ts.addr, align 1
  %tobool = trunc i8 %15 to i1
  %16 = load ptr, ptr %pdma_st.addr, align 8
  call void @igb_write_adv_ps_rx_descr(ptr noundef %9, ptr noundef %10, ptr noundef %11, ptr noundef %12, ptr noundef %13, i16 noundef zeroext %14, i1 noundef zeroext %tobool, ptr noundef %16)
  br label %if.end

if.else3:                                         ; preds = %if.else
  %17 = load ptr, ptr %core.addr, align 8
  %18 = load ptr, ptr %desc.addr, align 8
  %19 = load ptr, ptr %pkt.addr, align 8
  %20 = load ptr, ptr %rss_info.addr, align 8
  %21 = load i16, ptr %etqf.addr, align 2
  %22 = load i8, ptr %ts.addr, align 1
  %tobool4 = trunc i8 %22 to i1
  %23 = load ptr, ptr %pdma_st.addr, align 8
  %bastate5 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %23, i32 0, i32 11
  %written6 = getelementptr inbounds %struct.IGBBAState, ptr %bastate5, i32 0, i32 0
  %arrayidx7 = getelementptr [2 x i16], ptr %written6, i64 0, i64 1
  %24 = load i16, ptr %arrayidx7, align 2
  call void @igb_write_adv_rx_descr(ptr noundef %17, ptr noundef %18, ptr noundef %19, ptr noundef %20, i16 noundef zeroext %21, i1 noundef zeroext %tobool4, i16 noundef zeroext %24)
  br label %if.end

if.end:                                           ; preds = %if.else3, %if.then2
  br label %if.end8

if.end8:                                          ; preds = %if.end, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_pci_dma_write_rx_desc(ptr noundef %core, ptr noundef %dev, i64 noundef %addr, ptr noundef %desc, i64 noundef %len) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %dev.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %desc.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %d = alloca ptr, align 8
  %offset = alloca i64, align 8
  %status = alloca i8, align 1
  %d10 = alloca ptr, align 8
  %offset11 = alloca i64, align 8
  %status12 = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %dev, ptr %dev.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rx_use_legacy_descriptor(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %desc.addr, align 8
  store ptr %1, ptr %d, align 8
  store i64 12, ptr %offset, align 8
  %2 = load ptr, ptr %d, align 8
  %status1 = getelementptr inbounds %struct.e1000_rx_desc, ptr %2, i32 0, i32 3
  %3 = load i8, ptr %status1, align 4
  store i8 %3, ptr %status, align 1
  %4 = load ptr, ptr %d, align 8
  %status2 = getelementptr inbounds %struct.e1000_rx_desc, ptr %4, i32 0, i32 3
  %5 = load i8, ptr %status2, align 4
  %conv = zext i8 %5 to i32
  %and = and i32 %conv, -2
  %conv3 = trunc i32 %and to i8
  store i8 %conv3, ptr %status2, align 4
  %6 = load ptr, ptr %dev.addr, align 8
  %7 = load i64, ptr %addr.addr, align 8
  %8 = load ptr, ptr %desc.addr, align 8
  %9 = load i64, ptr %len.addr, align 8
  %call4 = call i32 @pci_dma_write(ptr noundef %6, i64 noundef %7, ptr noundef %8, i64 noundef %9)
  %10 = load i8, ptr %status, align 1
  %conv5 = zext i8 %10 to i32
  %and6 = and i32 %conv5, 1
  %tobool = icmp ne i32 %and6, 0
  br i1 %tobool, label %if.then7, label %if.end

if.then7:                                         ; preds = %if.then
  %11 = load i8, ptr %status, align 1
  %12 = load ptr, ptr %d, align 8
  %status8 = getelementptr inbounds %struct.e1000_rx_desc, ptr %12, i32 0, i32 3
  store i8 %11, ptr %status8, align 4
  %13 = load ptr, ptr %dev.addr, align 8
  %14 = load i64, ptr %addr.addr, align 8
  %15 = load i64, ptr %offset, align 8
  %add = add i64 %14, %15
  %call9 = call i32 @pci_dma_write(ptr noundef %13, i64 noundef %add, ptr noundef %status, i64 noundef 1)
  br label %if.end

if.end:                                           ; preds = %if.then7, %if.then
  br label %if.end25

if.else:                                          ; preds = %entry
  %16 = load ptr, ptr %desc.addr, align 8
  store ptr %16, ptr %d10, align 8
  store i64 8, ptr %offset11, align 8
  %17 = load ptr, ptr %d10, align 8
  %upper = getelementptr inbounds %struct.anon.4, ptr %17, i32 0, i32 1
  %status_error = getelementptr inbounds %struct.anon.9, ptr %upper, i32 0, i32 0
  %18 = load i32, ptr %status_error, align 8
  store i32 %18, ptr %status12, align 4
  %19 = load ptr, ptr %d10, align 8
  %upper13 = getelementptr inbounds %struct.anon.4, ptr %19, i32 0, i32 1
  %status_error14 = getelementptr inbounds %struct.anon.9, ptr %upper13, i32 0, i32 0
  %20 = load i32, ptr %status_error14, align 8
  %and15 = and i32 %20, -2
  store i32 %and15, ptr %status_error14, align 8
  %21 = load ptr, ptr %dev.addr, align 8
  %22 = load i64, ptr %addr.addr, align 8
  %23 = load ptr, ptr %desc.addr, align 8
  %24 = load i64, ptr %len.addr, align 8
  %call16 = call i32 @pci_dma_write(ptr noundef %21, i64 noundef %22, ptr noundef %23, i64 noundef %24)
  %25 = load i32, ptr %status12, align 4
  %and17 = and i32 %25, 1
  %tobool18 = icmp ne i32 %and17, 0
  br i1 %tobool18, label %if.then19, label %if.end24

if.then19:                                        ; preds = %if.else
  %26 = load i32, ptr %status12, align 4
  %27 = load ptr, ptr %d10, align 8
  %upper20 = getelementptr inbounds %struct.anon.4, ptr %27, i32 0, i32 1
  %status_error21 = getelementptr inbounds %struct.anon.9, ptr %upper20, i32 0, i32 0
  store i32 %26, ptr %status_error21, align 8
  %28 = load ptr, ptr %dev.addr, align 8
  %29 = load i64, ptr %addr.addr, align 8
  %30 = load i64, ptr %offset11, align 8
  %add22 = add i64 %29, %30
  %call23 = call i32 @pci_dma_write(ptr noundef %28, i64 noundef %add22, ptr noundef %status12, i64 noundef 4)
  br label %if.end24

if.end24:                                         ; preds = %if.then19, %if.else
  br label %if.end25

if.end25:                                         ; preds = %if.end24, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_ring_advance(ptr noundef %core, ptr noundef %r, i32 noundef %count) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %count.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  store i32 %count, ptr %count.addr, align 4
  %0 = load i32, ptr %count.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load ptr, ptr %r.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %2, i32 0, i32 3
  %3 = load i32, ptr %dh, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %4 = load i32, ptr %arrayidx, align 4
  %add = add i32 %4, %0
  store i32 %add, ptr %arrayidx, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %6 = load ptr, ptr %r.addr, align 8
  %dh2 = getelementptr inbounds %struct.E1000ERingInfo, ptr %6, i32 0, i32 3
  %7 = load i32, ptr %dh2, align 4
  %idxprom3 = sext i32 %7 to i64
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom3
  %8 = load i32, ptr %arrayidx4, align 4
  %mul = mul i32 %8, 16
  %9 = load ptr, ptr %core.addr, align 8
  %mac5 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 0
  %10 = load ptr, ptr %r.addr, align 8
  %dlen = getelementptr inbounds %struct.E1000ERingInfo, ptr %10, i32 0, i32 2
  %11 = load i32, ptr %dlen, align 4
  %idxprom6 = sext i32 %11 to i64
  %arrayidx7 = getelementptr [32768 x i32], ptr %mac5, i64 0, i64 %idxprom6
  %12 = load i32, ptr %arrayidx7, align 4
  %cmp = icmp uge i32 %mul, %12
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %13 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %13, i32 0, i32 0
  %14 = load ptr, ptr %r.addr, align 8
  %dh9 = getelementptr inbounds %struct.E1000ERingInfo, ptr %14, i32 0, i32 3
  %15 = load i32, ptr %dh9, align 4
  %idxprom10 = sext i32 %15 to i64
  %arrayidx11 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 %idxprom10
  store i32 0, ptr %arrayidx11, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_update_rx_stats(ptr noundef %core, ptr noundef %rxi, i64 noundef %pkt_size, i64 noundef %pkt_fcs_size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %rxi.addr = alloca ptr, align 8
  %pkt_size.addr = alloca i64, align 8
  %pkt_fcs_size.addr = alloca i64, align 8
  %pkt_type = alloca i32, align 4
  %pool = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store ptr %rxi, ptr %rxi.addr, align 8
  store i64 %pkt_size, ptr %pkt_size.addr, align 8
  store i64 %pkt_fcs_size, ptr %pkt_fcs_size.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %rx_pkt = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 6
  %1 = load ptr, ptr %rx_pkt, align 8
  %call = call i32 @net_rx_pkt_get_packet_type(ptr noundef %1)
  store i32 %call, ptr %pkt_type, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %3 = load i32, ptr %pkt_type, align 4
  %4 = load i64, ptr %pkt_size.addr, align 8
  %5 = load i64, ptr %pkt_fcs_size.addr, align 8
  call void @e1000x_update_rx_total_stats(ptr noundef %arraydecay, i32 noundef %3, i64 noundef %4, i64 noundef %5)
  %6 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 5638
  %7 = load i32, ptr %arrayidx, align 8
  %and = and i32 %7, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end24

if.then:                                          ; preds = %entry
  %8 = load ptr, ptr %rxi.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %8, i32 0, i32 5
  %9 = load i32, ptr %idx, align 4
  %rem = srem i32 %9, 8
  %conv = trunc i32 %rem to i16
  store i16 %conv, ptr %pool, align 2
  %10 = load i64, ptr %pkt_size.addr, align 8
  %add = add i64 %10, 4
  %11 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 0
  %12 = load i16, ptr %pool, align 2
  %conv3 = zext i16 %12 to i32
  %mul = mul i32 %conv3, 64
  %add4 = add i32 16390, %mul
  %idxprom = sext i32 %add4 to i64
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 %idxprom
  %13 = load i32, ptr %arrayidx5, align 4
  %conv6 = zext i32 %13 to i64
  %add7 = add i64 %conv6, %add
  %conv8 = trunc i64 %add7 to i32
  store i32 %conv8, ptr %arrayidx5, align 4
  %14 = load ptr, ptr %core.addr, align 8
  %mac9 = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 0
  %15 = load i16, ptr %pool, align 2
  %conv10 = zext i16 %15 to i32
  %mul11 = mul i32 %conv10, 64
  %add12 = add i32 16388, %mul11
  %idxprom13 = sext i32 %add12 to i64
  %arrayidx14 = getelementptr [32768 x i32], ptr %mac9, i64 0, i64 %idxprom13
  %16 = load i32, ptr %arrayidx14, align 4
  %inc = add i32 %16, 1
  store i32 %inc, ptr %arrayidx14, align 4
  %17 = load i32, ptr %pkt_type, align 4
  %cmp = icmp eq i32 %17, -1430533118
  br i1 %cmp, label %if.then16, label %if.end

if.then16:                                        ; preds = %if.then
  %18 = load ptr, ptr %core.addr, align 8
  %mac17 = getelementptr inbounds %struct.IGBCore, ptr %18, i32 0, i32 0
  %19 = load i16, ptr %pool, align 2
  %conv18 = zext i16 %19 to i32
  %mul19 = mul i32 %conv18, 64
  %add20 = add i32 16399, %mul19
  %idxprom21 = sext i32 %add20 to i64
  %arrayidx22 = getelementptr [32768 x i32], ptr %mac17, i64 0, i64 %idxprom21
  %20 = load i32, ptr %arrayidx22, align 4
  %inc23 = add i32 %20, 1
  store i32 %inc23, ptr %arrayidx22, align 4
  br label %if.end

if.end:                                           ; preds = %if.then16, %if.then
  br label %if.end24

if.end24:                                         ; preds = %if.end, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_use_ps_descriptor(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %desctyp = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %r.addr, align 8
  %call = call i32 @igb_rx_queue_desctyp_get(ptr noundef %0, ptr noundef %1)
  store i32 %call, ptr %desctyp, align 4
  %2 = load i32, ptr %desctyp, align 4
  %cmp = icmp eq i32 %2, 67108864
  br i1 %cmp, label %lor.end, label %lor.rhs

lor.rhs:                                          ; preds = %entry
  %3 = load i32, ptr %desctyp, align 4
  %cmp1 = icmp eq i32 %3, 167772160
  br label %lor.end

lor.end:                                          ; preds = %lor.rhs, %entry
  %4 = phi i1 [ true, %entry ], [ %cmp1, %lor.rhs ]
  ret i1 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_ps_descriptor_split_always(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %desctyp = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %r.addr, align 8
  %call = call i32 @igb_rx_queue_desctyp_get(ptr noundef %0, ptr noundef %1)
  store i32 %call, ptr %desctyp, align 4
  %2 = load i32, ptr %desctyp, align 4
  %cmp = icmp eq i32 %2, 167772160
  ret i1 %cmp
}

declare ptr @net_rx_pkt_get_ip4_info(ptr noundef) #1

declare i64 @net_rx_pkt_get_l5_hdr_offset(ptr noundef) #1

declare i64 @net_rx_pkt_get_l4_hdr_offset(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_rx_queue_desctyp_get(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 5
  %2 = load i32, ptr %idx, align 4
  %mul = mul i32 64, %2
  %add = add i32 49164, %mul
  %shr = ashr i32 %add, 2
  %idxprom = sext i32 %shr to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %and = and i32 %3, 234881024
  ret i32 %and
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @igb_ring_base(ptr noundef %core, ptr noundef %r) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %bah = alloca i64, align 8
  %bal = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %r.addr, align 8
  %dbah = getelementptr inbounds %struct.E1000ERingInfo, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %dbah, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %3 to i64
  store i64 %conv, ptr %bah, align 8
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %5 = load ptr, ptr %r.addr, align 8
  %dbal = getelementptr inbounds %struct.E1000ERingInfo, ptr %5, i32 0, i32 1
  %6 = load i32, ptr %dbal, align 4
  %idxprom2 = sext i32 %6 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  %7 = load i32, ptr %arrayidx3, align 4
  %conv4 = zext i32 %7 to i64
  store i64 %conv4, ptr %bal, align 8
  %8 = load i64, ptr %bah, align 8
  %shl = shl i64 %8, 32
  %9 = load i64, ptr %bal, align 8
  %add = add i64 %shl, %9
  ret i64 %add
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @pci_dma_rw(ptr noundef %dev, i64 noundef %addr, ptr noundef %buf, i64 noundef %len, i32 noundef %dir, i32 %attrs.coerce) #0 {
entry:
  %attrs = alloca %struct.MemTxAttrs, align 4
  %dev.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %dir.addr = alloca i32, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  store i32 %attrs.coerce, ptr %coerce.dive, align 4
  store ptr %dev, ptr %dev.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  store i32 %dir, ptr %dir.addr, align 4
  %0 = load ptr, ptr %dev.addr, align 8
  %call = call ptr @pci_get_address_space(ptr noundef %0)
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load ptr, ptr %buf.addr, align 8
  %3 = load i64, ptr %len.addr, align 8
  %4 = load i32, ptr %dir.addr, align 4
  %coerce.dive1 = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  %5 = load i32, ptr %coerce.dive1, align 4
  %call2 = call i32 @dma_memory_rw(ptr noundef %call, i64 noundef %1, ptr noundef %2, i64 noundef %3, i32 noundef %4, i32 %5)
  ret i32 %call2
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @dma_memory_rw(ptr noundef %as, i64 noundef %addr, ptr noundef %buf, i64 noundef %len, i32 noundef %dir, i32 %attrs.coerce) #0 {
entry:
  %attrs = alloca %struct.MemTxAttrs, align 4
  %as.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %dir.addr = alloca i32, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  store i32 %attrs.coerce, ptr %coerce.dive, align 4
  store ptr %as, ptr %as.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  store i32 %dir, ptr %dir.addr, align 4
  %0 = load ptr, ptr %as.addr, align 8
  %1 = load i32, ptr %dir.addr, align 4
  call void @dma_barrier(ptr noundef %0, i32 noundef %1)
  %2 = load ptr, ptr %as.addr, align 8
  %3 = load i64, ptr %addr.addr, align 8
  %4 = load ptr, ptr %buf.addr, align 8
  %5 = load i64, ptr %len.addr, align 8
  %6 = load i32, ptr %dir.addr, align 4
  %coerce.dive1 = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  %7 = load i32, ptr %coerce.dive1, align 4
  %call = call i32 @dma_memory_rw_relaxed(ptr noundef %2, i64 noundef %3, ptr noundef %4, i64 noundef %5, i32 noundef %6, i32 %7)
  ret i32 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @pci_get_address_space(ptr noundef %dev) #0 {
entry:
  %dev.addr = alloca ptr, align 8
  store ptr %dev, ptr %dev.addr, align 8
  %0 = load ptr, ptr %dev.addr, align 8
  %bus_master_as = getelementptr inbounds %struct.PCIDevice, ptr %0, i32 0, i32 12
  ret ptr %bus_master_as
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @dma_barrier(ptr noundef %as, i32 noundef %dir) #0 {
entry:
  %as.addr = alloca ptr, align 8
  %dir.addr = alloca i32, align 4
  store ptr %as, ptr %as.addr, align 8
  store i32 %dir, ptr %dir.addr, align 4
  call void asm sideeffect "", "~{memory},~{dirflag},~{fpsr},~{flags}"() #12, !srcloc !27
  fence seq_cst
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @dma_memory_rw_relaxed(ptr noundef %as, i64 noundef %addr, ptr noundef %buf, i64 noundef %len, i32 noundef %dir, i32 %attrs.coerce) #0 {
entry:
  %attrs = alloca %struct.MemTxAttrs, align 4
  %as.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %dir.addr = alloca i32, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  store i32 %attrs.coerce, ptr %coerce.dive, align 4
  store ptr %as, ptr %as.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  store i32 %dir, ptr %dir.addr, align 4
  %0 = load ptr, ptr %as.addr, align 8
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load ptr, ptr %buf.addr, align 8
  %3 = load i64, ptr %len.addr, align 8
  %4 = load i32, ptr %dir.addr, align 4
  %cmp = icmp eq i32 %4, 1
  %coerce.dive1 = getelementptr inbounds %struct.MemTxAttrs, ptr %attrs, i32 0, i32 0
  %5 = load i32, ptr %coerce.dive1, align 4
  %call = call i32 @address_space_rw(ptr noundef %0, i64 noundef %1, i32 %5, ptr noundef %2, i64 noundef %3, i1 noundef zeroext %cmp)
  ret i32 %call
}

declare i32 @address_space_rw(ptr noundef, i64 noundef, i32, ptr noundef, i64 noundef, i1 noundef zeroext) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_descr(i32 noundef %ridx, i64 noundef %base, i8 noundef zeroext %len) #0 {
entry:
  %ridx.addr = alloca i32, align 4
  %base.addr = alloca i64, align 8
  %len.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %ridx, ptr %ridx.addr, align 4
  store i64 %base, ptr %base.addr, align 8
  store i8 %len, ptr %len.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_DESCR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ridx.addr, align 4
  %6 = load i64, ptr %base.addr, align 8
  %7 = load i8, ptr %len.addr, align 1
  %conv11 = zext i8 %7 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.36, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i64 noundef %6, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %ridx.addr, align 4
  %9 = load i64, ptr %base.addr, align 8
  %10 = load i8, ptr %len.addr, align 1
  %conv12 = zext i8 %10 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.37, i32 noundef %8, i64 noundef %9, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_read_lgcy_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %buff_addr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %buff_addr.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %buff_addr, ptr %buff_addr.addr, align 8
  %0 = load ptr, ptr %desc.addr, align 8
  %buffer_addr = getelementptr inbounds %struct.e1000_rx_desc, ptr %0, i32 0, i32 0
  %1 = load i64, ptr %buffer_addr, align 8
  %call = call i64 @le64_to_cpu(i64 noundef %1)
  %2 = load ptr, ptr %buff_addr.addr, align 8
  store i64 %call, ptr %2, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_read_adv_rx_split_buf_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %buff_addr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %buff_addr.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %buff_addr, ptr %buff_addr.addr, align 8
  %0 = load ptr, ptr %desc.addr, align 8
  %hdr_addr = getelementptr inbounds %struct.anon, ptr %0, i32 0, i32 1
  %1 = load i64, ptr %hdr_addr, align 8
  %call = call i64 @le64_to_cpu(i64 noundef %1)
  %2 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx = getelementptr i64, ptr %2, i64 0
  store i64 %call, ptr %arrayidx, align 8
  %3 = load ptr, ptr %desc.addr, align 8
  %pkt_addr = getelementptr inbounds %struct.anon, ptr %3, i32 0, i32 0
  %4 = load i64, ptr %pkt_addr, align 8
  %call1 = call i64 @le64_to_cpu(i64 noundef %4)
  %5 = load ptr, ptr %buff_addr.addr, align 8
  %arrayidx2 = getelementptr i64, ptr %5, i64 1
  store i64 %call1, ptr %arrayidx2, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_wrn_rx_desc_modes_not_supp(i32 noundef %desc_type) #0 {
entry:
  %desc_type.addr = alloca i32, align 4
  store i32 %desc_type, ptr %desc_type.addr, align 4
  %0 = load i32, ptr %desc_type.addr, align 4
  call void @_nocheck__trace_igb_wrn_rx_desc_modes_not_supp(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_read_adv_rx_single_buf_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %buff_addr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %buff_addr.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %buff_addr, ptr %buff_addr.addr, align 8
  %0 = load ptr, ptr %desc.addr, align 8
  %pkt_addr = getelementptr inbounds %struct.anon, ptr %0, i32 0, i32 0
  %1 = load i64, ptr %pkt_addr, align 8
  %call = call i64 @le64_to_cpu(i64 noundef %1)
  %2 = load ptr, ptr %buff_addr.addr, align 8
  store i64 %call, ptr %2, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @le64_to_cpu(i64 noundef %v) #0 {
entry:
  %v.addr = alloca i64, align 8
  store i64 %v, ptr %v.addr, align 8
  %0 = load i64, ptr %v.addr, align 8
  ret i64 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_wrn_rx_desc_modes_not_supp(i32 noundef %desc_type) #0 {
entry:
  %desc_type.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %desc_type, ptr %desc_type.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_WRN_RX_DESC_MODES_NOT_SUPP_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %desc_type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.38, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %desc_type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.39, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_null_descriptor() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_null_descriptor()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_truncate_to_descriptor_size(ptr noundef %pdma_st, ptr noundef %size) #0 {
entry:
  %pdma_st.addr = alloca ptr, align 8
  %size.addr = alloca ptr, align 8
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  store ptr %size, ptr %size.addr, align 8
  %0 = load ptr, ptr %pdma_st.addr, align 8
  %do_ps = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %0, i32 0, i32 9
  %1 = load i8, ptr %do_ps, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %entry
  %2 = load ptr, ptr %pdma_st.addr, align 8
  %is_first = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %2, i32 0, i32 10
  %3 = load i8, ptr %is_first, align 1
  %tobool1 = trunc i8 %3 to i1
  br i1 %tobool1, label %if.then, label %if.else

if.then:                                          ; preds = %land.lhs.true
  %4 = load ptr, ptr %size.addr, align 8
  %5 = load i64, ptr %4, align 8
  %6 = load ptr, ptr %pdma_st.addr, align 8
  %rx_desc_packet_buf_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %6, i32 0, i32 5
  %7 = load i32, ptr %rx_desc_packet_buf_size, align 8
  %conv = zext i32 %7 to i64
  %8 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %8, i32 0, i32 2
  %9 = load i64, ptr %ps_hdr_len, align 8
  %add = add i64 %conv, %9
  %cmp = icmp ugt i64 %5, %add
  br i1 %cmp, label %if.then3, label %if.end

if.then3:                                         ; preds = %if.then
  %10 = load ptr, ptr %pdma_st.addr, align 8
  %rx_desc_packet_buf_size4 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %10, i32 0, i32 5
  %11 = load i32, ptr %rx_desc_packet_buf_size4, align 8
  %conv5 = zext i32 %11 to i64
  %12 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len6 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %12, i32 0, i32 2
  %13 = load i64, ptr %ps_hdr_len6, align 8
  %add7 = add i64 %conv5, %13
  %14 = load ptr, ptr %size.addr, align 8
  store i64 %add7, ptr %14, align 8
  br label %if.end

if.end:                                           ; preds = %if.then3, %if.then
  br label %if.end16

if.else:                                          ; preds = %land.lhs.true, %entry
  %15 = load ptr, ptr %size.addr, align 8
  %16 = load i64, ptr %15, align 8
  %17 = load ptr, ptr %pdma_st.addr, align 8
  %rx_desc_packet_buf_size8 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %17, i32 0, i32 5
  %18 = load i32, ptr %rx_desc_packet_buf_size8, align 8
  %conv9 = zext i32 %18 to i64
  %cmp10 = icmp ugt i64 %16, %conv9
  br i1 %cmp10, label %if.then12, label %if.end15

if.then12:                                        ; preds = %if.else
  %19 = load ptr, ptr %pdma_st.addr, align 8
  %rx_desc_packet_buf_size13 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %19, i32 0, i32 5
  %20 = load i32, ptr %rx_desc_packet_buf_size13, align 8
  %conv14 = zext i32 %20 to i64
  %21 = load ptr, ptr %size.addr, align 8
  store i64 %conv14, ptr %21, align 8
  br label %if.end15

if.end15:                                         ; preds = %if.then12, %if.else
  br label %if.end16

if.end16:                                         ; preds = %if.end15, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_header_to_rx_buffers(ptr noundef %core, ptr noundef %pkt, ptr noundef %d, ptr noundef %pdma_st, ptr noundef %copy_size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %d.addr = alloca ptr, align 8
  %pdma_st.addr = alloca ptr, align 8
  %copy_size.addr = alloca ptr, align 8
  %iov_copy = alloca i64, align 8
  %ps_hdr_copied = alloca i64, align 8
  %_a7 = alloca i64, align 8
  %_b8 = alloca i64, align 8
  %tmp = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %d, ptr %d.addr, align 8
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  store ptr %copy_size, ptr %copy_size.addr, align 8
  store i64 0, ptr %ps_hdr_copied, align 8
  %0 = load ptr, ptr %pdma_st.addr, align 8
  %is_first = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %0, i32 0, i32 10
  %1 = load i8, ptr %is_first, align 1
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %pdma_st.addr, align 8
  %bastate = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %2, i32 0, i32 11
  %cur_idx = getelementptr inbounds %struct.IGBBAState, ptr %bastate, i32 0, i32 1
  store i8 1, ptr %cur_idx, align 2
  br label %return

if.end:                                           ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %do.cond, %if.end
  %3 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %3, i32 0, i32 2
  %4 = load i64, ptr %ps_hdr_len, align 8
  %5 = load i64, ptr %ps_hdr_copied, align 8
  %sub = sub i64 %4, %5
  store i64 %sub, ptr %_a7, align 8
  %6 = load ptr, ptr %pdma_st.addr, align 8
  %iov = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %6, i32 0, i32 7
  %7 = load ptr, ptr %iov, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %7, i32 0, i32 1
  %8 = load i64, ptr %iov_len, align 8
  %9 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %9, i32 0, i32 8
  %10 = load i64, ptr %iov_ofs, align 8
  %sub1 = sub i64 %8, %10
  store i64 %sub1, ptr %_b8, align 8
  %11 = load i64, ptr %_a7, align 8
  %12 = load i64, ptr %_b8, align 8
  %cmp = icmp ult i64 %11, %12
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %do.body
  %13 = load i64, ptr %_a7, align 8
  br label %cond.end

cond.false:                                       ; preds = %do.body
  %14 = load i64, ptr %_b8, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i64 [ %13, %cond.true ], [ %14, %cond.false ]
  store i64 %cond, ptr %tmp, align 8
  %15 = load i64, ptr %tmp, align 8
  store i64 %15, ptr %iov_copy, align 8
  %16 = load ptr, ptr %core.addr, align 8
  %17 = load ptr, ptr %d.addr, align 8
  %18 = load ptr, ptr %pdma_st.addr, align 8
  %19 = load ptr, ptr %pdma_st.addr, align 8
  %iov2 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %19, i32 0, i32 7
  %20 = load ptr, ptr %iov2, align 8
  %iov_base = getelementptr inbounds %struct.iovec, ptr %20, i32 0, i32 0
  %21 = load ptr, ptr %iov_base, align 8
  %22 = load i64, ptr %iov_copy, align 8
  call void @igb_write_hdr_frag_to_rx_buffers(ptr noundef %16, ptr noundef %17, ptr noundef %18, ptr noundef %21, i64 noundef %22)
  %23 = load i64, ptr %iov_copy, align 8
  %24 = load ptr, ptr %copy_size.addr, align 8
  %25 = load i64, ptr %24, align 8
  %sub3 = sub i64 %25, %23
  store i64 %sub3, ptr %24, align 8
  %26 = load i64, ptr %iov_copy, align 8
  %27 = load i64, ptr %ps_hdr_copied, align 8
  %add = add i64 %27, %26
  store i64 %add, ptr %ps_hdr_copied, align 8
  %28 = load i64, ptr %iov_copy, align 8
  %29 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs4 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %29, i32 0, i32 8
  %30 = load i64, ptr %iov_ofs4, align 8
  %add5 = add i64 %30, %28
  store i64 %add5, ptr %iov_ofs4, align 8
  %31 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs6 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %31, i32 0, i32 8
  %32 = load i64, ptr %iov_ofs6, align 8
  %33 = load ptr, ptr %pdma_st.addr, align 8
  %iov7 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %33, i32 0, i32 7
  %34 = load ptr, ptr %iov7, align 8
  %iov_len8 = getelementptr inbounds %struct.iovec, ptr %34, i32 0, i32 1
  %35 = load i64, ptr %iov_len8, align 8
  %cmp9 = icmp eq i64 %32, %35
  br i1 %cmp9, label %if.then10, label %if.end13

if.then10:                                        ; preds = %cond.end
  %36 = load ptr, ptr %pdma_st.addr, align 8
  %iov11 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %36, i32 0, i32 7
  %37 = load ptr, ptr %iov11, align 8
  %incdec.ptr = getelementptr %struct.iovec, ptr %37, i32 1
  store ptr %incdec.ptr, ptr %iov11, align 8
  %38 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs12 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %38, i32 0, i32 8
  store i64 0, ptr %iov_ofs12, align 8
  br label %if.end13

if.end13:                                         ; preds = %if.then10, %cond.end
  br label %do.cond

do.cond:                                          ; preds = %if.end13
  %39 = load i64, ptr %ps_hdr_copied, align 8
  %40 = load ptr, ptr %pdma_st.addr, align 8
  %ps_hdr_len14 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %40, i32 0, i32 2
  %41 = load i64, ptr %ps_hdr_len14, align 8
  %cmp15 = icmp ult i64 %39, %41
  br i1 %cmp15, label %do.body, label %do.end, !llvm.loop !28

do.end:                                           ; preds = %do.cond
  %42 = load ptr, ptr %pdma_st.addr, align 8
  %is_first16 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %42, i32 0, i32 10
  store i8 0, ptr %is_first16, align 1
  br label %return

return:                                           ; preds = %do.end, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_payload_to_rx_buffers(ptr noundef %core, ptr noundef %pkt, ptr noundef %d, ptr noundef %pdma_st, ptr noundef %copy_size) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %d.addr = alloca ptr, align 8
  %pdma_st.addr = alloca ptr, align 8
  %copy_size.addr = alloca ptr, align 8
  %iov_copy = alloca i64, align 8
  %_a11 = alloca i64, align 8
  %_b12 = alloca i64, align 8
  %tmp = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %d, ptr %d.addr, align 8
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  store ptr %copy_size, ptr %copy_size.addr, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end, %entry
  %0 = load ptr, ptr %copy_size.addr, align 8
  %1 = load i64, ptr %0, align 8
  %tobool = icmp ne i64 %1, 0
  br i1 %tobool, label %while.body, label %while.end

while.body:                                       ; preds = %while.cond
  %2 = load ptr, ptr %copy_size.addr, align 8
  %3 = load i64, ptr %2, align 8
  store i64 %3, ptr %_a11, align 8
  %4 = load ptr, ptr %pdma_st.addr, align 8
  %iov = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %4, i32 0, i32 7
  %5 = load ptr, ptr %iov, align 8
  %iov_len = getelementptr inbounds %struct.iovec, ptr %5, i32 0, i32 1
  %6 = load i64, ptr %iov_len, align 8
  %7 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %7, i32 0, i32 8
  %8 = load i64, ptr %iov_ofs, align 8
  %sub = sub i64 %6, %8
  store i64 %sub, ptr %_b12, align 8
  %9 = load i64, ptr %_a11, align 8
  %10 = load i64, ptr %_b12, align 8
  %cmp = icmp ult i64 %9, %10
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %while.body
  %11 = load i64, ptr %_a11, align 8
  br label %cond.end

cond.false:                                       ; preds = %while.body
  %12 = load i64, ptr %_b12, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i64 [ %11, %cond.true ], [ %12, %cond.false ]
  store i64 %cond, ptr %tmp, align 8
  %13 = load i64, ptr %tmp, align 8
  store i64 %13, ptr %iov_copy, align 8
  %14 = load ptr, ptr %core.addr, align 8
  %15 = load ptr, ptr %d.addr, align 8
  %16 = load ptr, ptr %pdma_st.addr, align 8
  %17 = load ptr, ptr %pdma_st.addr, align 8
  %iov1 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %17, i32 0, i32 7
  %18 = load ptr, ptr %iov1, align 8
  %iov_base = getelementptr inbounds %struct.iovec, ptr %18, i32 0, i32 0
  %19 = load ptr, ptr %iov_base, align 8
  %20 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs2 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %20, i32 0, i32 8
  %21 = load i64, ptr %iov_ofs2, align 8
  %add.ptr = getelementptr i8, ptr %19, i64 %21
  %22 = load i64, ptr %iov_copy, align 8
  call void @igb_write_payload_frag_to_rx_buffers(ptr noundef %14, ptr noundef %15, ptr noundef %16, ptr noundef %add.ptr, i64 noundef %22)
  %23 = load i64, ptr %iov_copy, align 8
  %24 = load ptr, ptr %copy_size.addr, align 8
  %25 = load i64, ptr %24, align 8
  %sub3 = sub i64 %25, %23
  store i64 %sub3, ptr %24, align 8
  %26 = load i64, ptr %iov_copy, align 8
  %27 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs4 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %27, i32 0, i32 8
  %28 = load i64, ptr %iov_ofs4, align 8
  %add = add i64 %28, %26
  store i64 %add, ptr %iov_ofs4, align 8
  %29 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs5 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %29, i32 0, i32 8
  %30 = load i64, ptr %iov_ofs5, align 8
  %31 = load ptr, ptr %pdma_st.addr, align 8
  %iov6 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %31, i32 0, i32 7
  %32 = load ptr, ptr %iov6, align 8
  %iov_len7 = getelementptr inbounds %struct.iovec, ptr %32, i32 0, i32 1
  %33 = load i64, ptr %iov_len7, align 8
  %cmp8 = icmp eq i64 %30, %33
  br i1 %cmp8, label %if.then, label %if.end

if.then:                                          ; preds = %cond.end
  %34 = load ptr, ptr %pdma_st.addr, align 8
  %iov9 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %34, i32 0, i32 7
  %35 = load ptr, ptr %iov9, align 8
  %incdec.ptr = getelementptr %struct.iovec, ptr %35, i32 1
  store ptr %incdec.ptr, ptr %iov9, align 8
  %36 = load ptr, ptr %pdma_st.addr, align 8
  %iov_ofs10 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %36, i32 0, i32 8
  store i64 0, ptr %iov_ofs10, align 8
  br label %if.end

if.end:                                           ; preds = %if.then, %cond.end
  br label %while.cond, !llvm.loop !29

while.end:                                        ; preds = %while.cond
  %37 = load ptr, ptr %pdma_st.addr, align 8
  %desc_offset = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %37, i32 0, i32 4
  %38 = load i64, ptr %desc_offset, align 8
  %39 = load ptr, ptr %pdma_st.addr, align 8
  %desc_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %39, i32 0, i32 3
  %40 = load i64, ptr %desc_size, align 8
  %add11 = add i64 %38, %40
  %41 = load ptr, ptr %pdma_st.addr, align 8
  %total_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %41, i32 0, i32 1
  %42 = load i64, ptr %total_size, align 8
  %cmp12 = icmp uge i64 %add11, %42
  br i1 %cmp12, label %if.then13, label %if.end14

if.then13:                                        ; preds = %while.end
  %43 = load ptr, ptr %core.addr, align 8
  %44 = load ptr, ptr %d.addr, align 8
  %45 = load ptr, ptr %pdma_st.addr, align 8
  %46 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %46, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %call = call i32 @e1000x_fcs_len(ptr noundef %arraydecay)
  %conv = sext i32 %call to i64
  call void @igb_write_payload_frag_to_rx_buffers(ptr noundef %43, ptr noundef %44, ptr noundef %45, ptr noundef @igb_write_payload_to_rx_buffers.fcs_pad, i64 noundef %conv)
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %while.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_null_descriptor() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_NULL_DESCRIPTOR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.40, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.41)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_hdr_frag_to_rx_buffers(ptr noundef %core, ptr noundef %d, ptr noundef %pdma_st, ptr noundef %data, i64 noundef %data_len) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %d.addr = alloca ptr, align 8
  %pdma_st.addr = alloca ptr, align 8
  %data.addr = alloca ptr, align 8
  %data_len.addr = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %d, ptr %d.addr, align 8
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  store ptr %data, ptr %data.addr, align 8
  store i64 %data_len, ptr %data_len.addr, align 8
  %0 = load i64, ptr %data_len.addr, align 8
  %1 = load ptr, ptr %pdma_st.addr, align 8
  %rx_desc_header_buf_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %1, i32 0, i32 6
  %2 = load i32, ptr %rx_desc_header_buf_size, align 4
  %3 = load ptr, ptr %pdma_st.addr, align 8
  %bastate = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %3, i32 0, i32 11
  %written = getelementptr inbounds %struct.IGBBAState, ptr %bastate, i32 0, i32 0
  %arrayidx = getelementptr [2 x i16], ptr %written, i64 0, i64 0
  %4 = load i16, ptr %arrayidx, align 2
  %conv = zext i16 %4 to i32
  %sub = sub i32 %2, %conv
  %conv1 = zext i32 %sub to i64
  %cmp = icmp ule i64 %0, %conv1
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.42, ptr noundef @.str.3, i32 noundef 1759, ptr noundef @__PRETTY_FUNCTION__.igb_write_hdr_frag_to_rx_buffers) #11
  unreachable

if.end:                                           ; preds = %if.then
  %5 = load ptr, ptr %d.addr, align 8
  %6 = load ptr, ptr %pdma_st.addr, align 8
  %ba = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %6, i32 0, i32 12
  %arrayidx3 = getelementptr [2 x i64], ptr %ba, i64 0, i64 0
  %7 = load i64, ptr %arrayidx3, align 8
  %8 = load ptr, ptr %pdma_st.addr, align 8
  %bastate4 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %8, i32 0, i32 11
  %written5 = getelementptr inbounds %struct.IGBBAState, ptr %bastate4, i32 0, i32 0
  %arrayidx6 = getelementptr [2 x i16], ptr %written5, i64 0, i64 0
  %9 = load i16, ptr %arrayidx6, align 2
  %conv7 = zext i16 %9 to i64
  %add = add i64 %7, %conv7
  %10 = load ptr, ptr %data.addr, align 8
  %11 = load i64, ptr %data_len.addr, align 8
  %call = call i32 @pci_dma_write(ptr noundef %5, i64 noundef %add, ptr noundef %10, i64 noundef %11)
  %12 = load i64, ptr %data_len.addr, align 8
  %13 = load ptr, ptr %pdma_st.addr, align 8
  %bastate8 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %13, i32 0, i32 11
  %written9 = getelementptr inbounds %struct.IGBBAState, ptr %bastate8, i32 0, i32 0
  %arrayidx10 = getelementptr [2 x i16], ptr %written9, i64 0, i64 0
  %14 = load i16, ptr %arrayidx10, align 2
  %conv11 = zext i16 %14 to i64
  %add12 = add i64 %conv11, %12
  %conv13 = trunc i64 %add12 to i16
  store i16 %conv13, ptr %arrayidx10, align 2
  %15 = load ptr, ptr %pdma_st.addr, align 8
  %bastate14 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %15, i32 0, i32 11
  %cur_idx = getelementptr inbounds %struct.IGBBAState, ptr %bastate14, i32 0, i32 1
  store i8 1, ptr %cur_idx, align 2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @pci_dma_write(ptr noundef %dev, i64 noundef %addr, ptr noundef %buf, i64 noundef %len) #0 {
entry:
  %dev.addr = alloca ptr, align 8
  %addr.addr = alloca i64, align 8
  %buf.addr = alloca ptr, align 8
  %len.addr = alloca i64, align 8
  %.compoundliteral = alloca %struct.MemTxAttrs, align 4
  store ptr %dev, ptr %dev.addr, align 8
  store i64 %addr, ptr %addr.addr, align 8
  store ptr %buf, ptr %buf.addr, align 8
  store i64 %len, ptr %len.addr, align 8
  %0 = load ptr, ptr %dev.addr, align 8
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load ptr, ptr %buf.addr, align 8
  %3 = load i64, ptr %len.addr, align 8
  %bf.load = load i32, ptr %.compoundliteral, align 4
  %bf.clear = and i32 %bf.load, -2
  %bf.set = or i32 %bf.clear, 1
  store i32 %bf.set, ptr %.compoundliteral, align 4
  %bf.load1 = load i32, ptr %.compoundliteral, align 4
  %bf.clear2 = and i32 %bf.load1, -3
  %bf.set3 = or i32 %bf.clear2, 0
  store i32 %bf.set3, ptr %.compoundliteral, align 4
  %bf.load4 = load i32, ptr %.compoundliteral, align 4
  %bf.clear5 = and i32 %bf.load4, -13
  %bf.set6 = or i32 %bf.clear5, 0
  store i32 %bf.set6, ptr %.compoundliteral, align 4
  %bf.load7 = load i32, ptr %.compoundliteral, align 4
  %bf.clear8 = and i32 %bf.load7, -17
  %bf.set9 = or i32 %bf.clear8, 0
  store i32 %bf.set9, ptr %.compoundliteral, align 4
  %bf.load10 = load i32, ptr %.compoundliteral, align 4
  %bf.clear11 = and i32 %bf.load10, -33
  %bf.set12 = or i32 %bf.clear11, 0
  store i32 %bf.set12, ptr %.compoundliteral, align 4
  %bf.load13 = load i32, ptr %.compoundliteral, align 4
  %bf.clear14 = and i32 %bf.load13, -4194241
  %bf.set15 = or i32 %bf.clear14, 0
  store i32 %bf.set15, ptr %.compoundliteral, align 4
  %bf.load16 = load i32, ptr %.compoundliteral, align 4
  %bf.clear17 = and i32 %bf.load16, -4194305
  %bf.set18 = or i32 %bf.clear17, 0
  store i32 %bf.set18, ptr %.compoundliteral, align 4
  %bf.load19 = load i32, ptr %.compoundliteral, align 4
  %bf.clear20 = and i32 %bf.load19, -8388609
  %bf.set21 = or i32 %bf.clear20, 0
  store i32 %bf.set21, ptr %.compoundliteral, align 4
  %bf.load22 = load i32, ptr %.compoundliteral, align 4
  %bf.clear23 = and i32 %bf.load22, -16777217
  %bf.set24 = or i32 %bf.clear23, 0
  store i32 %bf.set24, ptr %.compoundliteral, align 4
  %bf.load25 = load i32, ptr %.compoundliteral, align 4
  %bf.clear26 = and i32 %bf.load25, -33554433
  %bf.set27 = or i32 %bf.clear26, 0
  store i32 %bf.set27, ptr %.compoundliteral, align 4
  %coerce.dive = getelementptr inbounds %struct.MemTxAttrs, ptr %.compoundliteral, i32 0, i32 0
  %4 = load i32, ptr %coerce.dive, align 4
  %call = call i32 @pci_dma_rw(ptr noundef %0, i64 noundef %1, ptr noundef %2, i64 noundef %3, i32 noundef 1, i32 %4)
  ret i32 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_payload_frag_to_rx_buffers(ptr noundef %core, ptr noundef %d, ptr noundef %pdma_st, ptr noundef %data, i64 noundef %data_len) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %d.addr = alloca ptr, align 8
  %pdma_st.addr = alloca ptr, align 8
  %data.addr = alloca ptr, align 8
  %data_len.addr = alloca i64, align 8
  %cur_buf_bytes_left = alloca i32, align 4
  %bytes_to_write = alloca i32, align 4
  %_a9 = alloca i64, align 8
  %_b10 = alloca i64, align 8
  %tmp = alloca i64, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %d, ptr %d.addr, align 8
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  store ptr %data, ptr %data.addr, align 8
  store i64 %data_len, ptr %data_len.addr, align 8
  br label %while.cond

while.cond:                                       ; preds = %if.end60, %entry
  %0 = load i64, ptr %data_len.addr, align 8
  %cmp = icmp ugt i64 %0, 0
  br i1 %cmp, label %while.body, label %while.end

while.body:                                       ; preds = %while.cond
  %1 = load ptr, ptr %pdma_st.addr, align 8
  %bastate = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %1, i32 0, i32 11
  %cur_idx = getelementptr inbounds %struct.IGBBAState, ptr %bastate, i32 0, i32 1
  %2 = load i8, ptr %cur_idx, align 2
  %conv = zext i8 %2 to i32
  %cmp1 = icmp slt i32 %conv, 2
  br i1 %cmp1, label %if.then, label %if.else

if.then:                                          ; preds = %while.body
  br label %if.end

if.else:                                          ; preds = %while.body
  call void @__assert_fail(ptr noundef @.str.43, ptr noundef @.str.3, i32 noundef 1813, ptr noundef @__PRETTY_FUNCTION__.igb_write_payload_frag_to_rx_buffers) #11
  unreachable

if.end:                                           ; preds = %if.then
  %3 = load ptr, ptr %pdma_st.addr, align 8
  %rx_desc_packet_buf_size = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %3, i32 0, i32 5
  %4 = load i32, ptr %rx_desc_packet_buf_size, align 8
  %5 = load ptr, ptr %pdma_st.addr, align 8
  %bastate3 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %5, i32 0, i32 11
  %written = getelementptr inbounds %struct.IGBBAState, ptr %bastate3, i32 0, i32 0
  %6 = load ptr, ptr %pdma_st.addr, align 8
  %bastate4 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %6, i32 0, i32 11
  %cur_idx5 = getelementptr inbounds %struct.IGBBAState, ptr %bastate4, i32 0, i32 1
  %7 = load i8, ptr %cur_idx5, align 2
  %idxprom = zext i8 %7 to i64
  %arrayidx = getelementptr [2 x i16], ptr %written, i64 0, i64 %idxprom
  %8 = load i16, ptr %arrayidx, align 2
  %conv6 = zext i16 %8 to i32
  %sub = sub i32 %4, %conv6
  store i32 %sub, ptr %cur_buf_bytes_left, align 4
  %9 = load i64, ptr %data_len.addr, align 8
  store i64 %9, ptr %_a9, align 8
  %10 = load i32, ptr %cur_buf_bytes_left, align 4
  %conv7 = zext i32 %10 to i64
  store i64 %conv7, ptr %_b10, align 8
  %11 = load i64, ptr %_a9, align 8
  %12 = load i64, ptr %_b10, align 8
  %cmp8 = icmp ult i64 %11, %12
  br i1 %cmp8, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.end
  %13 = load i64, ptr %_a9, align 8
  br label %cond.end

cond.false:                                       ; preds = %if.end
  %14 = load i64, ptr %_b10, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i64 [ %13, %cond.true ], [ %14, %cond.false ]
  store i64 %cond, ptr %tmp, align 8
  %15 = load i64, ptr %tmp, align 8
  %conv10 = trunc i64 %15 to i32
  store i32 %conv10, ptr %bytes_to_write, align 4
  %16 = load ptr, ptr %pdma_st.addr, align 8
  %bastate11 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %16, i32 0, i32 11
  %cur_idx12 = getelementptr inbounds %struct.IGBBAState, ptr %bastate11, i32 0, i32 1
  %17 = load i8, ptr %cur_idx12, align 2
  %18 = load ptr, ptr %pdma_st.addr, align 8
  %ba = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %18, i32 0, i32 12
  %19 = load ptr, ptr %pdma_st.addr, align 8
  %bastate13 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %19, i32 0, i32 11
  %cur_idx14 = getelementptr inbounds %struct.IGBBAState, ptr %bastate13, i32 0, i32 1
  %20 = load i8, ptr %cur_idx14, align 2
  %idxprom15 = zext i8 %20 to i64
  %arrayidx16 = getelementptr [2 x i64], ptr %ba, i64 0, i64 %idxprom15
  %21 = load i64, ptr %arrayidx16, align 8
  %22 = load ptr, ptr %pdma_st.addr, align 8
  %bastate17 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %22, i32 0, i32 11
  %written18 = getelementptr inbounds %struct.IGBBAState, ptr %bastate17, i32 0, i32 0
  %23 = load ptr, ptr %pdma_st.addr, align 8
  %bastate19 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %23, i32 0, i32 11
  %cur_idx20 = getelementptr inbounds %struct.IGBBAState, ptr %bastate19, i32 0, i32 1
  %24 = load i8, ptr %cur_idx20, align 2
  %idxprom21 = zext i8 %24 to i64
  %arrayidx22 = getelementptr [2 x i16], ptr %written18, i64 0, i64 %idxprom21
  %25 = load i16, ptr %arrayidx22, align 2
  %26 = load ptr, ptr %data.addr, align 8
  %27 = load i32, ptr %bytes_to_write, align 4
  call void @trace_igb_rx_desc_buff_write(i8 noundef zeroext %17, i64 noundef %21, i16 noundef zeroext %25, ptr noundef %26, i32 noundef %27)
  %28 = load ptr, ptr %d.addr, align 8
  %29 = load ptr, ptr %pdma_st.addr, align 8
  %ba23 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %29, i32 0, i32 12
  %30 = load ptr, ptr %pdma_st.addr, align 8
  %bastate24 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %30, i32 0, i32 11
  %cur_idx25 = getelementptr inbounds %struct.IGBBAState, ptr %bastate24, i32 0, i32 1
  %31 = load i8, ptr %cur_idx25, align 2
  %idxprom26 = zext i8 %31 to i64
  %arrayidx27 = getelementptr [2 x i64], ptr %ba23, i64 0, i64 %idxprom26
  %32 = load i64, ptr %arrayidx27, align 8
  %33 = load ptr, ptr %pdma_st.addr, align 8
  %bastate28 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %33, i32 0, i32 11
  %written29 = getelementptr inbounds %struct.IGBBAState, ptr %bastate28, i32 0, i32 0
  %34 = load ptr, ptr %pdma_st.addr, align 8
  %bastate30 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %34, i32 0, i32 11
  %cur_idx31 = getelementptr inbounds %struct.IGBBAState, ptr %bastate30, i32 0, i32 1
  %35 = load i8, ptr %cur_idx31, align 2
  %idxprom32 = zext i8 %35 to i64
  %arrayidx33 = getelementptr [2 x i16], ptr %written29, i64 0, i64 %idxprom32
  %36 = load i16, ptr %arrayidx33, align 2
  %conv34 = zext i16 %36 to i64
  %add = add i64 %32, %conv34
  %37 = load ptr, ptr %data.addr, align 8
  %38 = load i32, ptr %bytes_to_write, align 4
  %conv35 = zext i32 %38 to i64
  %call = call i32 @pci_dma_write(ptr noundef %28, i64 noundef %add, ptr noundef %37, i64 noundef %conv35)
  %39 = load i32, ptr %bytes_to_write, align 4
  %40 = load ptr, ptr %pdma_st.addr, align 8
  %bastate36 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %40, i32 0, i32 11
  %written37 = getelementptr inbounds %struct.IGBBAState, ptr %bastate36, i32 0, i32 0
  %41 = load ptr, ptr %pdma_st.addr, align 8
  %bastate38 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %41, i32 0, i32 11
  %cur_idx39 = getelementptr inbounds %struct.IGBBAState, ptr %bastate38, i32 0, i32 1
  %42 = load i8, ptr %cur_idx39, align 2
  %idxprom40 = zext i8 %42 to i64
  %arrayidx41 = getelementptr [2 x i16], ptr %written37, i64 0, i64 %idxprom40
  %43 = load i16, ptr %arrayidx41, align 2
  %conv42 = zext i16 %43 to i32
  %add43 = add i32 %conv42, %39
  %conv44 = trunc i32 %add43 to i16
  store i16 %conv44, ptr %arrayidx41, align 2
  %44 = load i32, ptr %bytes_to_write, align 4
  %45 = load ptr, ptr %data.addr, align 8
  %idx.ext = zext i32 %44 to i64
  %add.ptr = getelementptr i8, ptr %45, i64 %idx.ext
  store ptr %add.ptr, ptr %data.addr, align 8
  %46 = load i32, ptr %bytes_to_write, align 4
  %conv45 = zext i32 %46 to i64
  %47 = load i64, ptr %data_len.addr, align 8
  %sub46 = sub i64 %47, %conv45
  store i64 %sub46, ptr %data_len.addr, align 8
  %48 = load ptr, ptr %pdma_st.addr, align 8
  %bastate47 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %48, i32 0, i32 11
  %written48 = getelementptr inbounds %struct.IGBBAState, ptr %bastate47, i32 0, i32 0
  %49 = load ptr, ptr %pdma_st.addr, align 8
  %bastate49 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %49, i32 0, i32 11
  %cur_idx50 = getelementptr inbounds %struct.IGBBAState, ptr %bastate49, i32 0, i32 1
  %50 = load i8, ptr %cur_idx50, align 2
  %idxprom51 = zext i8 %50 to i64
  %arrayidx52 = getelementptr [2 x i16], ptr %written48, i64 0, i64 %idxprom51
  %51 = load i16, ptr %arrayidx52, align 2
  %conv53 = zext i16 %51 to i32
  %52 = load ptr, ptr %pdma_st.addr, align 8
  %rx_desc_packet_buf_size54 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %52, i32 0, i32 5
  %53 = load i32, ptr %rx_desc_packet_buf_size54, align 8
  %cmp55 = icmp eq i32 %conv53, %53
  br i1 %cmp55, label %if.then57, label %if.end60

if.then57:                                        ; preds = %cond.end
  %54 = load ptr, ptr %pdma_st.addr, align 8
  %bastate58 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %54, i32 0, i32 11
  %cur_idx59 = getelementptr inbounds %struct.IGBBAState, ptr %bastate58, i32 0, i32 1
  %55 = load i8, ptr %cur_idx59, align 2
  %inc = add i8 %55, 1
  store i8 %inc, ptr %cur_idx59, align 2
  br label %if.end60

if.end60:                                         ; preds = %if.then57, %cond.end
  br label %while.cond, !llvm.loop !30

while.end:                                        ; preds = %while.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_rx_desc_buff_write(i8 noundef zeroext %idx, i64 noundef %addr, i16 noundef zeroext %offset, ptr noundef %source, i32 noundef %len) #0 {
entry:
  %idx.addr = alloca i8, align 1
  %addr.addr = alloca i64, align 8
  %offset.addr = alloca i16, align 2
  %source.addr = alloca ptr, align 8
  %len.addr = alloca i32, align 4
  store i8 %idx, ptr %idx.addr, align 1
  store i64 %addr, ptr %addr.addr, align 8
  store i16 %offset, ptr %offset.addr, align 2
  store ptr %source, ptr %source.addr, align 8
  store i32 %len, ptr %len.addr, align 4
  %0 = load i8, ptr %idx.addr, align 1
  %1 = load i64, ptr %addr.addr, align 8
  %2 = load i16, ptr %offset.addr, align 2
  %3 = load ptr, ptr %source.addr, align 8
  %4 = load i32, ptr %len.addr, align 4
  call void @_nocheck__trace_igb_rx_desc_buff_write(i8 noundef zeroext %0, i64 noundef %1, i16 noundef zeroext %2, ptr noundef %3, i32 noundef %4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_rx_desc_buff_write(i8 noundef zeroext %idx, i64 noundef %addr, i16 noundef zeroext %offset, ptr noundef %source, i32 noundef %len) #0 {
entry:
  %idx.addr = alloca i8, align 1
  %addr.addr = alloca i64, align 8
  %offset.addr = alloca i16, align 2
  %source.addr = alloca ptr, align 8
  %len.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i8 %idx, ptr %idx.addr, align 1
  store i64 %addr, ptr %addr.addr, align 8
  store i16 %offset, ptr %offset.addr, align 2
  store ptr %source, ptr %source.addr, align 8
  store i32 %len, ptr %len.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_RX_DESC_BUFF_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %idx.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i64, ptr %addr.addr, align 8
  %7 = load i16, ptr %offset.addr, align 2
  %conv12 = zext i16 %7 to i32
  %8 = load ptr, ptr %source.addr, align 8
  %9 = load i32, ptr %len.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.44, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i64 noundef %6, i32 noundef %conv12, ptr noundef %8, i32 noundef %9)
  br label %if.end

if.else:                                          ; preds = %if.then
  %10 = load i8, ptr %idx.addr, align 1
  %conv13 = zext i8 %10 to i32
  %11 = load i64, ptr %addr.addr, align 8
  %12 = load i16, ptr %offset.addr, align 2
  %conv14 = zext i16 %12 to i32
  %13 = load ptr, ptr %source.addr, align 8
  %14 = load i32, ptr %len.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.45, i32 noundef %conv13, i64 noundef %11, i32 noundef %conv14, ptr noundef %13, i32 noundef %14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_lgcy_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pkt, ptr noundef %rss_info, i16 noundef zeroext %length) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %length.addr = alloca i16, align 2
  %status_flags = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store i16 %length, ptr %length.addr, align 2
  %0 = load ptr, ptr %rss_info.addr, align 8
  %enabled = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %0, i32 0, i32 0
  %1 = load i8, ptr %enabled, align 4
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.else, label %if.then

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.46, ptr noundef @.str.3, i32 noundef 1451, ptr noundef @__PRETTY_FUNCTION__.igb_write_lgcy_rx_descr) #11
  unreachable

if.end:                                           ; preds = %if.then
  %2 = load ptr, ptr %desc.addr, align 8
  call void @llvm.memset.p0.i64(ptr align 8 %2, i8 0, i64 16, i1 false)
  %3 = load i16, ptr %length.addr, align 2
  %call = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %3)
  %4 = load ptr, ptr %desc.addr, align 8
  %length1 = getelementptr inbounds %struct.e1000_rx_desc, ptr %4, i32 0, i32 1
  store i16 %call, ptr %length1, align 8
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load ptr, ptr %pkt.addr, align 8
  %7 = load ptr, ptr %pkt.addr, align 8
  %cmp = icmp ne ptr %7, null
  %8 = load ptr, ptr %desc.addr, align 8
  %special = getelementptr inbounds %struct.e1000_rx_desc, ptr %8, i32 0, i32 5
  call void @igb_build_rx_metadata_common(ptr noundef %5, ptr noundef %6, i1 noundef zeroext %cmp, ptr noundef %status_flags, ptr noundef %special)
  %9 = load i32, ptr %status_flags, align 4
  %call2 = call i32 @le32_to_cpu(i32 noundef %9)
  %shr = lshr i32 %call2, 24
  %conv = trunc i32 %shr to i8
  %10 = load ptr, ptr %desc.addr, align 8
  %errors = getelementptr inbounds %struct.e1000_rx_desc, ptr %10, i32 0, i32 4
  store i8 %conv, ptr %errors, align 1
  %11 = load i32, ptr %status_flags, align 4
  %call3 = call i32 @le32_to_cpu(i32 noundef %11)
  %conv4 = trunc i32 %call3 to i8
  %12 = load ptr, ptr %desc.addr, align 8
  %status = getelementptr inbounds %struct.e1000_rx_desc, ptr %12, i32 0, i32 3
  store i8 %conv4, ptr %status, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_adv_ps_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pkt, ptr noundef %rss_info, ptr noundef %r, i16 noundef zeroext %etqf, i1 noundef zeroext %ts, ptr noundef %pdma_st) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %r.addr = alloca ptr, align 8
  %etqf.addr = alloca i16, align 2
  %ts.addr = alloca i8, align 1
  %pdma_st.addr = alloca ptr, align 8
  %pkt_len = alloca i64, align 8
  %hdr_info = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store ptr %r, ptr %r.addr, align 8
  store i16 %etqf, ptr %etqf.addr, align 2
  %frombool = zext i1 %ts to i8
  store i8 %frombool, ptr %ts.addr, align 1
  store ptr %pdma_st, ptr %pdma_st.addr, align 8
  store i16 0, ptr %hdr_info, align 2
  %0 = load ptr, ptr %pdma_st.addr, align 8
  %do_ps = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %0, i32 0, i32 9
  %1 = load i8, ptr %do_ps, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %pdma_st.addr, align 8
  %bastate = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %2, i32 0, i32 11
  %written = getelementptr inbounds %struct.IGBBAState, ptr %bastate, i32 0, i32 0
  %arrayidx = getelementptr [2 x i16], ptr %written, i64 0, i64 1
  %3 = load i16, ptr %arrayidx, align 2
  %conv = zext i16 %3 to i64
  store i64 %conv, ptr %pkt_len, align 8
  br label %if.end

if.else:                                          ; preds = %entry
  %4 = load ptr, ptr %pdma_st.addr, align 8
  %bastate1 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %4, i32 0, i32 11
  %written2 = getelementptr inbounds %struct.IGBBAState, ptr %bastate1, i32 0, i32 0
  %arrayidx3 = getelementptr [2 x i16], ptr %written2, i64 0, i64 0
  %5 = load i16, ptr %arrayidx3, align 2
  %conv4 = zext i16 %5 to i32
  %6 = load ptr, ptr %pdma_st.addr, align 8
  %bastate5 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %6, i32 0, i32 11
  %written6 = getelementptr inbounds %struct.IGBBAState, ptr %bastate5, i32 0, i32 0
  %arrayidx7 = getelementptr [2 x i16], ptr %written6, i64 0, i64 1
  %7 = load i16, ptr %arrayidx7, align 2
  %conv8 = zext i16 %7 to i32
  %add = add i32 %conv4, %conv8
  %conv9 = sext i32 %add to i64
  store i64 %conv9, ptr %pkt_len, align 8
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %8 = load ptr, ptr %core.addr, align 8
  %9 = load ptr, ptr %desc.addr, align 8
  %10 = load ptr, ptr %pkt.addr, align 8
  %11 = load ptr, ptr %rss_info.addr, align 8
  %12 = load i16, ptr %etqf.addr, align 2
  %13 = load i8, ptr %ts.addr, align 1
  %tobool10 = trunc i8 %13 to i1
  %14 = load i64, ptr %pkt_len, align 8
  %conv11 = trunc i64 %14 to i16
  call void @igb_write_adv_rx_descr(ptr noundef %8, ptr noundef %9, ptr noundef %10, ptr noundef %11, i16 noundef zeroext %12, i1 noundef zeroext %tobool10, i16 noundef zeroext %conv11)
  %15 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %15, i32 0, i32 13
  %hdr_len = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data, i32 0, i32 2
  %16 = load i64, ptr %hdr_len, align 8
  %shl = shl i64 %16, 5
  %and = and i64 %shl, 32736
  %conv12 = trunc i64 %and to i16
  store i16 %conv12, ptr %hdr_info, align 2
  %17 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data13 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %17, i32 0, i32 13
  %sph = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data13, i32 0, i32 0
  %18 = load i8, ptr %sph, align 8
  %tobool14 = trunc i8 %18 to i1
  %cond = select i1 %tobool14, i64 32768, i64 0
  %19 = load i16, ptr %hdr_info, align 2
  %conv16 = zext i16 %19 to i64
  %or = or i64 %conv16, %cond
  %conv17 = trunc i64 %or to i16
  store i16 %conv17, ptr %hdr_info, align 2
  %20 = load i16, ptr %hdr_info, align 2
  %call = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %20)
  %21 = load ptr, ptr %desc.addr, align 8
  %lower = getelementptr inbounds %struct.anon.4, ptr %21, i32 0, i32 0
  %lo_dword = getelementptr inbounds %struct.anon.5, ptr %lower, i32 0, i32 0
  %hdr_info18 = getelementptr inbounds %struct.anon.6, ptr %lo_dword, i32 0, i32 1
  store i16 %call, ptr %hdr_info18, align 2
  %22 = load ptr, ptr %pdma_st.addr, align 8
  %ps_desc_data19 = getelementptr inbounds %struct.IGBPacketRxDMAState, ptr %22, i32 0, i32 13
  %hbo = getelementptr inbounds %struct.IGBSplitDescriptorData, ptr %ps_desc_data19, i32 0, i32 1
  %23 = load i8, ptr %hbo, align 1
  %tobool20 = trunc i8 %23 to i1
  %cond22 = select i1 %tobool20, i64 8388608, i64 0
  %conv23 = trunc i64 %cond22 to i32
  %call24 = call i32 @cpu_to_le32(i32 noundef %conv23)
  %24 = load ptr, ptr %desc.addr, align 8
  %upper = getelementptr inbounds %struct.anon.4, ptr %24, i32 0, i32 1
  %status_error = getelementptr inbounds %struct.anon.9, ptr %upper, i32 0, i32 0
  %25 = load i32, ptr %status_error, align 8
  %or25 = or i32 %25, %call24
  store i32 %or25, ptr %status_error, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_write_adv_rx_descr(ptr noundef %core, ptr noundef %desc, ptr noundef %pkt, ptr noundef %rss_info, i16 noundef zeroext %etqf, i1 noundef zeroext %ts, i16 noundef zeroext %length) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %desc.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %rss_info.addr = alloca ptr, align 8
  %etqf.addr = alloca i16, align 2
  %ts.addr = alloca i8, align 1
  %length.addr = alloca i16, align 2
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  %rss_type = alloca i16, align 2
  %pkt_type = alloca i16, align 2
  %eop = alloca i8, align 1
  %adv_desc_status_error = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %desc, ptr %desc.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %rss_info, ptr %rss_info.addr, align 8
  store i16 %etqf, ptr %etqf.addr, align 2
  %frombool = zext i1 %ts to i8
  store i8 %frombool, ptr %ts.addr, align 1
  store i16 %length, ptr %length.addr, align 2
  store i16 0, ptr %rss_type, align 2
  %0 = load ptr, ptr %pkt.addr, align 8
  %cmp = icmp ne ptr %0, null
  %frombool1 = zext i1 %cmp to i8
  store i8 %frombool1, ptr %eop, align 1
  store i32 0, ptr %adv_desc_status_error, align 4
  %1 = load ptr, ptr %desc.addr, align 8
  call void @llvm.memset.p0.i64(ptr align 8 %1, i8 0, i64 16, i1 false)
  %2 = load i16, ptr %length.addr, align 2
  %call = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %2)
  %3 = load ptr, ptr %desc.addr, align 8
  %upper = getelementptr inbounds %struct.anon.4, ptr %3, i32 0, i32 1
  %length2 = getelementptr inbounds %struct.anon.9, ptr %upper, i32 0, i32 1
  store i16 %call, ptr %length2, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load ptr, ptr %pkt.addr, align 8
  %6 = load i8, ptr %eop, align 1
  %tobool = trunc i8 %6 to i1
  %7 = load ptr, ptr %desc.addr, align 8
  %upper3 = getelementptr inbounds %struct.anon.4, ptr %7, i32 0, i32 1
  %status_error = getelementptr inbounds %struct.anon.9, ptr %upper3, i32 0, i32 0
  %8 = load ptr, ptr %desc.addr, align 8
  %upper4 = getelementptr inbounds %struct.anon.4, ptr %8, i32 0, i32 1
  %vlan = getelementptr inbounds %struct.anon.9, ptr %upper4, i32 0, i32 2
  call void @igb_build_rx_metadata_common(ptr noundef %4, ptr noundef %5, i1 noundef zeroext %tobool, ptr noundef %status_error, ptr noundef %vlan)
  %9 = load i8, ptr %eop, align 1
  %tobool5 = trunc i8 %9 to i1
  br i1 %tobool5, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  br label %return

if.end:                                           ; preds = %entry
  %10 = load ptr, ptr %pkt.addr, align 8
  call void @net_rx_pkt_get_protocols(ptr noundef %10, ptr noundef %hasip4, ptr noundef %hasip6, ptr noundef %l4hdr_proto)
  %11 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  %12 = load i32, ptr %arrayidx, align 8
  %and = and i32 %12, 8192
  %cmp6 = icmp ne i32 %and, 0
  br i1 %cmp6, label %if.then7, label %if.else

if.then7:                                         ; preds = %if.end
  %13 = load ptr, ptr %rss_info.addr, align 8
  %enabled = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %13, i32 0, i32 0
  %14 = load i8, ptr %enabled, align 4
  %tobool8 = trunc i8 %14 to i1
  br i1 %tobool8, label %if.then9, label %if.end13

if.then9:                                         ; preds = %if.then7
  %15 = load ptr, ptr %rss_info.addr, align 8
  %hash = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %15, i32 0, i32 1
  %16 = load i32, ptr %hash, align 4
  %call10 = call i32 @cpu_to_le32(i32 noundef %16)
  %17 = load ptr, ptr %desc.addr, align 8
  %lower = getelementptr inbounds %struct.anon.4, ptr %17, i32 0, i32 0
  %hi_dword = getelementptr inbounds %struct.anon.5, ptr %lower, i32 0, i32 1
  store i32 %call10, ptr %hi_dword, align 4
  %18 = load ptr, ptr %rss_info.addr, align 8
  %type = getelementptr inbounds %struct.E1000E_RSSInfo_st, ptr %18, i32 0, i32 3
  %19 = load i32, ptr %type, align 4
  %conv = trunc i32 %19 to i16
  store i16 %conv, ptr %rss_type, align 2
  %20 = load ptr, ptr %desc.addr, align 8
  %lower11 = getelementptr inbounds %struct.anon.4, ptr %20, i32 0, i32 0
  %hi_dword12 = getelementptr inbounds %struct.anon.5, ptr %lower11, i32 0, i32 1
  %21 = load i32, ptr %hi_dword12, align 4
  %22 = load i16, ptr %rss_type, align 2
  call void @trace_igb_rx_metadata_rss(i32 noundef %21, i16 noundef zeroext %22)
  br label %if.end13

if.end13:                                         ; preds = %if.then9, %if.then7
  br label %if.end24

if.else:                                          ; preds = %if.end
  %23 = load i8, ptr %hasip4, align 1
  %tobool14 = trunc i8 %23 to i1
  br i1 %tobool14, label %if.then15, label %if.end23

if.then15:                                        ; preds = %if.else
  %24 = load i32, ptr %adv_desc_status_error, align 4
  %or = or i32 %24, 512
  store i32 %or, ptr %adv_desc_status_error, align 4
  %25 = load ptr, ptr %pkt.addr, align 8
  %call16 = call zeroext i16 @net_rx_pkt_get_ip_id(ptr noundef %25)
  %call17 = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %call16)
  %26 = load ptr, ptr %desc.addr, align 8
  %lower18 = getelementptr inbounds %struct.anon.4, ptr %26, i32 0, i32 0
  %hi_dword19 = getelementptr inbounds %struct.anon.5, ptr %lower18, i32 0, i32 1
  %ip_id = getelementptr inbounds %struct.anon.8, ptr %hi_dword19, i32 0, i32 0
  store i16 %call17, ptr %ip_id, align 4
  %27 = load ptr, ptr %desc.addr, align 8
  %lower20 = getelementptr inbounds %struct.anon.4, ptr %27, i32 0, i32 0
  %hi_dword21 = getelementptr inbounds %struct.anon.5, ptr %lower20, i32 0, i32 1
  %ip_id22 = getelementptr inbounds %struct.anon.8, ptr %hi_dword21, i32 0, i32 0
  %28 = load i16, ptr %ip_id22, align 4
  call void @trace_e1000e_rx_metadata_ip_id(i16 noundef zeroext %28)
  br label %if.end23

if.end23:                                         ; preds = %if.then15, %if.else
  br label %if.end24

if.end24:                                         ; preds = %if.end23, %if.end13
  %29 = load i8, ptr %ts.addr, align 1
  %tobool25 = trunc i8 %29 to i1
  br i1 %tobool25, label %if.then26, label %if.end30

if.then26:                                        ; preds = %if.end24
  %30 = load i32, ptr %adv_desc_status_error, align 4
  %conv27 = zext i32 %30 to i64
  %or28 = or i64 %conv27, 65536
  %conv29 = trunc i64 %or28 to i32
  store i32 %conv29, ptr %adv_desc_status_error, align 4
  br label %if.end30

if.end30:                                         ; preds = %if.then26, %if.end24
  %31 = load ptr, ptr %core.addr, align 8
  %32 = load ptr, ptr %pkt.addr, align 8
  %33 = load i16, ptr %etqf.addr, align 2
  %call31 = call zeroext i16 @igb_rx_desc_get_packet_type(ptr noundef %31, ptr noundef %32, i16 noundef zeroext %33)
  store i16 %call31, ptr %pkt_type, align 2
  %34 = load i16, ptr %pkt_type, align 2
  %conv32 = zext i16 %34 to i32
  call void @trace_e1000e_rx_metadata_pkt_type(i32 noundef %conv32)
  %35 = load i16, ptr %rss_type, align 2
  %conv33 = zext i16 %35 to i32
  %36 = load i16, ptr %pkt_type, align 2
  %conv34 = zext i16 %36 to i32
  %shl = shl i32 %conv34, 4
  %or35 = or i32 %conv33, %shl
  %conv36 = trunc i32 %or35 to i16
  %call37 = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %conv36)
  %37 = load ptr, ptr %desc.addr, align 8
  %lower38 = getelementptr inbounds %struct.anon.4, ptr %37, i32 0, i32 0
  %lo_dword = getelementptr inbounds %struct.anon.5, ptr %lower38, i32 0, i32 0
  %pkt_info = getelementptr inbounds %struct.anon.6, ptr %lo_dword, i32 0, i32 0
  store i16 %call37, ptr %pkt_info, align 8
  %38 = load i32, ptr %adv_desc_status_error, align 4
  %call39 = call i32 @cpu_to_le32(i32 noundef %38)
  %39 = load ptr, ptr %desc.addr, align 8
  %upper40 = getelementptr inbounds %struct.anon.4, ptr %39, i32 0, i32 1
  %status_error41 = getelementptr inbounds %struct.anon.9, ptr %upper40, i32 0, i32 0
  %40 = load i32, ptr %status_error41, align 8
  %or42 = or i32 %40, %call39
  store i32 %or42, ptr %status_error41, align 8
  br label %return

return:                                           ; preds = %if.end30, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @cpu_to_le16(i16 noundef zeroext %v) #0 {
entry:
  %v.addr = alloca i16, align 2
  store i16 %v, ptr %v.addr, align 2
  %0 = load i16, ptr %v.addr, align 2
  ret i16 %0
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_build_rx_metadata_common(ptr noundef %core, ptr noundef %pkt, i1 noundef zeroext %is_eop, ptr noundef %status_flags, ptr noundef %vlan_tag) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %is_eop.addr = alloca i8, align 1
  %status_flags.addr = alloca ptr, align 8
  %vlan_tag.addr = alloca ptr, align 8
  %vhdr = alloca ptr, align 8
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %csum_valid = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  %frombool = zext i1 %is_eop to i8
  store i8 %frombool, ptr %is_eop.addr, align 1
  store ptr %status_flags, ptr %status_flags.addr, align 8
  store ptr %vlan_tag, ptr %vlan_tag.addr, align 8
  %0 = load ptr, ptr %status_flags.addr, align 8
  store i32 1, ptr %0, align 4
  %1 = load i8, ptr %is_eop.addr, align 1
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  br label %func_exit

if.end:                                           ; preds = %entry
  %2 = load ptr, ptr %status_flags.addr, align 8
  %3 = load i32, ptr %2, align 4
  %or = or i32 %3, 2
  store i32 %or, ptr %2, align 4
  %4 = load ptr, ptr %pkt.addr, align 8
  call void @net_rx_pkt_get_protocols(ptr noundef %4, ptr noundef %hasip4, ptr noundef %hasip6, ptr noundef %l4hdr_proto)
  %5 = load i8, ptr %hasip4, align 1
  %tobool1 = trunc i8 %5 to i1
  %6 = load i8, ptr %hasip6, align 1
  %tobool2 = trunc i8 %6 to i1
  %7 = load i32, ptr %l4hdr_proto, align 4
  call void @trace_e1000e_rx_metadata_protocols(i1 noundef zeroext %tobool1, i1 noundef zeroext %tobool2, i32 noundef %7)
  %8 = load ptr, ptr %pkt.addr, align 8
  %call = call zeroext i1 @net_rx_pkt_is_vlan_stripped(ptr noundef %8)
  br i1 %call, label %if.then3, label %if.end7

if.then3:                                         ; preds = %if.end
  %9 = load ptr, ptr %status_flags.addr, align 8
  %10 = load i32, ptr %9, align 4
  %or4 = or i32 %10, 8
  store i32 %or4, ptr %9, align 4
  %11 = load ptr, ptr %pkt.addr, align 8
  %call5 = call zeroext i16 @net_rx_pkt_get_vlan_tag(ptr noundef %11)
  %call6 = call zeroext i16 @cpu_to_le16(i16 noundef zeroext %call5)
  %12 = load ptr, ptr %vlan_tag.addr, align 8
  store i16 %call6, ptr %12, align 2
  %13 = load ptr, ptr %vlan_tag.addr, align 8
  %14 = load i16, ptr %13, align 2
  call void @trace_e1000e_rx_metadata_vlan(i16 noundef zeroext %14)
  br label %if.end7

if.end7:                                          ; preds = %if.then3, %if.end
  %15 = load i8, ptr %hasip6, align 1
  %tobool8 = trunc i8 %15 to i1
  br i1 %tobool8, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %if.end7
  %16 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %16, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5122
  %17 = load i32, ptr %arrayidx, align 8
  %and = and i32 %17, 2048
  %tobool9 = icmp ne i32 %and, 0
  br i1 %tobool9, label %if.then10, label %if.end11

if.then10:                                        ; preds = %land.lhs.true
  call void @trace_e1000e_rx_metadata_ipv6_sum_disabled()
  br label %func_exit

if.end11:                                         ; preds = %land.lhs.true, %if.end7
  %18 = load ptr, ptr %pkt.addr, align 8
  %call12 = call ptr @net_rx_pkt_get_vhdr(ptr noundef %18)
  store ptr %call12, ptr %vhdr, align 8
  %19 = load ptr, ptr %vhdr, align 8
  %flags = getelementptr inbounds %struct.virtio_net_hdr, ptr %19, i32 0, i32 0
  %20 = load i8, ptr %flags, align 2
  %conv = zext i8 %20 to i32
  %and13 = and i32 %conv, 2
  %tobool14 = icmp ne i32 %and13, 0
  br i1 %tobool14, label %if.end21, label %land.lhs.true15

land.lhs.true15:                                  ; preds = %if.end11
  %21 = load ptr, ptr %vhdr, align 8
  %flags16 = getelementptr inbounds %struct.virtio_net_hdr, ptr %21, i32 0, i32 0
  %22 = load i8, ptr %flags16, align 2
  %conv17 = zext i8 %22 to i32
  %and18 = and i32 %conv17, 1
  %tobool19 = icmp ne i32 %and18, 0
  br i1 %tobool19, label %if.end21, label %if.then20

if.then20:                                        ; preds = %land.lhs.true15
  call void @trace_e1000e_rx_metadata_virthdr_no_csum_info()
  %23 = load ptr, ptr %core.addr, align 8
  %24 = load ptr, ptr %pkt.addr, align 8
  %25 = load ptr, ptr %status_flags.addr, align 8
  %26 = load i32, ptr %l4hdr_proto, align 4
  call void @igb_verify_csum_in_sw(ptr noundef %23, ptr noundef %24, ptr noundef %25, i32 noundef %26)
  br label %func_exit

if.end21:                                         ; preds = %land.lhs.true15, %if.end11
  %27 = load ptr, ptr %core.addr, align 8
  %call22 = call zeroext i1 @igb_rx_l3_cso_enabled(ptr noundef %27)
  br i1 %call22, label %if.then23, label %if.else

if.then23:                                        ; preds = %if.end21
  %28 = load i8, ptr %hasip4, align 1
  %tobool24 = trunc i8 %28 to i1
  %cond = select i1 %tobool24, i32 64, i32 0
  %29 = load ptr, ptr %status_flags.addr, align 8
  %30 = load i32, ptr %29, align 4
  %or26 = or i32 %30, %cond
  store i32 %or26, ptr %29, align 4
  br label %if.end27

if.else:                                          ; preds = %if.end21
  call void @trace_e1000e_rx_metadata_l3_cso_disabled()
  br label %if.end27

if.end27:                                         ; preds = %if.else, %if.then23
  %31 = load ptr, ptr %core.addr, align 8
  %call28 = call zeroext i1 @igb_rx_l4_cso_enabled(ptr noundef %31)
  br i1 %call28, label %if.then29, label %if.else41

if.then29:                                        ; preds = %if.end27
  %32 = load i32, ptr %l4hdr_proto, align 4
  switch i32 %32, label %sw.default [
    i32 3, label %sw.bb
    i32 1, label %sw.bb37
    i32 2, label %sw.bb39
  ]

sw.bb:                                            ; preds = %if.then29
  %33 = load ptr, ptr %pkt.addr, align 8
  %call30 = call zeroext i1 @net_rx_pkt_validate_l4_csum(ptr noundef %33, ptr noundef %csum_valid)
  br i1 %call30, label %if.end32, label %if.then31

if.then31:                                        ; preds = %sw.bb
  call void @trace_e1000e_rx_metadata_l4_csum_validation_failed()
  br label %func_exit

if.end32:                                         ; preds = %sw.bb
  %34 = load i8, ptr %csum_valid, align 1
  %tobool33 = trunc i8 %34 to i1
  br i1 %tobool33, label %if.end36, label %if.then34

if.then34:                                        ; preds = %if.end32
  %35 = load ptr, ptr %status_flags.addr, align 8
  %36 = load i32, ptr %35, align 4
  %or35 = or i32 %36, 536870912
  store i32 %or35, ptr %35, align 4
  br label %if.end36

if.end36:                                         ; preds = %if.then34, %if.end32
  br label %sw.bb37

sw.bb37:                                          ; preds = %if.end36, %if.then29
  %37 = load ptr, ptr %status_flags.addr, align 8
  %38 = load i32, ptr %37, align 4
  %or38 = or i32 %38, 32
  store i32 %or38, ptr %37, align 4
  br label %sw.epilog

sw.bb39:                                          ; preds = %if.then29
  %39 = load ptr, ptr %status_flags.addr, align 8
  %40 = load i32, ptr %39, align 4
  %or40 = or i32 %40, 48
  store i32 %or40, ptr %39, align 4
  br label %sw.epilog

sw.default:                                       ; preds = %if.then29
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb39, %sw.bb37
  br label %if.end42

if.else41:                                        ; preds = %if.end27
  call void @trace_e1000e_rx_metadata_l4_cso_disabled()
  br label %if.end42

if.end42:                                         ; preds = %if.else41, %sw.epilog
  br label %func_exit

func_exit:                                        ; preds = %if.end42, %if.then31, %if.then20, %if.then10, %if.then
  %41 = load ptr, ptr %status_flags.addr, align 8
  %42 = load i32, ptr %41, align 4
  call void @trace_e1000e_rx_metadata_status_flags(i32 noundef %42)
  %43 = load ptr, ptr %status_flags.addr, align 8
  %44 = load i32, ptr %43, align 4
  %call43 = call i32 @cpu_to_le32(i32 noundef %44)
  %45 = load ptr, ptr %status_flags.addr, align 8
  store i32 %call43, ptr %45, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_protocols(i1 noundef zeroext %hasip4, i1 noundef zeroext %hasip6, i32 noundef %l4hdr_protocol) #0 {
entry:
  %hasip4.addr = alloca i8, align 1
  %hasip6.addr = alloca i8, align 1
  %l4hdr_protocol.addr = alloca i32, align 4
  %frombool = zext i1 %hasip4 to i8
  store i8 %frombool, ptr %hasip4.addr, align 1
  %frombool1 = zext i1 %hasip6 to i8
  store i8 %frombool1, ptr %hasip6.addr, align 1
  store i32 %l4hdr_protocol, ptr %l4hdr_protocol.addr, align 4
  %0 = load i8, ptr %hasip4.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i8, ptr %hasip6.addr, align 1
  %tobool2 = trunc i8 %1 to i1
  %2 = load i32, ptr %l4hdr_protocol.addr, align 4
  call void @_nocheck__trace_e1000e_rx_metadata_protocols(i1 noundef zeroext %tobool, i1 noundef zeroext %tobool2, i32 noundef %2)
  ret void
}

declare zeroext i1 @net_rx_pkt_is_vlan_stripped(ptr noundef) #1

declare zeroext i16 @net_rx_pkt_get_vlan_tag(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_vlan(i16 noundef zeroext %vlan_tag) #0 {
entry:
  %vlan_tag.addr = alloca i16, align 2
  store i16 %vlan_tag, ptr %vlan_tag.addr, align 2
  %0 = load i16, ptr %vlan_tag.addr, align 2
  call void @_nocheck__trace_e1000e_rx_metadata_vlan(i16 noundef zeroext %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_ipv6_sum_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_ipv6_sum_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_virthdr_no_csum_info() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_virthdr_no_csum_info()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_verify_csum_in_sw(ptr noundef %core, ptr noundef %pkt, ptr noundef %status_flags, i32 noundef %l4hdr_proto) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %status_flags.addr = alloca ptr, align 8
  %l4hdr_proto.addr = alloca i32, align 4
  %csum_valid = alloca i8, align 1
  %csum_error = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store ptr %status_flags, ptr %status_flags.addr, align 8
  store i32 %l4hdr_proto, ptr %l4hdr_proto.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rx_l3_cso_enabled(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else4

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %pkt.addr, align 8
  %call1 = call zeroext i1 @net_rx_pkt_validate_l3_csum(ptr noundef %1, ptr noundef %csum_valid)
  br i1 %call1, label %if.else, label %if.then2

if.then2:                                         ; preds = %if.then
  call void @trace_e1000e_rx_metadata_l3_csum_validation_failed()
  br label %if.end

if.else:                                          ; preds = %if.then
  %2 = load i8, ptr %csum_valid, align 1
  %tobool = trunc i8 %2 to i1
  %cond = select i1 %tobool, i32 0, i32 1073741824
  store i32 %cond, ptr %csum_error, align 4
  %3 = load i32, ptr %csum_error, align 4
  %or = or i32 64, %3
  %4 = load ptr, ptr %status_flags.addr, align 8
  %5 = load i32, ptr %4, align 4
  %or3 = or i32 %5, %or
  store i32 %or3, ptr %4, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then2
  br label %if.end5

if.else4:                                         ; preds = %entry
  call void @trace_e1000e_rx_metadata_l3_cso_disabled()
  br label %if.end5

if.end5:                                          ; preds = %if.else4, %if.end
  %6 = load ptr, ptr %core.addr, align 8
  %call6 = call zeroext i1 @igb_rx_l4_cso_enabled(ptr noundef %6)
  br i1 %call6, label %if.end8, label %if.then7

if.then7:                                         ; preds = %if.end5
  call void @trace_e1000e_rx_metadata_l4_cso_disabled()
  br label %if.end18

if.end8:                                          ; preds = %if.end5
  %7 = load ptr, ptr %pkt.addr, align 8
  %call9 = call zeroext i1 @net_rx_pkt_validate_l4_csum(ptr noundef %7, ptr noundef %csum_valid)
  br i1 %call9, label %if.end11, label %if.then10

if.then10:                                        ; preds = %if.end8
  call void @trace_e1000e_rx_metadata_l4_csum_validation_failed()
  br label %if.end18

if.end11:                                         ; preds = %if.end8
  %8 = load i8, ptr %csum_valid, align 1
  %tobool12 = trunc i8 %8 to i1
  %cond13 = select i1 %tobool12, i32 0, i32 536870912
  store i32 %cond13, ptr %csum_error, align 4
  %9 = load i32, ptr %csum_error, align 4
  %or14 = or i32 32, %9
  %10 = load ptr, ptr %status_flags.addr, align 8
  %11 = load i32, ptr %10, align 4
  %or15 = or i32 %11, %or14
  store i32 %or15, ptr %10, align 4
  %12 = load i32, ptr %l4hdr_proto.addr, align 4
  %cmp = icmp eq i32 %12, 2
  br i1 %cmp, label %if.then16, label %if.end18

if.then16:                                        ; preds = %if.end11
  %13 = load ptr, ptr %status_flags.addr, align 8
  %14 = load i32, ptr %13, align 4
  %or17 = or i32 %14, 16
  store i32 %or17, ptr %13, align 4
  br label %if.end18

if.end18:                                         ; preds = %if.then16, %if.end11, %if.then10, %if.then7
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_l3_cso_enabled(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 256
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  ret i1 %lnot1
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_l3_cso_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_l3_cso_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_rx_l4_cso_enabled(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 512
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  ret i1 %lnot1
}

declare zeroext i1 @net_rx_pkt_validate_l4_csum(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_l4_csum_validation_failed() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_l4_cso_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_l4_cso_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_status_flags(i32 noundef %status_flags) #0 {
entry:
  %status_flags.addr = alloca i32, align 4
  store i32 %status_flags, ptr %status_flags.addr, align 4
  %0 = load i32, ptr %status_flags.addr, align 4
  call void @_nocheck__trace_e1000e_rx_metadata_status_flags(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_protocols(i1 noundef zeroext %hasip4, i1 noundef zeroext %hasip6, i32 noundef %l4hdr_protocol) #0 {
entry:
  %hasip4.addr = alloca i8, align 1
  %hasip6.addr = alloca i8, align 1
  %l4hdr_protocol.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %hasip4 to i8
  store i8 %frombool, ptr %hasip4.addr, align 1
  %frombool1 = zext i1 %hasip6 to i8
  store i8 %frombool1, ptr %hasip6.addr, align 1
  store i32 %l4hdr_protocol, ptr %l4hdr_protocol.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot2 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot2 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool3 = icmp ne i64 %conv, 0
  br i1 %tobool3, label %land.lhs.true, label %if.end20

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_PROTOCOLS_DSTATE, align 2
  %conv4 = zext i16 %1 to i32
  %tobool5 = icmp ne i32 %conv4, 0
  br i1 %tobool5, label %land.lhs.true6, label %if.end20

land.lhs.true6:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end20

if.then:                                          ; preds = %land.lhs.true6
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool8 = trunc i8 %2 to i1
  br i1 %tobool8, label %if.then9, label %if.else

if.then9:                                         ; preds = %if.then
  %call10 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call11 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %hasip4.addr, align 1
  %tobool12 = trunc i8 %5 to i1
  %conv13 = zext i1 %tobool12 to i32
  %6 = load i8, ptr %hasip6.addr, align 1
  %tobool14 = trunc i8 %6 to i1
  %conv15 = zext i1 %tobool14 to i32
  %7 = load i32, ptr %l4hdr_protocol.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.47, i32 noundef %call11, i64 noundef %3, i64 noundef %4, i32 noundef %conv13, i32 noundef %conv15, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i8, ptr %hasip4.addr, align 1
  %tobool16 = trunc i8 %8 to i1
  %conv17 = zext i1 %tobool16 to i32
  %9 = load i8, ptr %hasip6.addr, align 1
  %tobool18 = trunc i8 %9 to i1
  %conv19 = zext i1 %tobool18 to i32
  %10 = load i32, ptr %l4hdr_protocol.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.48, i32 noundef %conv17, i32 noundef %conv19, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then9
  br label %if.end20

if.end20:                                         ; preds = %if.end, %land.lhs.true6, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_vlan(i16 noundef zeroext %vlan_tag) #0 {
entry:
  %vlan_tag.addr = alloca i16, align 2
  %_now = alloca %struct.timeval, align 8
  store i16 %vlan_tag, ptr %vlan_tag.addr, align 2
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_VLAN_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i16, ptr %vlan_tag.addr, align 2
  %conv11 = zext i16 %5 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.49, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i16, ptr %vlan_tag.addr, align 2
  %conv12 = zext i16 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.50, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_ipv6_sum_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.51, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.52)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_virthdr_no_csum_info() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.53, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.54)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare zeroext i1 @net_rx_pkt_validate_l3_csum(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_l3_csum_validation_failed() #0 {
entry:
  call void @_nocheck__trace_e1000e_rx_metadata_l3_csum_validation_failed()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_l3_csum_validation_failed() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.55, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.56)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_l3_cso_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.57, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.58)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_l4_csum_validation_failed() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.59, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.60)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_l4_cso_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.61, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.62)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_status_flags(i32 noundef %status_flags) #0 {
entry:
  %status_flags.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %status_flags, ptr %status_flags.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_STATUS_FLAGS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %status_flags.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.63, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %status_flags.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.64, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_rx_metadata_rss(i32 noundef %rss, i16 noundef zeroext %rss_pkt_type) #0 {
entry:
  %rss.addr = alloca i32, align 4
  %rss_pkt_type.addr = alloca i16, align 2
  store i32 %rss, ptr %rss.addr, align 4
  store i16 %rss_pkt_type, ptr %rss_pkt_type.addr, align 2
  %0 = load i32, ptr %rss.addr, align 4
  %1 = load i16, ptr %rss_pkt_type.addr, align 2
  call void @_nocheck__trace_igb_rx_metadata_rss(i32 noundef %0, i16 noundef zeroext %1)
  ret void
}

declare zeroext i16 @net_rx_pkt_get_ip_id(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_ip_id(i16 noundef zeroext %ip_id) #0 {
entry:
  %ip_id.addr = alloca i16, align 2
  store i16 %ip_id, ptr %ip_id.addr, align 2
  %0 = load i16, ptr %ip_id.addr, align 2
  call void @_nocheck__trace_e1000e_rx_metadata_ip_id(i16 noundef zeroext %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i16 @igb_rx_desc_get_packet_type(ptr noundef %core, ptr noundef %pkt, i16 noundef zeroext %etqf) #0 {
entry:
  %retval = alloca i16, align 2
  %core.addr = alloca ptr, align 8
  %pkt.addr = alloca ptr, align 8
  %etqf.addr = alloca i16, align 2
  %pkt_type = alloca i16, align 2
  %hasip4 = alloca i8, align 1
  %hasip6 = alloca i8, align 1
  %l4hdr_proto = alloca i32, align 4
  %ip6hdr_info = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %pkt, ptr %pkt.addr, align 8
  store i16 %etqf, ptr %etqf.addr, align 2
  %0 = load i16, ptr %etqf.addr, align 2
  %conv = zext i16 %0 to i32
  %cmp = icmp slt i32 %conv, 8
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load i16, ptr %etqf.addr, align 2
  %conv2 = zext i16 %1 to i64
  %or = or i64 2048, %conv2
  %conv3 = trunc i64 %or to i16
  store i16 %conv3, ptr %pkt_type, align 2
  %2 = load i16, ptr %pkt_type, align 2
  store i16 %2, ptr %retval, align 2
  br label %return

if.end:                                           ; preds = %entry
  %3 = load ptr, ptr %pkt.addr, align 8
  call void @net_rx_pkt_get_protocols(ptr noundef %3, ptr noundef %hasip4, ptr noundef %hasip6, ptr noundef %l4hdr_proto)
  %4 = load i8, ptr %hasip6, align 1
  %tobool = trunc i8 %4 to i1
  br i1 %tobool, label %land.lhs.true, label %if.else

land.lhs.true:                                    ; preds = %if.end
  %5 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5122
  %6 = load i32, ptr %arrayidx, align 8
  %and = and i32 %6, 1024
  %tobool5 = icmp ne i32 %and, 0
  br i1 %tobool5, label %if.else, label %if.then6

if.then6:                                         ; preds = %land.lhs.true
  %7 = load ptr, ptr %pkt.addr, align 8
  %call = call ptr @net_rx_pkt_get_ip6_info(ptr noundef %7)
  store ptr %call, ptr %ip6hdr_info, align 8
  %8 = load ptr, ptr %ip6hdr_info, align 8
  %has_ext_hdrs = getelementptr inbounds %struct.eth_ip6_hdr_info_st, ptr %8, i32 0, i32 3
  %9 = load i8, ptr %has_ext_hdrs, align 8
  %tobool7 = trunc i8 %9 to i1
  %cond = select i1 %tobool7, i64 8, i64 4
  %conv9 = trunc i64 %cond to i16
  store i16 %conv9, ptr %pkt_type, align 2
  br label %if.end14

if.else:                                          ; preds = %land.lhs.true, %if.end
  %10 = load i8, ptr %hasip4, align 1
  %tobool10 = trunc i8 %10 to i1
  br i1 %tobool10, label %if.then11, label %if.else12

if.then11:                                        ; preds = %if.else
  store i16 1, ptr %pkt_type, align 2
  br label %if.end13

if.else12:                                        ; preds = %if.else
  store i16 0, ptr %pkt_type, align 2
  br label %if.end13

if.end13:                                         ; preds = %if.else12, %if.then11
  br label %if.end14

if.end14:                                         ; preds = %if.end13, %if.then6
  %11 = load i32, ptr %l4hdr_proto, align 4
  switch i32 %11, label %sw.default [
    i32 1, label %sw.bb
    i32 2, label %sw.bb18
    i32 3, label %sw.bb22
  ]

sw.bb:                                            ; preds = %if.end14
  %12 = load i16, ptr %pkt_type, align 2
  %conv15 = zext i16 %12 to i64
  %or16 = or i64 %conv15, 16
  %conv17 = trunc i64 %or16 to i16
  store i16 %conv17, ptr %pkt_type, align 2
  br label %sw.epilog

sw.bb18:                                          ; preds = %if.end14
  %13 = load i16, ptr %pkt_type, align 2
  %conv19 = zext i16 %13 to i64
  %or20 = or i64 %conv19, 32
  %conv21 = trunc i64 %or20 to i16
  store i16 %conv21, ptr %pkt_type, align 2
  br label %sw.epilog

sw.bb22:                                          ; preds = %if.end14
  %14 = load i16, ptr %pkt_type, align 2
  %conv23 = zext i16 %14 to i64
  %or24 = or i64 %conv23, 64
  %conv25 = trunc i64 %or24 to i16
  store i16 %conv25, ptr %pkt_type, align 2
  br label %sw.epilog

sw.default:                                       ; preds = %if.end14
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb22, %sw.bb18, %sw.bb
  %15 = load i16, ptr %pkt_type, align 2
  store i16 %15, ptr %retval, align 2
  br label %return

return:                                           ; preds = %sw.epilog, %if.then
  %16 = load i16, ptr %retval, align 2
  ret i16 %16
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_metadata_pkt_type(i32 noundef %pkt_type) #0 {
entry:
  %pkt_type.addr = alloca i32, align 4
  store i32 %pkt_type, ptr %pkt_type.addr, align 4
  %0 = load i32, ptr %pkt_type.addr, align 4
  call void @_nocheck__trace_e1000e_rx_metadata_pkt_type(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_rx_metadata_rss(i32 noundef %rss, i16 noundef zeroext %rss_pkt_type) #0 {
entry:
  %rss.addr = alloca i32, align 4
  %rss_pkt_type.addr = alloca i16, align 2
  %_now = alloca %struct.timeval, align 8
  store i32 %rss, ptr %rss.addr, align 4
  store i16 %rss_pkt_type, ptr %rss_pkt_type.addr, align 2
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_RX_METADATA_RSS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %rss.addr, align 4
  %6 = load i16, ptr %rss_pkt_type.addr, align 2
  %conv11 = zext i16 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.65, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %rss.addr, align 4
  %8 = load i16, ptr %rss_pkt_type.addr, align 2
  %conv12 = zext i16 %8 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.66, i32 noundef %7, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_ip_id(i16 noundef zeroext %ip_id) #0 {
entry:
  %ip_id.addr = alloca i16, align 2
  %_now = alloca %struct.timeval, align 8
  store i16 %ip_id, ptr %ip_id.addr, align 2
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_IP_ID_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i16, ptr %ip_id.addr, align 2
  %conv11 = zext i16 %5 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.67, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i16, ptr %ip_id.addr, align 2
  %conv12 = zext i16 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.68, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_metadata_pkt_type(i32 noundef %pkt_type) #0 {
entry:
  %pkt_type.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %pkt_type, ptr %pkt_type.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_METADATA_PKT_TYPE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %pkt_type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.69, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %pkt_type.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.70, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @e1000x_update_rx_total_stats(ptr noundef, i32 noundef, i64 noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i8 @igb_ivar_entry_rx(i8 noundef zeroext %i) #0 {
entry:
  %i.addr = alloca i8, align 1
  store i8 %i, ptr %i.addr, align 1
  %0 = load i8, ptr %i.addr, align 1
  %conv = zext i8 %0 to i32
  %cmp = icmp slt i32 %conv, 8
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %1 = load i8, ptr %i.addr, align 1
  %conv2 = zext i8 %1 to i32
  %mul = mul i32 %conv2, 4
  br label %cond.end

cond.false:                                       ; preds = %entry
  %2 = load i8, ptr %i.addr, align 1
  %conv3 = zext i8 %2 to i32
  %sub = sub i32 %conv3, 8
  %mul4 = mul i32 %sub, 4
  %add = add i32 %mul4, 2
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %mul, %cond.true ], [ %add, %cond.false ]
  %conv5 = trunc i32 %cond to i8
  ret i8 %conv5
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_written_to_guest(i32 noundef %queue_idx) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_WRITTEN_TO_GUEST_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %queue_idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.71, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %queue_idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.72, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_interrupt_set(i32 noundef %causes) #0 {
entry:
  %causes.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_INTERRUPT_SET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %causes.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.73, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %causes.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.74, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_status_changed(i1 noundef zeroext %status) #0 {
entry:
  %status.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %status to i8
  store i8 %frombool, ptr %status.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_STATUS_CHANGED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %status.addr, align 1
  %tobool11 = trunc i8 %5 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.75, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i8, ptr %status.addr, align 1
  %tobool13 = trunc i8 %6 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.76, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_set(i32 noundef %offset, i32 noundef %old, i32 noundef %new) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %old.addr = alloca i32, align 4
  %new.addr = alloca i32, align 4
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %old, ptr %old.addr, align 4
  store i32 %new, ptr %new.addr, align 4
  %0 = load i32, ptr %offset.addr, align 4
  %1 = load i32, ptr %old.addr, align 4
  %2 = load i32, ptr %new.addr, align 4
  call void @_nocheck__trace_e1000e_irq_set(i32 noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_send_msix(ptr noundef %core, i32 noundef %causes) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %causes.addr = alloca i32, align 4
  %vector = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %causes, ptr %causes.addr, align 4
  store i32 0, ptr %vector, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %vector, align 4
  %cmp = icmp slt i32 %0, 25
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %1 = load i32, ptr %causes.addr, align 4
  %conv = zext i32 %1 to i64
  %2 = load i32, ptr %vector, align 4
  %sh_prom = zext i32 %2 to i64
  %shl = shl i64 1, %sh_prom
  %and = and i64 %conv, %shl
  %tobool = icmp ne i64 %and, 0
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %for.body
  %3 = load ptr, ptr %core.addr, align 8
  %4 = load i32, ptr %vector, align 4
  %call = call zeroext i1 @igb_eitr_should_postpone(ptr noundef %3, i32 noundef %4)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %land.lhs.true
  %5 = load i32, ptr %vector, align 4
  call void @trace_e1000e_irq_msix_notify_vec(i32 noundef %5)
  %6 = load ptr, ptr %core.addr, align 8
  %7 = load i32, ptr %vector, align 4
  call void @igb_msix_notify(ptr noundef %6, i32 noundef %7)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %8 = load i32, ptr %vector, align 4
  %inc = add i32 %8, 1
  store i32 %inc, ptr %vector, align 4
  br label %for.cond, !llvm.loop !31

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_fix_icr_asserted(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 48
  %1 = load i32, ptr %arrayidx, align 8
  %conv = zext i32 %1 to i64
  %and = and i64 %conv, -2147483649
  %conv1 = trunc i64 %and to i32
  store i32 %conv1, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 48
  %3 = load i32, ptr %arrayidx3, align 8
  %tobool = icmp ne i32 %3, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 48
  %5 = load i32, ptr %arrayidx5, align 8
  %conv6 = zext i32 %5 to i64
  %or = or i64 %conv6, 2147483648
  %conv7 = trunc i64 %or to i32
  store i32 %conv7, ptr %arrayidx5, align 8
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %6 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 48
  %7 = load i32, ptr %arrayidx9, align 8
  call void @trace_e1000e_irq_fix_icr_asserted(i32 noundef %7)
  ret void
}

declare i32 @msix_enabled(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_msix_notify_vec(i32 noundef %vector) #0 {
entry:
  %vector.addr = alloca i32, align 4
  store i32 %vector, ptr %vector.addr, align 4
  %0 = load i32, ptr %vector.addr, align 4
  call void @_nocheck__trace_e1000e_irq_msix_notify_vec(i32 noundef %0)
  ret void
}

declare void @msix_notify(ptr noundef, i32 noundef) #1

declare zeroext i1 @msi_enabled(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_msi_notify(i32 noundef %cause) #0 {
entry:
  %cause.addr = alloca i32, align 4
  store i32 %cause, ptr %cause.addr, align 4
  %0 = load i32, ptr %cause.addr, align 4
  call void @_nocheck__trace_e1000e_irq_msi_notify(i32 noundef %0)
  ret void
}

declare void @msi_notify(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_raise_legacy_irq(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  call void @trace_e1000e_irq_legacy_notify(i1 noundef zeroext true)
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay, i32 noundef 4160)
  %1 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 14
  %2 = load ptr, ptr %owner, align 8
  call void @pci_set_irq(ptr noundef %2, i32 noundef 1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_set(i32 noundef %offset, i32 noundef %old, i32 noundef %new) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %old.addr = alloca i32, align 4
  %new.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %old, ptr %old.addr, align 4
  store i32 %new, ptr %new.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_SET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %offset.addr, align 4
  %6 = load i32, ptr %old.addr, align 4
  %7 = load i32, ptr %new.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.77, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %offset.addr, align 4
  %9 = load i32, ptr %old.addr, align 4
  %10 = load i32, ptr %new.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.78, i32 noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_eitr_should_postpone(ptr noundef %core, i32 noundef %idx) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %idx.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 9
  %1 = load i32, ptr %idx.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  %call = call zeroext i1 @igb_postpone_interrupt(ptr noundef %arrayidx)
  ret i1 %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_msix_notify(ptr noundef %core, i32 noundef %cause) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %cause.addr = alloca i32, align 4
  %dev = alloca ptr, align 8
  %vfn = alloca i16, align 2
  %effective_eiac = alloca i32, align 4
  %vector = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %cause, ptr %cause.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 14
  %1 = load ptr, ptr %owner, align 8
  store ptr %1, ptr %dev, align 8
  %2 = load i32, ptr %cause.addr, align 4
  %add = add i32 %2, 2
  %div = udiv i32 %add, 3
  %sub = sub i32 8, %div
  %conv = trunc i32 %sub to i16
  store i16 %conv, ptr %vfn, align 2
  %3 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %3 to i32
  %4 = load ptr, ptr %core.addr, align 8
  %owner2 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 14
  %5 = load ptr, ptr %owner2, align 8
  %call = call zeroext i16 @pcie_sriov_num_vfs(ptr noundef %5)
  %conv3 = zext i16 %call to i32
  %cmp = icmp slt i32 %conv1, %conv3
  br i1 %cmp, label %if.then, label %if.else10

if.then:                                          ; preds = %entry
  %6 = load ptr, ptr %core.addr, align 8
  %owner5 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 14
  %7 = load ptr, ptr %owner5, align 8
  %8 = load i16, ptr %vfn, align 2
  %conv6 = zext i16 %8 to i32
  %call7 = call ptr @pcie_sriov_get_vf_at_index(ptr noundef %7, i32 noundef %conv6)
  store ptr %call7, ptr %dev, align 8
  %9 = load ptr, ptr %dev, align 8
  %tobool = icmp ne ptr %9, null
  br i1 %tobool, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  br label %if.end

if.else:                                          ; preds = %if.then
  call void @__assert_fail(ptr noundef @.str.83, ptr noundef @.str.3, i32 noundef 125, ptr noundef @__PRETTY_FUNCTION__.igb_msix_notify) #11
  unreachable

if.end:                                           ; preds = %if.then8
  %10 = load i32, ptr %cause.addr, align 4
  %add9 = add i32 %10, 2
  %rem = urem i32 %add9, 3
  store i32 %rem, ptr %vector, align 4
  br label %if.end22

if.else10:                                        ; preds = %entry
  %11 = load i32, ptr %cause.addr, align 4
  %cmp11 = icmp uge i32 %11, 10
  br i1 %cmp11, label %if.then13, label %if.else20

if.then13:                                        ; preds = %if.else10
  br label %do.body

do.body:                                          ; preds = %if.then13
  %call14 = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call14, true
  %lnot15 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot15 to i32
  %conv16 = sext i32 %lnot.ext to i64
  %tobool17 = icmp ne i64 %conv16, 0
  br i1 %tobool17, label %if.then18, label %if.end19

if.then18:                                        ; preds = %do.body
  call void (ptr, ...) @qemu_log(ptr noundef @.str.84)
  br label %if.end19

if.end19:                                         ; preds = %if.then18, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end19
  br label %return

if.else20:                                        ; preds = %if.else10
  %12 = load i32, ptr %cause.addr, align 4
  store i32 %12, ptr %vector, align 4
  br label %if.end21

if.end21:                                         ; preds = %if.else20
  br label %if.end22

if.end22:                                         ; preds = %if.end21, %if.end
  %13 = load ptr, ptr %dev, align 8
  %14 = load i32, ptr %vector, align 4
  call void @msix_notify(ptr noundef %13, i32 noundef %14)
  %15 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %15, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 1376
  %16 = load i32, ptr %arrayidx, align 8
  %17 = load ptr, ptr %core.addr, align 8
  %mac23 = getelementptr inbounds %struct.IGBCore, ptr %17, i32 0, i32 0
  %arrayidx24 = getelementptr [32768 x i32], ptr %mac23, i64 0, i64 1355
  %18 = load i32, ptr %arrayidx24, align 4
  call void @trace_e1000e_irq_icr_clear_eiac(i32 noundef %16, i32 noundef %18)
  %19 = load ptr, ptr %core.addr, align 8
  %mac25 = getelementptr inbounds %struct.IGBCore, ptr %19, i32 0, i32 0
  %arrayidx26 = getelementptr [32768 x i32], ptr %mac25, i64 0, i64 1355
  %20 = load i32, ptr %arrayidx26, align 4
  %conv27 = zext i32 %20 to i64
  %21 = load i32, ptr %cause.addr, align 4
  %sh_prom = zext i32 %21 to i64
  %shl = shl i64 1, %sh_prom
  %and = and i64 %conv27, %shl
  %conv28 = trunc i64 %and to i32
  store i32 %conv28, ptr %effective_eiac, align 4
  %22 = load i32, ptr %effective_eiac, align 4
  %not = xor i32 %22, -1
  %23 = load ptr, ptr %core.addr, align 8
  %mac29 = getelementptr inbounds %struct.IGBCore, ptr %23, i32 0, i32 0
  %arrayidx30 = getelementptr [32768 x i32], ptr %mac29, i64 0, i64 1376
  %24 = load i32, ptr %arrayidx30, align 8
  %and31 = and i32 %24, %not
  store i32 %and31, ptr %arrayidx30, align 8
  br label %return

return:                                           ; preds = %if.end22, %do.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_postpone_interrupt(ptr noundef %timer) #0 {
entry:
  %retval = alloca i1, align 1
  %timer.addr = alloca ptr, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %0, i32 0, i32 1
  %1 = load i8, ptr %running, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %timer.addr, align 8
  %delay_reg = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %2, i32 0, i32 2
  %3 = load i32, ptr %delay_reg, align 4
  %shl = shl i32 %3, 2
  call void @trace_e1000e_irq_postponed_by_xitr(i32 noundef %shl)
  store i1 true, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %entry
  %4 = load ptr, ptr %timer.addr, align 8
  %core = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %4, i32 0, i32 4
  %5 = load ptr, ptr %core, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %6 = load ptr, ptr %timer.addr, align 8
  %delay_reg1 = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %6, i32 0, i32 2
  %7 = load i32, ptr %delay_reg1, align 4
  %idxprom = zext i32 %7 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %8 = load i32, ptr %arrayidx, align 4
  %cmp = icmp ne i32 %8, 0
  br i1 %cmp, label %if.then2, label %if.end3

if.then2:                                         ; preds = %if.end
  %9 = load ptr, ptr %timer.addr, align 8
  call void @igb_intrmgr_rearm_timer(ptr noundef %9)
  br label %if.end3

if.end3:                                          ; preds = %if.then2, %if.end
  store i1 false, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end3, %if.then
  %10 = load i1, ptr %retval, align 1
  ret i1 %10
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_postponed_by_xitr(i32 noundef %reg) #0 {
entry:
  %reg.addr = alloca i32, align 4
  store i32 %reg, ptr %reg.addr, align 4
  %0 = load i32, ptr %reg.addr, align 4
  call void @_nocheck__trace_e1000e_irq_postponed_by_xitr(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_rearm_timer(ptr noundef %timer) #0 {
entry:
  %timer.addr = alloca ptr, align 8
  %delay_ns = alloca i64, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %core = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %0, i32 0, i32 4
  %1 = load ptr, ptr %core, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load ptr, ptr %timer.addr, align 8
  %delay_reg = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %2, i32 0, i32 2
  %3 = load i32, ptr %delay_reg, align 4
  %idxprom = zext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %4 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %4 to i64
  %5 = load ptr, ptr %timer.addr, align 8
  %delay_resolution_ns = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %5, i32 0, i32 3
  %6 = load i32, ptr %delay_resolution_ns, align 8
  %conv1 = zext i32 %6 to i64
  %mul = mul i64 %conv, %conv1
  store i64 %mul, ptr %delay_ns, align 8
  %7 = load ptr, ptr %timer.addr, align 8
  %delay_reg2 = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %7, i32 0, i32 2
  %8 = load i32, ptr %delay_reg2, align 4
  %shl = shl i32 %8, 2
  %9 = load i64, ptr %delay_ns, align 8
  call void @trace_e1000e_irq_rearm_timer(i32 noundef %shl, i64 noundef %9)
  %10 = load ptr, ptr %timer.addr, align 8
  %timer3 = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %10, i32 0, i32 0
  %11 = load ptr, ptr %timer3, align 8
  %call = call i64 @qemu_clock_get_ns(i32 noundef 1)
  %12 = load i64, ptr %delay_ns, align 8
  %add = add i64 %call, %12
  call void @timer_mod(ptr noundef %11, i64 noundef %add)
  %13 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %13, i32 0, i32 1
  store i8 1, ptr %running, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_postponed_by_xitr(i32 noundef %reg) #0 {
entry:
  %reg.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %reg, ptr %reg.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_POSTPONED_BY_XITR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %reg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.79, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %reg.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.80, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_rearm_timer(i32 noundef %reg, i64 noundef %delay_ns) #0 {
entry:
  %reg.addr = alloca i32, align 4
  %delay_ns.addr = alloca i64, align 8
  store i32 %reg, ptr %reg.addr, align 4
  store i64 %delay_ns, ptr %delay_ns.addr, align 8
  %0 = load i32, ptr %reg.addr, align 4
  %1 = load i64, ptr %delay_ns.addr, align 8
  call void @_nocheck__trace_e1000e_irq_rearm_timer(i32 noundef %0, i64 noundef %1)
  ret void
}

declare void @timer_mod(ptr noundef, i64 noundef) #1

declare i64 @qemu_clock_get_ns(i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_rearm_timer(i32 noundef %reg, i64 noundef %delay_ns) #0 {
entry:
  %reg.addr = alloca i32, align 4
  %delay_ns.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i32 %reg, ptr %reg.addr, align 4
  store i64 %delay_ns, ptr %delay_ns.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_REARM_TIMER_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %reg.addr, align 4
  %6 = load i64, ptr %delay_ns.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.81, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i64 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %reg.addr, align 4
  %8 = load i64, ptr %delay_ns.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.82, i32 noundef %7, i64 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare zeroext i16 @pcie_sriov_num_vfs(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_clear_eiac(i32 noundef %icr, i32 noundef %eiac) #0 {
entry:
  %icr.addr = alloca i32, align 4
  %eiac.addr = alloca i32, align 4
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %eiac, ptr %eiac.addr, align 4
  %0 = load i32, ptr %icr.addr, align 4
  %1 = load i32, ptr %eiac.addr, align 4
  call void @_nocheck__trace_e1000e_irq_icr_clear_eiac(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_clear_eiac(i32 noundef %icr, i32 noundef %eiac) #0 {
entry:
  %icr.addr = alloca i32, align 4
  %eiac.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %eiac, ptr %eiac.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %icr.addr, align 4
  %6 = load i32, ptr %eiac.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.85, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %icr.addr, align 4
  %8 = load i32, ptr %eiac.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.86, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_fix_icr_asserted(i32 noundef %new_val) #0 {
entry:
  %new_val.addr = alloca i32, align 4
  store i32 %new_val, ptr %new_val.addr, align 4
  %0 = load i32, ptr %new_val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_fix_icr_asserted(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_fix_icr_asserted(i32 noundef %new_val) #0 {
entry:
  %new_val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %new_val, ptr %new_val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %new_val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.87, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %new_val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.88, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_msix_notify_vec(i32 noundef %vector) #0 {
entry:
  %vector.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %vector, ptr %vector.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %vector.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.89, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %vector.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.90, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_msi_notify(i32 noundef %cause) #0 {
entry:
  %cause.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %cause, ptr %cause.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_MSI_NOTIFY_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %cause.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.91, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %cause.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.92, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_legacy_notify(i1 noundef zeroext %level) #0 {
entry:
  %level.addr = alloca i8, align 1
  %frombool = zext i1 %level to i8
  store i8 %frombool, ptr %level.addr, align 1
  %0 = load i8, ptr %level.addr, align 1
  %tobool = trunc i8 %0 to i1
  call void @_nocheck__trace_e1000e_irq_legacy_notify(i1 noundef zeroext %tobool)
  ret void
}

declare void @pci_set_irq(ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_legacy_notify(i1 noundef zeroext %level) #0 {
entry:
  %level.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %level to i8
  store i8 %frombool, ptr %level.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_LEGACY_NOTIFY_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %level.addr, align 1
  %tobool11 = trunc i8 %5 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.93, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i8, ptr %level.addr, align 1
  %tobool13 = trunc i8 %6 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.94, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_core_vf_reset(i16 noundef zeroext %vfn) #0 {
entry:
  %vfn.addr = alloca i16, align 2
  %_now = alloca %struct.timeval, align 8
  store i16 %vfn, ptr %vfn.addr, align 2
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_CORE_VF_RESET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i16, ptr %vfn.addr, align 2
  %conv11 = zext i16 %5 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.95, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i16, ptr %vfn.addr, align 2
  %conv12 = zext i16 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.96, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_ctrl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %conv = sext i32 %0 to i64
  %1 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_core_ctrl_write(i64 noundef %conv, i32 noundef %1)
  %2 = load i32, ptr %val.addr, align 4
  %and = and i32 %2, -67108865
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 0
  store i32 %and, ptr %arrayidx, align 8
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 0
  %5 = load i32, ptr %arrayidx2, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 1
  store i32 %5, ptr %arrayidx4, align 4
  %7 = load i32, ptr %val.addr, align 4
  %and5 = and i32 %7, 32
  %tobool = icmp ne i32 %and5, 0
  %lnot = xor i1 %tobool, true
  %lnot6 = xor i1 %lnot, true
  %8 = load i32, ptr %val.addr, align 4
  %and7 = and i32 %8, 768
  %shr = lshr i32 %and7, 8
  %9 = load i32, ptr %val.addr, align 4
  %and8 = and i32 %9, 2048
  %tobool9 = icmp ne i32 %and8, 0
  %lnot10 = xor i1 %tobool9, true
  %lnot11 = xor i1 %lnot10, true
  %10 = load i32, ptr %val.addr, align 4
  %and12 = and i32 %10, 4096
  %tobool13 = icmp ne i32 %and12, 0
  %lnot14 = xor i1 %tobool13, true
  %lnot15 = xor i1 %lnot14, true
  %11 = load i32, ptr %val.addr, align 4
  %and16 = and i32 %11, 134217728
  %tobool17 = icmp ne i32 %and16, 0
  %lnot18 = xor i1 %tobool17, true
  %lnot19 = xor i1 %lnot18, true
  %12 = load i32, ptr %val.addr, align 4
  %and20 = and i32 %12, 268435456
  %tobool21 = icmp ne i32 %and20, 0
  %lnot22 = xor i1 %tobool21, true
  %lnot23 = xor i1 %lnot22, true
  call void @trace_e1000e_link_set_params(i1 noundef zeroext %lnot6, i32 noundef %shr, i1 noundef zeroext %lnot11, i1 noundef zeroext %lnot15, i1 noundef zeroext %lnot19, i1 noundef zeroext %lnot23)
  %13 = load i32, ptr %val.addr, align 4
  %and24 = and i32 %13, 67108864
  %tobool25 = icmp ne i32 %and24, 0
  br i1 %tobool25, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  call void @trace_e1000e_core_ctrl_sw_reset()
  %14 = load ptr, ptr %core.addr, align 8
  call void @igb_reset(ptr noundef %14, i1 noundef zeroext true)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %15 = load i32, ptr %val.addr, align 4
  %and26 = and i32 %15, -2147483648
  %tobool27 = icmp ne i32 %and26, 0
  br i1 %tobool27, label %if.then28, label %if.end31

if.then28:                                        ; preds = %if.end
  call void @trace_e1000e_core_ctrl_phy_reset()
  %16 = load ptr, ptr %core.addr, align 8
  %mac29 = getelementptr inbounds %struct.IGBCore, ptr %16, i32 0, i32 0
  %arrayidx30 = getelementptr [32768 x i32], ptr %mac29, i64 0, i64 2
  %17 = load i32, ptr %arrayidx30, align 8
  %or = or i32 %17, 1024
  store i32 %or, ptr %arrayidx30, align 8
  br label %if.end31

if.end31:                                         ; preds = %if.then28, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_status(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 1024
  %cmp = icmp eq i32 %and, 0
  br i1 %cmp, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %and1 = and i32 %3, -1025
  store i32 %and1, ptr %arrayidx, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eecd(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 4
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 31488
  %2 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %2, -31489
  %or = or i32 %and, %and1
  %3 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 4
  store i32 %or, ptr %arrayidx3, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eerd(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %addr = alloca i32, align 4
  %flags = alloca i32, align 4
  %data = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %shr = lshr i32 %0, 2
  %conv = zext i32 %shr to i64
  %and = and i64 %conv, 16383
  %conv1 = trunc i64 %and to i32
  store i32 %conv1, ptr %addr, align 4
  store i32 0, ptr %flags, align 4
  store i32 0, ptr %data, align 4
  %1 = load i32, ptr %addr, align 4
  %cmp = icmp ult i32 %1, 1024
  br i1 %cmp, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %2 = load i32, ptr %val.addr, align 4
  %conv3 = zext i32 %2 to i64
  %and4 = and i64 %conv3, 1
  %tobool = icmp ne i64 %and4, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  %3 = load ptr, ptr %core.addr, align 8
  %eeprom = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 2
  %4 = load i32, ptr %addr, align 4
  %idxprom = zext i32 %4 to i64
  %arrayidx = getelementptr [1024 x i16], ptr %eeprom, i64 0, i64 %idxprom
  %5 = load i16, ptr %arrayidx, align 2
  %conv5 = zext i16 %5 to i32
  store i32 %conv5, ptr %data, align 4
  store i32 2, ptr %flags, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  %6 = load i32, ptr %flags, align 4
  %7 = load i32, ptr %addr, align 4
  %shl = shl i32 %7, 2
  %or = or i32 %6, %shl
  %8 = load i32, ptr %data, align 4
  %shl6 = shl i32 %8, 16
  %or7 = or i32 %or, %shl6
  %9 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 0
  %arrayidx8 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5
  store i32 %or7, ptr %arrayidx8, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_ctrlext(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 4096
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %1 = load i32, ptr %val.addr, align 4
  %and2 = and i32 %1, 32768
  %tobool3 = icmp ne i32 %and2, 0
  %lnot4 = xor i1 %tobool3, true
  %lnot5 = xor i1 %lnot4, true
  %2 = load i32, ptr %val.addr, align 4
  %and6 = and i32 %2, 16384
  %tobool7 = icmp ne i32 %and6, 0
  %lnot8 = xor i1 %tobool7, true
  %lnot9 = xor i1 %lnot8, true
  call void @trace_igb_link_set_ext_params(i1 noundef zeroext %lnot1, i1 noundef zeroext %lnot5, i1 noundef zeroext %lnot9)
  %3 = load i32, ptr %val.addr, align 4
  %and10 = and i32 %3, -12289
  store i32 %and10, ptr %val.addr, align 4
  %4 = load i32, ptr %val.addr, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 6
  store i32 %4, ptr %arrayidx, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 6
  %7 = load i32, ptr %arrayidx12, align 8
  %and13 = and i32 %7, 16384
  %tobool14 = icmp ne i32 %and13, 0
  br i1 %tobool14, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  store i32 0, ptr %vfn, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.then
  %8 = load i32, ptr %vfn, align 4
  %cmp = icmp slt i32 %8, 8
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %9 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 0
  %10 = load i32, ptr %vfn, align 4
  %add = add i32 784, %10
  %idxprom = sext i32 %add to i64
  %arrayidx16 = getelementptr [32768 x i32], ptr %mac15, i64 0, i64 %idxprom
  %11 = load i32, ptr %arrayidx16, align 4
  %and17 = and i32 %11, -65
  store i32 %and17, ptr %arrayidx16, align 4
  %12 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 0
  %13 = load i32, ptr %vfn, align 4
  %add19 = add i32 784, %13
  %idxprom20 = sext i32 %add19 to i64
  %arrayidx21 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 %idxprom20
  %14 = load i32, ptr %arrayidx21, align 4
  %or = or i32 %14, 128
  store i32 %or, ptr %arrayidx21, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %15 = load i32, ptr %vfn, align 4
  %inc = add i32 %15, 1
  store i32 %inc, ptr %vfn, align 4
  br label %for.cond, !llvm.loop !32

for.end:                                          ; preds = %for.cond
  br label %if.end

if.end:                                           ; preds = %for.end, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_mac_writereg(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_mdic(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %data = alloca i32, align 4
  %addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65535
  store i32 %and, ptr %data, align 4
  %1 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %1, 2031616
  %shr = lshr i32 %and1, 16
  store i32 %shr, ptr %addr, align 4
  %2 = load i32, ptr %val.addr, align 4
  %and2 = and i32 %2, 65011712
  %shr3 = lshr i32 %and2, 21
  %cmp = icmp ne i32 %shr3, 1
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 8
  %4 = load i32, ptr %arrayidx, align 8
  %or = or i32 %4, 1073741824
  store i32 %or, ptr %val.addr, align 4
  br label %if.end32

if.else:                                          ; preds = %entry
  %5 = load i32, ptr %val.addr, align 4
  %and4 = and i32 %5, 134217728
  %tobool = icmp ne i32 %and4, 0
  br i1 %tobool, label %if.then5, label %if.else16

if.then5:                                         ; preds = %if.else
  %6 = load i32, ptr %addr, align 4
  %idxprom = zext i32 %6 to i64
  %arrayidx6 = getelementptr [32 x i8], ptr @igb_phy_regcap, i64 0, i64 %idxprom
  %7 = load i8, ptr %arrayidx6, align 1
  %conv = sext i8 %7 to i32
  %and7 = and i32 %conv, 1
  %tobool8 = icmp ne i32 %and7, 0
  br i1 %tobool8, label %if.else11, label %if.then9

if.then9:                                         ; preds = %if.then5
  %8 = load i32, ptr %addr, align 4
  call void @trace_igb_core_mdic_read_unhandled(i32 noundef %8)
  %9 = load i32, ptr %val.addr, align 4
  %or10 = or i32 %9, 1073741824
  store i32 %or10, ptr %val.addr, align 4
  br label %if.end

if.else11:                                        ; preds = %if.then5
  %10 = load i32, ptr %val.addr, align 4
  %11 = load i32, ptr %data, align 4
  %xor = xor i32 %10, %11
  %12 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 1
  %13 = load i32, ptr %addr, align 4
  %idxprom12 = zext i32 %13 to i64
  %arrayidx13 = getelementptr [32 x i16], ptr %phy, i64 0, i64 %idxprom12
  %14 = load i16, ptr %arrayidx13, align 2
  %conv14 = zext i16 %14 to i32
  %or15 = or i32 %xor, %conv14
  store i32 %or15, ptr %val.addr, align 4
  %15 = load i32, ptr %addr, align 4
  %16 = load i32, ptr %val.addr, align 4
  call void @trace_igb_core_mdic_read(i32 noundef %15, i32 noundef %16)
  br label %if.end

if.end:                                           ; preds = %if.else11, %if.then9
  br label %if.end31

if.else16:                                        ; preds = %if.else
  %17 = load i32, ptr %val.addr, align 4
  %and17 = and i32 %17, 67108864
  %tobool18 = icmp ne i32 %and17, 0
  br i1 %tobool18, label %if.then19, label %if.end30

if.then19:                                        ; preds = %if.else16
  %18 = load i32, ptr %addr, align 4
  %idxprom20 = zext i32 %18 to i64
  %arrayidx21 = getelementptr [32 x i8], ptr @igb_phy_regcap, i64 0, i64 %idxprom20
  %19 = load i8, ptr %arrayidx21, align 1
  %conv22 = sext i8 %19 to i32
  %and23 = and i32 %conv22, 2
  %tobool24 = icmp ne i32 %and23, 0
  br i1 %tobool24, label %if.else27, label %if.then25

if.then25:                                        ; preds = %if.then19
  %20 = load i32, ptr %addr, align 4
  call void @trace_igb_core_mdic_write_unhandled(i32 noundef %20)
  %21 = load i32, ptr %val.addr, align 4
  %or26 = or i32 %21, 1073741824
  store i32 %or26, ptr %val.addr, align 4
  br label %if.end29

if.else27:                                        ; preds = %if.then19
  %22 = load i32, ptr %addr, align 4
  %23 = load i32, ptr %data, align 4
  call void @trace_igb_core_mdic_write(i32 noundef %22, i32 noundef %23)
  %24 = load ptr, ptr %core.addr, align 8
  %25 = load i32, ptr %addr, align 4
  %26 = load i32, ptr %data, align 4
  %conv28 = trunc i32 %26 to i16
  call void @igb_phy_reg_write(ptr noundef %24, i32 noundef %25, i16 noundef zeroext %conv28)
  br label %if.end29

if.end29:                                         ; preds = %if.else27, %if.then25
  br label %if.end30

if.end30:                                         ; preds = %if.end29, %if.else16
  br label %if.end31

if.end31:                                         ; preds = %if.end30, %if.end
  br label %if.end32

if.end32:                                         ; preds = %if.end31, %if.then
  %27 = load i32, ptr %val.addr, align 4
  %or33 = or i32 %27, 268435456
  %28 = load ptr, ptr %core.addr, align 8
  %mac34 = getelementptr inbounds %struct.IGBCore, ptr %28, i32 0, i32 0
  %arrayidx35 = getelementptr [32768 x i32], ptr %mac34, i64 0, i64 8
  store i32 %or33, ptr %arrayidx35, align 8
  %29 = load i32, ptr %val.addr, align 4
  %and36 = and i32 %29, 536870912
  %tobool37 = icmp ne i32 %and36, 0
  br i1 %tobool37, label %if.then38, label %if.end39

if.then38:                                        ; preds = %if.end32
  %30 = load ptr, ptr %core.addr, align 8
  call void @igb_raise_interrupts(ptr noundef %30, i64 noundef 48, i32 noundef 512)
  br label %if.end39

if.end39:                                         ; preds = %if.then38, %if.end32
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_16bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 65535
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_icr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  call void @igb_nsicr(ptr noundef %0)
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load i32, ptr %val.addr, align 4
  call void @igb_lower_interrupts(ptr noundef %1, i64 noundef 48, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_ics(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_irq_write_ics(i32 noundef %0)
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load i32, ptr %val.addr, align 4
  call void @igb_raise_interrupts(ptr noundef %1, i64 noundef 48, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_ims(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load i32, ptr %val.addr, align 4
  %and = and i32 %1, 2010446845
  call void @igb_raise_interrupts(ptr noundef %0, i64 noundef 52, i32 noundef %and)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_imc(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_irq_ims_clear_set_imc(i32 noundef %0)
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load i32, ptr %val.addr, align 4
  call void @igb_lower_interrupts(ptr noundef %1, i64 noundef 52, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_rx_control(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  store i32 %0, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 64
  %3 = load i32, ptr %arrayidx2, align 8
  call void @trace_e1000e_rx_set_rctl(i32 noundef %3)
  %4 = load i32, ptr %val.addr, align 4
  %and = and i32 %4, 3072
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end6

if.then:                                          ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %if.then
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 2048)
  %lnot = xor i1 %call, true
  %lnot3 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot3 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool4 = icmp ne i64 %conv, 0
  br i1 %tobool4, label %if.then5, label %if.end

if.then5:                                         ; preds = %do.body
  call void (ptr, ...) @qemu_log(ptr noundef @.str.125)
  br label %if.end

if.end:                                           ; preds = %if.then5, %do.body
  br label %do.end

do.end:                                           ; preds = %if.end
  br label %if.end6

if.end6:                                          ; preds = %do.end, %entry
  %5 = load i32, ptr %val.addr, align 4
  %and7 = and i32 %5, 2
  %tobool8 = icmp ne i32 %and7, 0
  br i1 %tobool8, label %if.then9, label %if.end10

if.then9:                                         ; preds = %if.end6
  %6 = load ptr, ptr %core.addr, align 8
  call void @igb_calc_rxdesclen(ptr noundef %6)
  %7 = load ptr, ptr %core.addr, align 8
  call void @igb_start_recv(ptr noundef %7)
  br label %if.end10

if.end10:                                         ; preds = %if.then9, %if.end6
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_pfmailbox(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 768
  %conv = trunc i32 %sub to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %1 to i32
  %2 = load i32, ptr %val.addr, align 4
  call void @trace_igb_set_pfmailbox(i32 noundef %conv1, i32 noundef %2)
  %3 = load i32, ptr %val.addr, align 4
  %and = and i32 %3, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %5 = load i16, ptr %vfn, align 2
  %conv2 = zext i16 %5 to i32
  %add = add i32 784, %conv2
  %idxprom = sext i32 %add to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %6 = load i32, ptr %arrayidx, align 4
  %or = or i32 %6, 16
  store i32 %or, ptr %arrayidx, align 4
  %7 = load ptr, ptr %core.addr, align 8
  %8 = load i16, ptr %vfn, align 2
  call void @mailbox_interrupt_to_vf(ptr noundef %7, i16 noundef zeroext %8)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %9 = load i32, ptr %val.addr, align 4
  %and3 = and i32 %9, 2
  %tobool4 = icmp ne i32 %and3, 0
  br i1 %tobool4, label %if.then5, label %if.end12

if.then5:                                         ; preds = %if.end
  %10 = load ptr, ptr %core.addr, align 8
  %mac6 = getelementptr inbounds %struct.IGBCore, ptr %10, i32 0, i32 0
  %11 = load i16, ptr %vfn, align 2
  %conv7 = zext i16 %11 to i32
  %add8 = add i32 784, %conv7
  %idxprom9 = sext i32 %add8 to i64
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac6, i64 0, i64 %idxprom9
  %12 = load i32, ptr %arrayidx10, align 4
  %or11 = or i32 %12, 32
  store i32 %or11, ptr %arrayidx10, align 4
  %13 = load ptr, ptr %core.addr, align 8
  %14 = load i16, ptr %vfn, align 2
  call void @mailbox_interrupt_to_vf(ptr noundef %13, i16 noundef zeroext %14)
  br label %if.end12

if.end12:                                         ; preds = %if.then5, %if.end
  %15 = load i32, ptr %val.addr, align 4
  %and13 = and i32 %15, 8
  %tobool14 = icmp ne i32 %and13, 0
  br i1 %tobool14, label %if.then15, label %if.else

if.then15:                                        ; preds = %if.end12
  %16 = load ptr, ptr %core.addr, align 8
  %mac16 = getelementptr inbounds %struct.IGBCore, ptr %16, i32 0, i32 0
  %17 = load i32, ptr %index.addr, align 4
  %idxprom17 = sext i32 %17 to i64
  %arrayidx18 = getelementptr [32768 x i32], ptr %mac16, i64 0, i64 %idxprom17
  %18 = load i32, ptr %arrayidx18, align 4
  %and19 = and i32 %18, 4
  %tobool20 = icmp ne i32 %and19, 0
  br i1 %tobool20, label %if.end32, label %if.then21

if.then21:                                        ; preds = %if.then15
  %19 = load ptr, ptr %core.addr, align 8
  %mac22 = getelementptr inbounds %struct.IGBCore, ptr %19, i32 0, i32 0
  %20 = load i32, ptr %index.addr, align 4
  %idxprom23 = sext i32 %20 to i64
  %arrayidx24 = getelementptr [32768 x i32], ptr %mac22, i64 0, i64 %idxprom23
  %21 = load i32, ptr %arrayidx24, align 4
  %or25 = or i32 %21, 8
  store i32 %or25, ptr %arrayidx24, align 4
  %22 = load ptr, ptr %core.addr, align 8
  %mac26 = getelementptr inbounds %struct.IGBCore, ptr %22, i32 0, i32 0
  %23 = load i16, ptr %vfn, align 2
  %conv27 = zext i16 %23 to i32
  %add28 = add i32 784, %conv27
  %idxprom29 = sext i32 %add28 to i64
  %arrayidx30 = getelementptr [32768 x i32], ptr %mac26, i64 0, i64 %idxprom29
  %24 = load i32, ptr %arrayidx30, align 4
  %or31 = or i32 %24, 8
  store i32 %or31, ptr %arrayidx30, align 4
  br label %if.end32

if.end32:                                         ; preds = %if.then21, %if.then15
  br label %if.end43

if.else:                                          ; preds = %if.end12
  %25 = load ptr, ptr %core.addr, align 8
  %mac33 = getelementptr inbounds %struct.IGBCore, ptr %25, i32 0, i32 0
  %26 = load i32, ptr %index.addr, align 4
  %idxprom34 = sext i32 %26 to i64
  %arrayidx35 = getelementptr [32768 x i32], ptr %mac33, i64 0, i64 %idxprom34
  %27 = load i32, ptr %arrayidx35, align 4
  %and36 = and i32 %27, -9
  store i32 %and36, ptr %arrayidx35, align 4
  %28 = load ptr, ptr %core.addr, align 8
  %mac37 = getelementptr inbounds %struct.IGBCore, ptr %28, i32 0, i32 0
  %29 = load i16, ptr %vfn, align 2
  %conv38 = zext i16 %29 to i32
  %add39 = add i32 784, %conv38
  %idxprom40 = sext i32 %add39 to i64
  %arrayidx41 = getelementptr [32768 x i32], ptr %mac37, i64 0, i64 %idxprom40
  %30 = load i32, ptr %arrayidx41, align 4
  %and42 = and i32 %30, -9
  store i32 %and42, ptr %arrayidx41, align 4
  br label %if.end43

if.end43:                                         ; preds = %if.else, %if.end32
  %31 = load i32, ptr %val.addr, align 4
  %and44 = and i32 %31, 16
  %tobool45 = icmp ne i32 %and44, 0
  br i1 %tobool45, label %if.then46, label %if.end60

if.then46:                                        ; preds = %if.end43
  %32 = load ptr, ptr %core.addr, align 8
  %mac47 = getelementptr inbounds %struct.IGBCore, ptr %32, i32 0, i32 0
  %33 = load i16, ptr %vfn, align 2
  %conv48 = zext i16 %33 to i32
  %add49 = add i32 784, %conv48
  %idxprom50 = sext i32 %add49 to i64
  %arrayidx51 = getelementptr [32768 x i32], ptr %mac47, i64 0, i64 %idxprom50
  %34 = load i32, ptr %arrayidx51, align 4
  %and52 = and i32 %34, -5
  store i32 %and52, ptr %arrayidx51, align 4
  %35 = load i16, ptr %vfn, align 2
  %conv53 = zext i16 %35 to i32
  %shl = shl i32 65536, %conv53
  %36 = load i16, ptr %vfn, align 2
  %conv54 = zext i16 %36 to i32
  %shl55 = shl i32 1, %conv54
  %or56 = or i32 %shl, %shl55
  %not = xor i32 %or56, -1
  %37 = load ptr, ptr %core.addr, align 8
  %mac57 = getelementptr inbounds %struct.IGBCore, ptr %37, i32 0, i32 0
  %arrayidx58 = getelementptr [32768 x i32], ptr %mac57, i64 0, i64 800
  %38 = load i32, ptr %arrayidx58, align 8
  %and59 = and i32 %38, %not
  store i32 %and59, ptr %arrayidx58, align 8
  br label %if.end60

if.end60:                                         ; preds = %if.then46, %if.end43
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vfmailbox(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 784
  %conv = trunc i32 %sub to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %1 to i32
  %2 = load i32, ptr %val.addr, align 4
  call void @trace_igb_set_vfmailbox(i32 noundef %conv1, i32 noundef %2)
  %3 = load i32, ptr %val.addr, align 4
  %and = and i32 %3, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %4 = load i16, ptr %vfn, align 2
  %conv2 = zext i16 %4 to i32
  %shl = shl i32 1, %conv2
  %5 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 800
  %6 = load i32, ptr %arrayidx, align 8
  %or = or i32 %6, %shl
  store i32 %or, ptr %arrayidx, align 8
  %7 = load ptr, ptr %core.addr, align 8
  call void @mailbox_interrupt_to_pf(ptr noundef %7)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %8 = load i32, ptr %val.addr, align 4
  %and3 = and i32 %8, 2
  %tobool4 = icmp ne i32 %and3, 0
  br i1 %tobool4, label %if.then5, label %if.end11

if.then5:                                         ; preds = %if.end
  %9 = load i16, ptr %vfn, align 2
  %conv6 = zext i16 %9 to i32
  %shl7 = shl i32 65536, %conv6
  %10 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %10, i32 0, i32 0
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 800
  %11 = load i32, ptr %arrayidx9, align 8
  %or10 = or i32 %11, %shl7
  store i32 %or10, ptr %arrayidx9, align 8
  %12 = load ptr, ptr %core.addr, align 8
  call void @mailbox_interrupt_to_pf(ptr noundef %12)
  br label %if.end11

if.end11:                                         ; preds = %if.then5, %if.end
  %13 = load i32, ptr %val.addr, align 4
  %and12 = and i32 %13, 4
  %tobool13 = icmp ne i32 %and12, 0
  br i1 %tobool13, label %if.then14, label %if.else

if.then14:                                        ; preds = %if.end11
  %14 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 0
  %15 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %15 to i64
  %arrayidx16 = getelementptr [32768 x i32], ptr %mac15, i64 0, i64 %idxprom
  %16 = load i32, ptr %arrayidx16, align 4
  %and17 = and i32 %16, 8
  %tobool18 = icmp ne i32 %and17, 0
  br i1 %tobool18, label %if.end29, label %if.then19

if.then19:                                        ; preds = %if.then14
  %17 = load ptr, ptr %core.addr, align 8
  %mac20 = getelementptr inbounds %struct.IGBCore, ptr %17, i32 0, i32 0
  %18 = load i32, ptr %index.addr, align 4
  %idxprom21 = sext i32 %18 to i64
  %arrayidx22 = getelementptr [32768 x i32], ptr %mac20, i64 0, i64 %idxprom21
  %19 = load i32, ptr %arrayidx22, align 4
  %or23 = or i32 %19, 4
  store i32 %or23, ptr %arrayidx22, align 4
  %20 = load ptr, ptr %core.addr, align 8
  %mac24 = getelementptr inbounds %struct.IGBCore, ptr %20, i32 0, i32 0
  %21 = load i16, ptr %vfn, align 2
  %conv25 = zext i16 %21 to i32
  %add = add i32 768, %conv25
  %idxprom26 = sext i32 %add to i64
  %arrayidx27 = getelementptr [32768 x i32], ptr %mac24, i64 0, i64 %idxprom26
  %22 = load i32, ptr %arrayidx27, align 4
  %or28 = or i32 %22, 4
  store i32 %or28, ptr %arrayidx27, align 4
  br label %if.end29

if.end29:                                         ; preds = %if.then19, %if.then14
  br label %if.end40

if.else:                                          ; preds = %if.end11
  %23 = load ptr, ptr %core.addr, align 8
  %mac30 = getelementptr inbounds %struct.IGBCore, ptr %23, i32 0, i32 0
  %24 = load i32, ptr %index.addr, align 4
  %idxprom31 = sext i32 %24 to i64
  %arrayidx32 = getelementptr [32768 x i32], ptr %mac30, i64 0, i64 %idxprom31
  %25 = load i32, ptr %arrayidx32, align 4
  %and33 = and i32 %25, -5
  store i32 %and33, ptr %arrayidx32, align 4
  %26 = load ptr, ptr %core.addr, align 8
  %mac34 = getelementptr inbounds %struct.IGBCore, ptr %26, i32 0, i32 0
  %27 = load i16, ptr %vfn, align 2
  %conv35 = zext i16 %27 to i32
  %add36 = add i32 768, %conv35
  %idxprom37 = sext i32 %add36 to i64
  %arrayidx38 = getelementptr [32768 x i32], ptr %mac34, i64 0, i64 %idxprom37
  %28 = load i32, ptr %arrayidx38, align 4
  %and39 = and i32 %28, -5
  store i32 %and39, ptr %arrayidx38, align 4
  br label %if.end40

if.end40:                                         ; preds = %if.else, %if.end29
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_w1c(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %not = xor i32 %0, -1
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %and = and i32 %3, %not
  store i32 %and, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eics(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %msix = alloca i8, align 1
  %mask = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 1349
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 16
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %frombool = zext i1 %lnot1 to i8
  store i8 %frombool, ptr %msix, align 1
  %2 = load i8, ptr %msix, align 1
  %tobool2 = trunc i8 %2 to i1
  %cond = select i1 %tobool2, i32 33554431, i32 1073807359
  store i32 %cond, ptr %mask, align 4
  %3 = load i32, ptr %val.addr, align 4
  %4 = load i8, ptr %msix, align 1
  %tobool3 = trunc i8 %4 to i1
  call void @trace_igb_irq_write_eics(i32 noundef %3, i1 noundef zeroext %tobool3)
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load i32, ptr %val.addr, align 4
  %7 = load i32, ptr %mask, align 4
  %and4 = and i32 %6, %7
  call void @igb_raise_interrupts(ptr noundef %5, i64 noundef 1376, i32 noundef %and4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eims(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %msix = alloca i8, align 1
  %mask = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 1349
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 16
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %frombool = zext i1 %lnot1 to i8
  store i8 %frombool, ptr %msix, align 1
  %2 = load i8, ptr %msix, align 1
  %tobool2 = trunc i8 %2 to i1
  %cond = select i1 %tobool2, i32 33554431, i32 1073807359
  store i32 %cond, ptr %mask, align 4
  %3 = load i32, ptr %val.addr, align 4
  %4 = load i8, ptr %msix, align 1
  %tobool3 = trunc i8 %4 to i1
  call void @trace_igb_irq_write_eims(i32 noundef %3, i1 noundef zeroext %tobool3)
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load i32, ptr %val.addr, align 4
  %7 = load i32, ptr %mask, align 4
  %and4 = and i32 %6, %7
  call void @igb_raise_interrupts(ptr noundef %5, i64 noundef 1353, i32 noundef %and4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eimc(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %msix = alloca i8, align 1
  %mask = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 1349
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 16
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %frombool = zext i1 %lnot1 to i8
  store i8 %frombool, ptr %msix, align 1
  %2 = load i8, ptr %msix, align 1
  %tobool2 = trunc i8 %2 to i1
  %cond = select i1 %tobool2, i32 33554431, i32 1073807359
  store i32 %cond, ptr %mask, align 4
  %3 = load i32, ptr %val.addr, align 4
  %4 = load i8, ptr %msix, align 1
  %tobool3 = trunc i8 %4 to i1
  call void @trace_igb_irq_write_eimc(i32 noundef %3, i1 noundef zeroext %tobool3)
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load i32, ptr %val.addr, align 4
  %7 = load i32, ptr %mask, align 4
  %and4 = and i32 %6, %7
  call void @igb_lower_interrupts(ptr noundef %5, i64 noundef 1353, i32 noundef %and4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eiac(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %msix = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 1349
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 16
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %frombool = zext i1 %lnot1 to i8
  store i8 %frombool, ptr %msix, align 1
  %2 = load i8, ptr %msix, align 1
  %tobool2 = trunc i8 %2 to i1
  br i1 %tobool2, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %3 = load i32, ptr %val.addr, align 4
  call void @trace_igb_irq_write_eiac(i32 noundef %3)
  %4 = load i32, ptr %val.addr, align 4
  %and3 = and i32 %4, 33554431
  %5 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 1355
  %6 = load i32, ptr %arrayidx5, align 4
  %or = or i32 %6, %and3
  store i32 %or, ptr %arrayidx5, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eiam(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %msix = alloca i8, align 1
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 1349
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 16
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %frombool = zext i1 %lnot1 to i8
  store i8 %frombool, ptr %msix, align 1
  %2 = load i32, ptr %val.addr, align 4
  %3 = load i8, ptr %msix, align 1
  %tobool2 = trunc i8 %3 to i1
  %cond = select i1 %tobool2, i32 33554431, i32 1073807359
  %and3 = and i32 %2, %cond
  %not = xor i32 %and3, -1
  %4 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 1356
  %5 = load i32, ptr %arrayidx5, align 8
  %or = or i32 %5, %not
  store i32 %or, ptr %arrayidx5, align 8
  %6 = load i32, ptr %val.addr, align 4
  %7 = load i8, ptr %msix, align 1
  %tobool6 = trunc i8 %7 to i1
  call void @trace_igb_irq_write_eiam(i32 noundef %6, i1 noundef zeroext %tobool6)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eicr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %msix = alloca i8, align 1
  %mask = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 1349
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 16
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %frombool = zext i1 %lnot1 to i8
  store i8 %frombool, ptr %msix, align 1
  %2 = load i8, ptr %msix, align 1
  %tobool2 = trunc i8 %2 to i1
  %cond = select i1 %tobool2, i32 33554431, i32 1073807359
  store i32 %cond, ptr %mask, align 4
  %3 = load i32, ptr %val.addr, align 4
  %4 = load i8, ptr %msix, align 1
  %tobool3 = trunc i8 %4 to i1
  call void @trace_igb_irq_write_eicr(i32 noundef %3, i1 noundef zeroext %tobool3)
  %5 = load ptr, ptr %core.addr, align 8
  %6 = load i32, ptr %val.addr, align 4
  %7 = load i32, ptr %mask, align 4
  %and4 = and i32 %6, %7
  call void @igb_lower_interrupts(ptr noundef %5, i64 noundef 1376, i32 noundef %and4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_eitr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %eitr_num = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 1440
  store i32 %sub, ptr %eitr_num, align 4
  %1 = load i32, ptr %eitr_num, align 4
  %2 = load i32, ptr %val.addr, align 4
  call void @trace_igb_irq_eitr_set(i32 noundef %1, i32 noundef %2)
  %3 = load i32, ptr %val.addr, align 4
  %and = and i32 %3, 2147483647
  %4 = load ptr, ptr %core.addr, align 8
  %eitr_guest_value = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 11
  %5 = load i32, ptr %eitr_num, align 4
  %idxprom = zext i32 %5 to i64
  %arrayidx = getelementptr [25 x i32], ptr %eitr_guest_value, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  %6 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %6, 32766
  %7 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 0
  %8 = load i32, ptr %index.addr, align 4
  %idxprom2 = sext i32 %8 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom2
  store i32 %and1, ptr %arrayidx3, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_fcrtl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, -2147418120
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2136
  store i32 %and, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_fcrth(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65528
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2138
  store i32 %and, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_13bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 8191
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_rxcsum(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5120
  store i32 %0, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  call void @igb_update_rx_offloads(ptr noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_rfctl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_rx_set_rfctl(i32 noundef %0)
  %1 = load i32, ptr %val.addr, align 4
  %and = and i32 %1, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @trace_e1000e_wrn_iscsi_filtering_not_supported()
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %2 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %2, 64
  %tobool2 = icmp ne i32 %and1, 0
  br i1 %tobool2, label %if.end4, label %if.then3

if.then3:                                         ; preds = %if.end
  call void @trace_e1000e_wrn_nfsw_filtering_not_supported()
  br label %if.end4

if.end4:                                          ; preds = %if.then3, %if.end
  %3 = load i32, ptr %val.addr, align 4
  %and5 = and i32 %3, 128
  %tobool6 = icmp ne i32 %and5, 0
  br i1 %tobool6, label %if.end8, label %if.then7

if.then7:                                         ; preds = %if.end4
  call void @trace_e1000e_wrn_nfsr_filtering_not_supported()
  br label %if.end8

if.end8:                                          ; preds = %if.then7, %if.end4
  %4 = load i32, ptr %val.addr, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5122
  store i32 %4, ptr %arrayidx, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_mac_setmacaddr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %macaddr = alloca [2 x i32], align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %0, ptr %arrayidx, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 5376
  %4 = load i32, ptr %arrayidx2, align 8
  %call = call i32 @cpu_to_le32(i32 noundef %4)
  %arrayidx3 = getelementptr [2 x i32], ptr %macaddr, i64 0, i64 0
  store i32 %call, ptr %arrayidx3, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 5377
  %6 = load i32, ptr %arrayidx5, align 4
  %call6 = call i32 @cpu_to_le32(i32 noundef %6)
  %arrayidx7 = getelementptr [2 x i32], ptr %macaddr, i64 0, i64 1
  store i32 %call6, ptr %arrayidx7, align 4
  %7 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 13
  %8 = load ptr, ptr %owner_nic, align 8
  %call8 = call ptr @qemu_get_queue(ptr noundef %8)
  %arraydecay = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  call void @qemu_format_nic_info_str(ptr noundef %call8, ptr noundef %arraydecay)
  %arraydecay9 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx10 = getelementptr i8, ptr %arraydecay9, i64 0
  %9 = load i8, ptr %arrayidx10, align 4
  %arraydecay11 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx12 = getelementptr i8, ptr %arraydecay11, i64 1
  %10 = load i8, ptr %arrayidx12, align 1
  %arraydecay13 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx14 = getelementptr i8, ptr %arraydecay13, i64 2
  %11 = load i8, ptr %arrayidx14, align 2
  %arraydecay15 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx16 = getelementptr i8, ptr %arraydecay15, i64 3
  %12 = load i8, ptr %arrayidx16, align 1
  %arraydecay17 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx18 = getelementptr i8, ptr %arraydecay17, i64 4
  %13 = load i8, ptr %arrayidx18, align 4
  %arraydecay19 = getelementptr inbounds [2 x i32], ptr %macaddr, i64 0, i64 0
  %arrayidx20 = getelementptr i8, ptr %arraydecay19, i64 5
  %14 = load i8, ptr %arrayidx20, align 1
  call void @trace_e1000e_mac_set_sw(i8 noundef zeroext %9, i8 noundef zeroext %10, i8 noundef zeroext %11, i8 noundef zeroext %12, i8 noundef zeroext %13, i8 noundef zeroext %14)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_gcr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %ro_bits = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5824
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 109051904
  store i32 %and, ptr %ro_bits, align 4
  %2 = load i32, ptr %val.addr, align 4
  %and1 = and i32 %2, -109051905
  %3 = load i32, ptr %ro_bits, align 4
  %or = or i32 %and1, %3
  %4 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 5824
  store i32 %or, ptr %arrayidx3, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_pbaclr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 31
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5850
  store i32 %conv1, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 14
  %3 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %3)
  %tobool = icmp ne i32 %call, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  br label %for.end

if.end:                                           ; preds = %entry
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %if.end
  %4 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %4, 25
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %5 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 5850
  %6 = load i32, ptr %arrayidx4, align 8
  %conv5 = zext i32 %6 to i64
  %7 = load i32, ptr %i, align 4
  %sh_prom = zext i32 %7 to i64
  %shl = shl i64 1, %sh_prom
  %and6 = and i64 %conv5, %shl
  %tobool7 = icmp ne i64 %and6, 0
  br i1 %tobool7, label %if.then8, label %if.end10

if.then8:                                         ; preds = %for.body
  %8 = load ptr, ptr %core.addr, align 8
  %owner9 = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 14
  %9 = load ptr, ptr %owner9, align 8
  %10 = load i32, ptr %i, align 4
  call void @msix_clr_pending(ptr noundef %9, i32 noundef %10)
  br label %if.end10

if.end10:                                         ; preds = %if.then8, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end10
  %11 = load i32, ptr %i, align 4
  %inc = add i32 %11, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !33

for.end:                                          ; preds = %for.cond, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_4bit(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, 15
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_timinca(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %1 = load ptr, ptr %core.addr, align 8
  %timadj = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 16
  %2 = load i32, ptr %val.addr, align 4
  call void @e1000x_set_timinca(ptr noundef %arraydecay, ptr noundef %timadj, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_timadjh(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 11652
  store i32 %0, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 11651
  %3 = load i32, ptr %arrayidx2, align 4
  %conv = zext i32 %3 to i64
  %4 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 11652
  %5 = load i32, ptr %arrayidx4, align 8
  %conv5 = zext i32 %5 to i64
  %shl = shl i64 %conv5, 32
  %or = or i64 %conv, %shl
  %6 = load ptr, ptr %core.addr, align 8
  %timadj = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 16
  %7 = load i64, ptr %timadj, align 8
  %add = add i64 %7, %or
  store i64 %add, ptr %timadj, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_dbal(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %conv = zext i32 %0 to i64
  %and = and i64 %conv, -32
  %conv1 = trunc i64 %and to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %conv1, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_dlen(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 1048560
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_rdt(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 65535
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  %3 = load i32, ptr %index.addr, align 4
  %call = call i32 @igb_mq_queue_idx(i32 noundef 12294, i32 noundef %3)
  %4 = load i32, ptr %val.addr, align 4
  call void @trace_e1000e_rx_set_rdt(i32 noundef %call, i32 noundef %4)
  %5 = load ptr, ptr %core.addr, align 8
  call void @igb_start_recv(ptr noundef %5)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_tdt(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %txr = alloca %struct.IGB_TxRing_st, align 8
  %qn = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %call = call i32 @igb_mq_queue_idx(i32 noundef 14342, i32 noundef %0)
  store i32 %call, ptr %qn, align 4
  %1 = load i32, ptr %val.addr, align 4
  %and = and i32 %1, 65535
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %and, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load i32, ptr %qn, align 4
  call void @igb_tx_ring_init(ptr noundef %4, ptr noundef %txr, i32 noundef %5)
  %6 = load ptr, ptr %core.addr, align 8
  call void @igb_start_xmit(ptr noundef %6, ptr noundef %txr)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vtctrl(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  %and = and i32 %0, 67108864
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %1 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %1, 16384
  %div = sdiv i32 %sub, 64
  %conv = trunc i32 %div to i16
  store i16 %conv, ptr %vfn, align 2
  %2 = load ptr, ptr %core.addr, align 8
  %3 = load i16, ptr %vfn, align 2
  call void @igb_core_vf_reset(ptr noundef %2, i16 noundef zeroext %3)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteics(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 16392
  %div = sdiv i32 %sub, 64
  %conv = trunc i32 %div to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i32, ptr %val.addr, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %1, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load i32, ptr %val.addr, align 4
  %and = and i32 %5, 7
  %6 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %6 to i32
  %mul = mul i32 %conv1, 3
  %sub2 = sub i32 22, %mul
  %shl = shl i32 %and, %sub2
  call void @igb_set_eics(ptr noundef %4, i32 noundef 1352, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteims(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 16393
  %div = sdiv i32 %sub, 64
  %conv = trunc i32 %div to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i32, ptr %val.addr, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %1, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load i32, ptr %val.addr, align 4
  %and = and i32 %5, 7
  %6 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %6 to i32
  %mul = mul i32 %conv1, 3
  %sub2 = sub i32 22, %mul
  %shl = shl i32 %and, %sub2
  call void @igb_set_eims(ptr noundef %4, i32 noundef 1353, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteimc(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 16394
  %div = sdiv i32 %sub, 64
  %conv = trunc i32 %div to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i32, ptr %val.addr, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %1, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load i32, ptr %val.addr, align 4
  %and = and i32 %5, 7
  %6 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %6 to i32
  %mul = mul i32 %conv1, 3
  %sub2 = sub i32 22, %mul
  %shl = shl i32 %and, %sub2
  call void @igb_set_eimc(ptr noundef %4, i32 noundef 1354, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteiac(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 16395
  %div = sdiv i32 %sub, 64
  %conv = trunc i32 %div to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i32, ptr %val.addr, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %1, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load i32, ptr %val.addr, align 4
  %and = and i32 %5, 7
  %6 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %6 to i32
  %mul = mul i32 %conv1, 3
  %sub2 = sub i32 22, %mul
  %shl = shl i32 %and, %sub2
  call void @igb_set_eiac(ptr noundef %4, i32 noundef 1355, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteiam(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 16396
  %div = sdiv i32 %sub, 64
  %conv = trunc i32 %div to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i32, ptr %val.addr, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %1, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load i32, ptr %val.addr, align 4
  %and = and i32 %5, 7
  %6 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %6 to i32
  %mul = mul i32 %conv1, 3
  %sub2 = sub i32 22, %mul
  %shl = shl i32 %and, %sub2
  call void @igb_set_eiam(ptr noundef %4, i32 noundef 1356, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vteicr(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 16416
  %div = sdiv i32 %sub, 64
  %conv = trunc i32 %div to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i32, ptr %val.addr, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %1, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %5 = load i32, ptr %val.addr, align 4
  %and = and i32 %5, 7
  %6 = load i16, ptr %vfn, align 2
  %conv1 = zext i16 %6 to i32
  %mul = mul i32 %conv1, 3
  %sub2 = sub i32 22, %mul
  %shl = shl i32 %and, %sub2
  call void @igb_set_eicr(ptr noundef %4, i32 noundef 1376, i32 noundef %shl)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_vtivar(ptr noundef %core, i32 noundef %index, i32 noundef %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %vfn = alloca i16, align 2
  %qn = alloca i16, align 2
  %ent = alloca i8, align 1
  %n = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %0, 17856
  %conv = trunc i32 %sub to i16
  store i16 %conv, ptr %vfn, align 2
  %1 = load i16, ptr %vfn, align 2
  store i16 %1, ptr %qn, align 2
  %2 = load i32, ptr %val.addr, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %4 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %4 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  store i32 %2, ptr %arrayidx, align 4
  %5 = load i32, ptr %val.addr, align 4
  %and = and i32 %5, 128
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %6 = load i16, ptr %qn, align 2
  %conv1 = trunc i16 %6 to i8
  %call = call zeroext i8 @igb_ivar_entry_rx(i8 noundef zeroext %conv1)
  %conv2 = zext i8 %call to i32
  store i32 %conv2, ptr %n, align 4
  %7 = load i16, ptr %vfn, align 2
  %conv3 = zext i16 %7 to i32
  %mul = mul i32 %conv3, 3
  %sub4 = sub i32 24, %mul
  %8 = load i32, ptr %val.addr, align 4
  %and5 = and i32 %8, 7
  %sub6 = sub i32 2, %and5
  %sub7 = sub i32 %sub4, %sub6
  %or = or i32 128, %sub7
  %conv8 = trunc i32 %or to i8
  store i8 %conv8, ptr %ent, align 1
  %9 = load i8, ptr %ent, align 1
  %conv9 = zext i8 %9 to i32
  %10 = load i32, ptr %n, align 4
  %rem = srem i32 %10, 4
  %mul10 = mul i32 8, %rem
  %shl = shl i32 %conv9, %mul10
  %11 = load ptr, ptr %core.addr, align 8
  %mac11 = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 0
  %12 = load i32, ptr %n, align 4
  %div = sdiv i32 %12, 4
  %add = add i32 1472, %div
  %idxprom12 = sext i32 %add to i64
  %arrayidx13 = getelementptr [32768 x i32], ptr %mac11, i64 0, i64 %idxprom12
  %13 = load i32, ptr %arrayidx13, align 4
  %or14 = or i32 %13, %shl
  store i32 %or14, ptr %arrayidx13, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  %14 = load i32, ptr %val.addr, align 4
  %shr = lshr i32 %14, 8
  %conv15 = trunc i32 %shr to i8
  store i8 %conv15, ptr %ent, align 1
  %15 = load i8, ptr %ent, align 1
  %conv16 = zext i8 %15 to i32
  %and17 = and i32 %conv16, 128
  %tobool18 = icmp ne i32 %and17, 0
  br i1 %tobool18, label %if.then19, label %if.end42

if.then19:                                        ; preds = %if.end
  %16 = load i16, ptr %qn, align 2
  %conv20 = trunc i16 %16 to i8
  %call21 = call zeroext i8 @igb_ivar_entry_tx(i8 noundef zeroext %conv20)
  %conv22 = zext i8 %call21 to i32
  store i32 %conv22, ptr %n, align 4
  %17 = load i16, ptr %vfn, align 2
  %conv23 = zext i16 %17 to i32
  %mul24 = mul i32 %conv23, 3
  %sub25 = sub i32 24, %mul24
  %18 = load i8, ptr %ent, align 1
  %conv26 = zext i8 %18 to i32
  %and27 = and i32 %conv26, 7
  %sub28 = sub i32 2, %and27
  %sub29 = sub i32 %sub25, %sub28
  %or30 = or i32 128, %sub29
  %conv31 = trunc i32 %or30 to i8
  store i8 %conv31, ptr %ent, align 1
  %19 = load i8, ptr %ent, align 1
  %conv32 = zext i8 %19 to i32
  %20 = load i32, ptr %n, align 4
  %rem33 = srem i32 %20, 4
  %mul34 = mul i32 8, %rem33
  %shl35 = shl i32 %conv32, %mul34
  %21 = load ptr, ptr %core.addr, align 8
  %mac36 = getelementptr inbounds %struct.IGBCore, ptr %21, i32 0, i32 0
  %22 = load i32, ptr %n, align 4
  %div37 = sdiv i32 %22, 4
  %add38 = add i32 1472, %div37
  %idxprom39 = sext i32 %add38 to i64
  %arrayidx40 = getelementptr [32768 x i32], ptr %mac36, i64 0, i64 %idxprom39
  %23 = load i32, ptr %arrayidx40, align 4
  %or41 = or i32 %23, %shl35
  store i32 %or41, ptr %arrayidx40, align 4
  br label %if.end42

if.end42:                                         ; preds = %if.then19, %if.end
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_ctrl_write(i64 noundef %index, i32 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %val.addr = alloca i32, align 4
  store i64 %index, ptr %index.addr, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i64, ptr %index.addr, align 8
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_core_ctrl_write(i64 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_set_params(i1 noundef zeroext %autodetect, i32 noundef %speed, i1 noundef zeroext %force_spd, i1 noundef zeroext %force_dplx, i1 noundef zeroext %rx_fctl, i1 noundef zeroext %tx_fctl) #0 {
entry:
  %autodetect.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %force_spd.addr = alloca i8, align 1
  %force_dplx.addr = alloca i8, align 1
  %rx_fctl.addr = alloca i8, align 1
  %tx_fctl.addr = alloca i8, align 1
  %frombool = zext i1 %autodetect to i8
  store i8 %frombool, ptr %autodetect.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  %frombool1 = zext i1 %force_spd to i8
  store i8 %frombool1, ptr %force_spd.addr, align 1
  %frombool2 = zext i1 %force_dplx to i8
  store i8 %frombool2, ptr %force_dplx.addr, align 1
  %frombool3 = zext i1 %rx_fctl to i8
  store i8 %frombool3, ptr %rx_fctl.addr, align 1
  %frombool4 = zext i1 %tx_fctl to i8
  store i8 %frombool4, ptr %tx_fctl.addr, align 1
  %0 = load i8, ptr %autodetect.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i32, ptr %speed.addr, align 4
  %2 = load i8, ptr %force_spd.addr, align 1
  %tobool5 = trunc i8 %2 to i1
  %3 = load i8, ptr %force_dplx.addr, align 1
  %tobool6 = trunc i8 %3 to i1
  %4 = load i8, ptr %rx_fctl.addr, align 1
  %tobool7 = trunc i8 %4 to i1
  %5 = load i8, ptr %tx_fctl.addr, align 1
  %tobool8 = trunc i8 %5 to i1
  call void @_nocheck__trace_e1000e_link_set_params(i1 noundef zeroext %tobool, i32 noundef %1, i1 noundef zeroext %tobool5, i1 noundef zeroext %tobool6, i1 noundef zeroext %tobool7, i1 noundef zeroext %tobool8)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_ctrl_sw_reset() #0 {
entry:
  call void @_nocheck__trace_e1000e_core_ctrl_sw_reset()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_core_ctrl_phy_reset() #0 {
entry:
  call void @_nocheck__trace_e1000e_core_ctrl_phy_reset()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_ctrl_write(i64 noundef %index, i32 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.98, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i64, ptr %index.addr, align 8
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.99, i64 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_set_params(i1 noundef zeroext %autodetect, i32 noundef %speed, i1 noundef zeroext %force_spd, i1 noundef zeroext %force_dplx, i1 noundef zeroext %rx_fctl, i1 noundef zeroext %tx_fctl) #0 {
entry:
  %autodetect.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %force_spd.addr = alloca i8, align 1
  %force_dplx.addr = alloca i8, align 1
  %rx_fctl.addr = alloca i8, align 1
  %tx_fctl.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %autodetect to i8
  store i8 %frombool, ptr %autodetect.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  %frombool1 = zext i1 %force_spd to i8
  store i8 %frombool1, ptr %force_spd.addr, align 1
  %frombool2 = zext i1 %force_dplx to i8
  store i8 %frombool2, ptr %force_dplx.addr, align 1
  %frombool3 = zext i1 %rx_fctl to i8
  store i8 %frombool3, ptr %rx_fctl.addr, align 1
  %frombool4 = zext i1 %tx_fctl to i8
  store i8 %frombool4, ptr %tx_fctl.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot5 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot5 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool6 = icmp ne i64 %conv, 0
  br i1 %tobool6, label %land.lhs.true, label %if.end35

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_SET_PARAMS_DSTATE, align 2
  %conv7 = zext i16 %1 to i32
  %tobool8 = icmp ne i32 %conv7, 0
  br i1 %tobool8, label %land.lhs.true9, label %if.end35

land.lhs.true9:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end35

if.then:                                          ; preds = %land.lhs.true9
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool11 = trunc i8 %2 to i1
  br i1 %tobool11, label %if.then12, label %if.else

if.then12:                                        ; preds = %if.then
  %call13 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call14 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %autodetect.addr, align 1
  %tobool15 = trunc i8 %5 to i1
  %conv16 = zext i1 %tobool15 to i32
  %6 = load i32, ptr %speed.addr, align 4
  %7 = load i8, ptr %force_spd.addr, align 1
  %tobool17 = trunc i8 %7 to i1
  %conv18 = zext i1 %tobool17 to i32
  %8 = load i8, ptr %force_dplx.addr, align 1
  %tobool19 = trunc i8 %8 to i1
  %conv20 = zext i1 %tobool19 to i32
  %9 = load i8, ptr %rx_fctl.addr, align 1
  %tobool21 = trunc i8 %9 to i1
  %conv22 = zext i1 %tobool21 to i32
  %10 = load i8, ptr %tx_fctl.addr, align 1
  %tobool23 = trunc i8 %10 to i1
  %conv24 = zext i1 %tobool23 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.100, i32 noundef %call14, i64 noundef %3, i64 noundef %4, i32 noundef %conv16, i32 noundef %6, i32 noundef %conv18, i32 noundef %conv20, i32 noundef %conv22, i32 noundef %conv24)
  br label %if.end

if.else:                                          ; preds = %if.then
  %11 = load i8, ptr %autodetect.addr, align 1
  %tobool25 = trunc i8 %11 to i1
  %conv26 = zext i1 %tobool25 to i32
  %12 = load i32, ptr %speed.addr, align 4
  %13 = load i8, ptr %force_spd.addr, align 1
  %tobool27 = trunc i8 %13 to i1
  %conv28 = zext i1 %tobool27 to i32
  %14 = load i8, ptr %force_dplx.addr, align 1
  %tobool29 = trunc i8 %14 to i1
  %conv30 = zext i1 %tobool29 to i32
  %15 = load i8, ptr %rx_fctl.addr, align 1
  %tobool31 = trunc i8 %15 to i1
  %conv32 = zext i1 %tobool31 to i32
  %16 = load i8, ptr %tx_fctl.addr, align 1
  %tobool33 = trunc i8 %16 to i1
  %conv34 = zext i1 %tobool33 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.101, i32 noundef %conv26, i32 noundef %12, i32 noundef %conv28, i32 noundef %conv30, i32 noundef %conv32, i32 noundef %conv34)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then12
  br label %if.end35

if.end35:                                         ; preds = %if.end, %land.lhs.true9, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_ctrl_sw_reset() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_SW_RESET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.102, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.103)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_ctrl_phy_reset() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_CTRL_PHY_RESET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.104, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.105)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_link_set_ext_params(i1 noundef zeroext %asd_check, i1 noundef zeroext %speed_select_bypass, i1 noundef zeroext %pfrstd) #0 {
entry:
  %asd_check.addr = alloca i8, align 1
  %speed_select_bypass.addr = alloca i8, align 1
  %pfrstd.addr = alloca i8, align 1
  %frombool = zext i1 %asd_check to i8
  store i8 %frombool, ptr %asd_check.addr, align 1
  %frombool1 = zext i1 %speed_select_bypass to i8
  store i8 %frombool1, ptr %speed_select_bypass.addr, align 1
  %frombool2 = zext i1 %pfrstd to i8
  store i8 %frombool2, ptr %pfrstd.addr, align 1
  %0 = load i8, ptr %asd_check.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i8, ptr %speed_select_bypass.addr, align 1
  %tobool3 = trunc i8 %1 to i1
  %2 = load i8, ptr %pfrstd.addr, align 1
  %tobool4 = trunc i8 %2 to i1
  call void @_nocheck__trace_igb_link_set_ext_params(i1 noundef zeroext %tobool, i1 noundef zeroext %tobool3, i1 noundef zeroext %tobool4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_link_set_ext_params(i1 noundef zeroext %asd_check, i1 noundef zeroext %speed_select_bypass, i1 noundef zeroext %pfrstd) #0 {
entry:
  %asd_check.addr = alloca i8, align 1
  %speed_select_bypass.addr = alloca i8, align 1
  %pfrstd.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %asd_check to i8
  store i8 %frombool, ptr %asd_check.addr, align 1
  %frombool1 = zext i1 %speed_select_bypass to i8
  store i8 %frombool1, ptr %speed_select_bypass.addr, align 1
  %frombool2 = zext i1 %pfrstd to i8
  store i8 %frombool2, ptr %pfrstd.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot3 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot3 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool4 = icmp ne i64 %conv, 0
  br i1 %tobool4, label %land.lhs.true, label %if.end25

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_LINK_SET_EXT_PARAMS_DSTATE, align 2
  %conv5 = zext i16 %1 to i32
  %tobool6 = icmp ne i32 %conv5, 0
  br i1 %tobool6, label %land.lhs.true7, label %if.end25

land.lhs.true7:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end25

if.then:                                          ; preds = %land.lhs.true7
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool9 = trunc i8 %2 to i1
  br i1 %tobool9, label %if.then10, label %if.else

if.then10:                                        ; preds = %if.then
  %call11 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call12 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %asd_check.addr, align 1
  %tobool13 = trunc i8 %5 to i1
  %conv14 = zext i1 %tobool13 to i32
  %6 = load i8, ptr %speed_select_bypass.addr, align 1
  %tobool15 = trunc i8 %6 to i1
  %conv16 = zext i1 %tobool15 to i32
  %7 = load i8, ptr %pfrstd.addr, align 1
  %tobool17 = trunc i8 %7 to i1
  %conv18 = zext i1 %tobool17 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.106, i32 noundef %call12, i64 noundef %3, i64 noundef %4, i32 noundef %conv14, i32 noundef %conv16, i32 noundef %conv18)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i8, ptr %asd_check.addr, align 1
  %tobool19 = trunc i8 %8 to i1
  %conv20 = zext i1 %tobool19 to i32
  %9 = load i8, ptr %speed_select_bypass.addr, align 1
  %tobool21 = trunc i8 %9 to i1
  %conv22 = zext i1 %tobool21 to i32
  %10 = load i8, ptr %pfrstd.addr, align 1
  %tobool23 = trunc i8 %10 to i1
  %conv24 = zext i1 %tobool23 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.107, i32 noundef %conv20, i32 noundef %conv22, i32 noundef %conv24)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then10
  br label %if.end25

if.end25:                                         ; preds = %if.end, %land.lhs.true7, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_core_mdic_read_unhandled(i32 noundef %addr) #0 {
entry:
  %addr.addr = alloca i32, align 4
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i32, ptr %addr.addr, align 4
  call void @_nocheck__trace_igb_core_mdic_read_unhandled(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_core_mdic_read(i32 noundef %addr, i32 noundef %data) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i32, align 4
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %data, ptr %data.addr, align 4
  %0 = load i32, ptr %addr.addr, align 4
  %1 = load i32, ptr %data.addr, align 4
  call void @_nocheck__trace_igb_core_mdic_read(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_core_mdic_write_unhandled(i32 noundef %addr) #0 {
entry:
  %addr.addr = alloca i32, align 4
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i32, ptr %addr.addr, align 4
  call void @_nocheck__trace_igb_core_mdic_write_unhandled(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_core_mdic_write(i32 noundef %addr, i32 noundef %data) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i32, align 4
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %data, ptr %data.addr, align 4
  %0 = load i32, ptr %addr.addr, align 4
  %1 = load i32, ptr %data.addr, align 4
  call void @_nocheck__trace_igb_core_mdic_write(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_phy_reg_write(ptr noundef %core, i32 noundef %addr, i16 noundef zeroext %data) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %addr, ptr %addr.addr, align 4
  store i16 %data, ptr %data.addr, align 2
  %0 = load i32, ptr %addr.addr, align 4
  %cmp = icmp ule i32 %0, 31
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.116, ptr noundef @.str.3, i32 noundef 2692, ptr noundef @__PRETTY_FUNCTION__.igb_phy_reg_write) #11
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load i32, ptr %addr.addr, align 4
  %cmp1 = icmp eq i32 %1, 0
  br i1 %cmp1, label %if.then2, label %if.else3

if.then2:                                         ; preds = %if.end
  %2 = load ptr, ptr %core.addr, align 8
  %3 = load i16, ptr %data.addr, align 2
  call void @igb_set_phy_ctrl(ptr noundef %2, i16 noundef zeroext %3)
  br label %if.end4

if.else3:                                         ; preds = %if.end
  %4 = load i16, ptr %data.addr, align 2
  %5 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 1
  %6 = load i32, ptr %addr.addr, align 4
  %idxprom = zext i32 %6 to i64
  %arrayidx = getelementptr [32 x i16], ptr %phy, i64 0, i64 %idxprom
  store i16 %4, ptr %arrayidx, align 2
  br label %if.end4

if.end4:                                          ; preds = %if.else3, %if.then2
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_core_mdic_read_unhandled(i32 noundef %addr) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_CORE_MDIC_READ_UNHANDLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %addr.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.108, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %addr.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.109, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_core_mdic_read(i32 noundef %addr, i32 noundef %data) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %data, ptr %data.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_CORE_MDIC_READ_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %addr.addr, align 4
  %6 = load i32, ptr %data.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.110, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %addr.addr, align 4
  %8 = load i32, ptr %data.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.111, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_core_mdic_write_unhandled(i32 noundef %addr) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %addr, ptr %addr.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_CORE_MDIC_WRITE_UNHANDLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %addr.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.112, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %addr.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.113, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_core_mdic_write(i32 noundef %addr, i32 noundef %data) #0 {
entry:
  %addr.addr = alloca i32, align 4
  %data.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %addr, ptr %addr.addr, align 4
  store i32 %data, ptr %data.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_CORE_MDIC_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %addr.addr, align 4
  %6 = load i32, ptr %data.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.114, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %addr.addr, align 4
  %8 = load i32, ptr %data.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.115, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_set_phy_ctrl(ptr noundef %core, i16 noundef zeroext %val) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %val.addr = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i16 %val, ptr %val.addr, align 2
  %0 = load i16, ptr %val.addr, align 2
  %conv = zext i16 %0 to i32
  %and = and i32 %conv, -33344
  %conv1 = trunc i32 %and to i16
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [32 x i16], ptr %phy, i64 0, i64 0
  store i16 %conv1, ptr %arrayidx, align 8
  %2 = load i16, ptr %val.addr, align 2
  %conv2 = zext i16 %2 to i32
  %and3 = and i32 %conv2, 512
  %tobool = icmp ne i32 %and3, 0
  br i1 %tobool, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %3 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_have_autoneg(ptr noundef %3)
  br i1 %call, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true
  %4 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %5 = load ptr, ptr %core.addr, align 8
  %phy5 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 1
  %arraydecay6 = getelementptr inbounds [32 x i16], ptr %phy5, i64 0, i64 0
  %6 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 4
  %7 = load ptr, ptr %autoneg_timer, align 8
  call void @e1000x_restart_autoneg(ptr noundef %arraydecay, ptr noundef %arraydecay6, ptr noundef %7)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_nsicr(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 1349
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 52
  %3 = load i32, ptr %arrayidx2, align 8
  %tobool3 = icmp ne i32 %3, 0
  br i1 %tobool3, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %lor.lhs.false
  %4 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 48
  %5 = load i32, ptr %arrayidx5, align 8
  %and6 = and i32 %5, -2147483648
  %tobool7 = icmp ne i32 %and6, 0
  br i1 %tobool7, label %if.then, label %if.end

if.then:                                          ; preds = %land.lhs.true, %entry
  %6 = load ptr, ptr %core.addr, align 8
  %7 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 0
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 56
  %8 = load i32, ptr %arrayidx9, align 8
  call void @igb_lower_interrupts(ptr noundef %6, i64 noundef 52, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %lor.lhs.false
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_lower_interrupts(ptr noundef %core, i64 noundef %index, i32 noundef %causes) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i64, align 8
  %causes.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %causes, ptr %causes.addr, align 4
  %0 = load i64, ptr %index.addr, align 8
  %shl = shl i64 %0, 2
  %conv = trunc i64 %shl to i32
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i64, ptr %index.addr, align 8
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %2
  %3 = load i32, ptr %arrayidx, align 4
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %5 = load i64, ptr %index.addr, align 8
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %5
  %6 = load i32, ptr %arrayidx2, align 4
  %7 = load i32, ptr %causes.addr, align 4
  %not = xor i32 %7, -1
  %and = and i32 %6, %not
  call void @trace_e1000e_irq_clear(i32 noundef %conv, i32 noundef %3, i32 noundef %and)
  %8 = load i32, ptr %causes.addr, align 4
  %not3 = xor i32 %8, -1
  %9 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 0
  %10 = load i64, ptr %index.addr, align 8
  %arrayidx5 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %10
  %11 = load i32, ptr %arrayidx5, align 4
  %and6 = and i32 %11, %not3
  store i32 %and6, ptr %arrayidx5, align 4
  %12 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 0
  %arrayidx8 = getelementptr [32768 x i32], ptr %mac7, i64 0, i64 48
  %13 = load i32, ptr %arrayidx8, align 8
  %14 = load ptr, ptr %core.addr, align 8
  %mac9 = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 0
  %arrayidx10 = getelementptr [32768 x i32], ptr %mac9, i64 0, i64 52
  %15 = load i32, ptr %arrayidx10, align 8
  %and11 = and i32 %13, %15
  %16 = load ptr, ptr %core.addr, align 8
  %mac12 = getelementptr inbounds %struct.IGBCore, ptr %16, i32 0, i32 0
  %arrayidx13 = getelementptr [32768 x i32], ptr %mac12, i64 0, i64 48
  %17 = load i32, ptr %arrayidx13, align 8
  %18 = load ptr, ptr %core.addr, align 8
  %mac14 = getelementptr inbounds %struct.IGBCore, ptr %18, i32 0, i32 0
  %arrayidx15 = getelementptr [32768 x i32], ptr %mac14, i64 0, i64 52
  %19 = load i32, ptr %arrayidx15, align 8
  call void @trace_e1000e_irq_pending_interrupts(i32 noundef %and11, i32 noundef %17, i32 noundef %19)
  %20 = load ptr, ptr %core.addr, align 8
  %mac16 = getelementptr inbounds %struct.IGBCore, ptr %20, i32 0, i32 0
  %arrayidx17 = getelementptr [32768 x i32], ptr %mac16, i64 0, i64 48
  %21 = load i32, ptr %arrayidx17, align 8
  %22 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.IGBCore, ptr %22, i32 0, i32 0
  %arrayidx19 = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 52
  %23 = load i32, ptr %arrayidx19, align 8
  %and20 = and i32 %21, %23
  %tobool = icmp ne i32 %and20, 0
  br i1 %tobool, label %if.end33, label %land.lhs.true

land.lhs.true:                                    ; preds = %entry
  %24 = load ptr, ptr %core.addr, align 8
  %mac21 = getelementptr inbounds %struct.IGBCore, ptr %24, i32 0, i32 0
  %arrayidx22 = getelementptr [32768 x i32], ptr %mac21, i64 0, i64 1349
  %25 = load i32, ptr %arrayidx22, align 4
  %and23 = and i32 %25, 16
  %tobool24 = icmp ne i32 %and23, 0
  br i1 %tobool24, label %if.end33, label %if.then

if.then:                                          ; preds = %land.lhs.true
  %26 = load ptr, ptr %core.addr, align 8
  %mac25 = getelementptr inbounds %struct.IGBCore, ptr %26, i32 0, i32 0
  %arrayidx26 = getelementptr [32768 x i32], ptr %mac25, i64 0, i64 1376
  %27 = load i32, ptr %arrayidx26, align 8
  %and27 = and i32 %27, 2147483647
  store i32 %and27, ptr %arrayidx26, align 8
  %28 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %28, i32 0, i32 14
  %29 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %29)
  %tobool28 = icmp ne i32 %call, 0
  br i1 %tobool28, label %if.end, label %land.lhs.true29

land.lhs.true29:                                  ; preds = %if.then
  %30 = load ptr, ptr %core.addr, align 8
  %owner30 = getelementptr inbounds %struct.IGBCore, ptr %30, i32 0, i32 14
  %31 = load ptr, ptr %owner30, align 8
  %call31 = call zeroext i1 @msi_enabled(ptr noundef %31)
  br i1 %call31, label %if.end, label %if.then32

if.then32:                                        ; preds = %land.lhs.true29
  %32 = load ptr, ptr %core.addr, align 8
  call void @igb_lower_legacy_irq(ptr noundef %32)
  br label %if.end

if.end:                                           ; preds = %if.then32, %land.lhs.true29, %if.then
  br label %if.end33

if.end33:                                         ; preds = %if.end, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_clear(i32 noundef %offset, i32 noundef %old, i32 noundef %new) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %old.addr = alloca i32, align 4
  %new.addr = alloca i32, align 4
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %old, ptr %old.addr, align 4
  store i32 %new, ptr %new.addr, align 4
  %0 = load i32, ptr %offset.addr, align 4
  %1 = load i32, ptr %old.addr, align 4
  %2 = load i32, ptr %new.addr, align 4
  call void @_nocheck__trace_e1000e_irq_clear(i32 noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_pending_interrupts(i32 noundef %pending, i32 noundef %icr, i32 noundef %ims) #0 {
entry:
  %pending.addr = alloca i32, align 4
  %icr.addr = alloca i32, align 4
  %ims.addr = alloca i32, align 4
  store i32 %pending, ptr %pending.addr, align 4
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr %pending.addr, align 4
  %1 = load i32, ptr %icr.addr, align 4
  %2 = load i32, ptr %ims.addr, align 4
  call void @_nocheck__trace_e1000e_irq_pending_interrupts(i32 noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_lower_legacy_irq(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  call void @trace_e1000e_irq_legacy_notify(i1 noundef zeroext false)
  %0 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 14
  %1 = load ptr, ptr %owner, align 8
  call void @pci_set_irq(ptr noundef %1, i32 noundef 0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_clear(i32 noundef %offset, i32 noundef %old, i32 noundef %new) #0 {
entry:
  %offset.addr = alloca i32, align 4
  %old.addr = alloca i32, align 4
  %new.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %offset, ptr %offset.addr, align 4
  store i32 %old, ptr %old.addr, align 4
  store i32 %new, ptr %new.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_CLEAR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %offset.addr, align 4
  %6 = load i32, ptr %old.addr, align 4
  %7 = load i32, ptr %new.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.117, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %offset.addr, align 4
  %9 = load i32, ptr %old.addr, align 4
  %10 = load i32, ptr %new.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.118, i32 noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_pending_interrupts(i32 noundef %pending, i32 noundef %icr, i32 noundef %ims) #0 {
entry:
  %pending.addr = alloca i32, align 4
  %icr.addr = alloca i32, align 4
  %ims.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %pending, ptr %pending.addr, align 4
  store i32 %icr, ptr %icr.addr, align 4
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_PENDING_INTERRUPTS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %pending.addr, align 4
  %6 = load i32, ptr %icr.addr, align 4
  %7 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.119, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i32, ptr %pending.addr, align 4
  %9 = load i32, ptr %icr.addr, align 4
  %10 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.120, i32 noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_write_ics(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_write_ics(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_write_ics(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_WRITE_ICS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.121, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.122, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_ims_clear_set_imc(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_irq_ims_clear_set_imc(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_ims_clear_set_imc(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.123, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.124, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_set_rctl(i32 noundef %rctl) #0 {
entry:
  %rctl.addr = alloca i32, align 4
  store i32 %rctl, ptr %rctl.addr, align 4
  %0 = load i32, ptr %rctl.addr, align 4
  call void @_nocheck__trace_e1000e_rx_set_rctl(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_calc_rxdesclen(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_rx_use_legacy_descriptor(ptr noundef %0)
  br i1 %call, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %rx_desc_len = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 3
  store i8 16, ptr %rx_desc_len, align 8
  br label %if.end

if.else:                                          ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %rx_desc_len1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 3
  store i8 16, ptr %rx_desc_len1, align 8
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %3 = load ptr, ptr %core.addr, align 8
  %rx_desc_len2 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 3
  %4 = load i8, ptr %rx_desc_len2, align 8
  call void @trace_e1000e_rx_desc_len(i8 noundef zeroext %4)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_set_rctl(i32 noundef %rctl) #0 {
entry:
  %rctl.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %rctl, ptr %rctl.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RCTL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %rctl.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.126, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %rctl.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.127, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_desc_len(i8 noundef zeroext %rx_desc_len) #0 {
entry:
  %rx_desc_len.addr = alloca i8, align 1
  store i8 %rx_desc_len, ptr %rx_desc_len.addr, align 1
  %0 = load i8, ptr %rx_desc_len.addr, align 1
  call void @_nocheck__trace_e1000e_rx_desc_len(i8 noundef zeroext %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_desc_len(i8 noundef zeroext %rx_desc_len) #0 {
entry:
  %rx_desc_len.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i8 %rx_desc_len, ptr %rx_desc_len.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end13

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_DESC_LEN_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end13

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end13

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %rx_desc_len.addr, align 1
  %conv11 = zext i8 %5 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.128, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i8, ptr %rx_desc_len.addr, align 1
  %conv12 = zext i8 %6 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.129, i32 noundef %conv12)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end13

if.end13:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_set_pfmailbox(i32 noundef %vf_num, i32 noundef %val) #0 {
entry:
  %vf_num.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %vf_num, ptr %vf_num.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %vf_num.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_igb_set_pfmailbox(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @mailbox_interrupt_to_vf(ptr noundef %core, i16 noundef zeroext %vfn) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %vfn.addr = alloca i16, align 2
  %ent = alloca i32, align 4
  %causes = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i16 %vfn, ptr %vfn.addr, align 2
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load i16, ptr %vfn.addr, align 2
  %conv = zext i16 %1 to i32
  %add = add i32 17864, %conv
  %idxprom = sext i32 %add to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  store i32 %2, ptr %ent, align 4
  %3 = load i32, ptr %ent, align 4
  %and = and i32 %3, 128
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %4 = load i32, ptr %ent, align 4
  %and1 = and i32 %4, 3
  %5 = load i16, ptr %vfn.addr, align 2
  %conv2 = zext i16 %5 to i32
  %mul = mul i32 %conv2, 3
  %sub = sub i32 22, %mul
  %shl = shl i32 %and1, %sub
  store i32 %shl, ptr %causes, align 4
  %6 = load ptr, ptr %core.addr, align 8
  %7 = load i32, ptr %causes, align 4
  call void @igb_raise_interrupts(ptr noundef %6, i64 noundef 1376, i32 noundef %7)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_set_pfmailbox(i32 noundef %vf_num, i32 noundef %val) #0 {
entry:
  %vf_num.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %vf_num, ptr %vf_num.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_SET_PFMAILBOX_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %vf_num.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.130, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %vf_num.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.131, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_set_vfmailbox(i32 noundef %vf_num, i32 noundef %val) #0 {
entry:
  %vf_num.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %vf_num, ptr %vf_num.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %vf_num.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_igb_set_vfmailbox(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_set_vfmailbox(i32 noundef %vf_num, i32 noundef %val) #0 {
entry:
  %vf_num.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %vf_num, ptr %vf_num.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_SET_VFMAILBOX_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %vf_num.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.132, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %vf_num.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.133, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_irq_write_eics(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr %val.addr, align 4
  %1 = load i8, ptr %msix.addr, align 1
  %tobool = trunc i8 %1 to i1
  call void @_nocheck__trace_igb_irq_write_eics(i32 noundef %0, i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_irq_write_eics(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EICS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  %6 = load i8, ptr %msix.addr, align 1
  %tobool11 = trunc i8 %6 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.134, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %val.addr, align 4
  %8 = load i8, ptr %msix.addr, align 1
  %tobool13 = trunc i8 %8 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.135, i32 noundef %7, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_irq_write_eims(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr %val.addr, align 4
  %1 = load i8, ptr %msix.addr, align 1
  %tobool = trunc i8 %1 to i1
  call void @_nocheck__trace_igb_irq_write_eims(i32 noundef %0, i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_irq_write_eims(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIMS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  %6 = load i8, ptr %msix.addr, align 1
  %tobool11 = trunc i8 %6 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.136, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %val.addr, align 4
  %8 = load i8, ptr %msix.addr, align 1
  %tobool13 = trunc i8 %8 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.137, i32 noundef %7, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_irq_write_eimc(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr %val.addr, align 4
  %1 = load i8, ptr %msix.addr, align 1
  %tobool = trunc i8 %1 to i1
  call void @_nocheck__trace_igb_irq_write_eimc(i32 noundef %0, i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_irq_write_eimc(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIMC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  %6 = load i8, ptr %msix.addr, align 1
  %tobool11 = trunc i8 %6 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.138, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %val.addr, align 4
  %8 = load i8, ptr %msix.addr, align 1
  %tobool13 = trunc i8 %8 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.139, i32 noundef %7, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_irq_write_eiac(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_igb_irq_write_eiac(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_irq_write_eiac(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIAC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.140, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.141, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_irq_write_eiam(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr %val.addr, align 4
  %1 = load i8, ptr %msix.addr, align 1
  %tobool = trunc i8 %1 to i1
  call void @_nocheck__trace_igb_irq_write_eiam(i32 noundef %0, i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_irq_write_eiam(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EIAM_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  %6 = load i8, ptr %msix.addr, align 1
  %tobool11 = trunc i8 %6 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.142, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %val.addr, align 4
  %8 = load i8, ptr %msix.addr, align 1
  %tobool13 = trunc i8 %8 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.143, i32 noundef %7, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_irq_write_eicr(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr %val.addr, align 4
  %1 = load i8, ptr %msix.addr, align 1
  %tobool = trunc i8 %1 to i1
  call void @_nocheck__trace_igb_irq_write_eicr(i32 noundef %0, i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_irq_write_eicr(i32 noundef %val, i1 noundef zeroext %msix) #0 {
entry:
  %val.addr = alloca i32, align 4
  %msix.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %frombool = zext i1 %msix to i8
  store i8 %frombool, ptr %msix.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_IRQ_WRITE_EICR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  %6 = load i8, ptr %msix.addr, align 1
  %tobool11 = trunc i8 %6 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.144, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %val.addr, align 4
  %8 = load i8, ptr %msix.addr, align 1
  %tobool13 = trunc i8 %8 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.145, i32 noundef %7, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_irq_eitr_set(i32 noundef %eitr_num, i32 noundef %val) #0 {
entry:
  %eitr_num.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %eitr_num, ptr %eitr_num.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %eitr_num.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_igb_irq_eitr_set(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_irq_eitr_set(i32 noundef %eitr_num, i32 noundef %val) #0 {
entry:
  %eitr_num.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %eitr_num, ptr %eitr_num.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_IRQ_EITR_SET_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %eitr_num.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.146, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %eitr_num.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.147, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_set_rfctl(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_rx_set_rfctl(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_iscsi_filtering_not_supported() #0 {
entry:
  call void @_nocheck__trace_e1000e_wrn_iscsi_filtering_not_supported()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_nfsw_filtering_not_supported() #0 {
entry:
  call void @_nocheck__trace_e1000e_wrn_nfsw_filtering_not_supported()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_wrn_nfsr_filtering_not_supported() #0 {
entry:
  call void @_nocheck__trace_e1000e_wrn_nfsr_filtering_not_supported()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_set_rfctl(i32 noundef %val) #0 {
entry:
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RFCTL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.148, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.149, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_iscsi_filtering_not_supported() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.150, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.151)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_nfsw_filtering_not_supported() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.152, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.153)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_nfsr_filtering_not_supported() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.154, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.155)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @qemu_format_nic_info_str(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_mac_set_sw(i8 noundef zeroext %b0, i8 noundef zeroext %b1, i8 noundef zeroext %b2, i8 noundef zeroext %b3, i8 noundef zeroext %b4, i8 noundef zeroext %b5) #0 {
entry:
  %b0.addr = alloca i8, align 1
  %b1.addr = alloca i8, align 1
  %b2.addr = alloca i8, align 1
  %b3.addr = alloca i8, align 1
  %b4.addr = alloca i8, align 1
  %b5.addr = alloca i8, align 1
  store i8 %b0, ptr %b0.addr, align 1
  store i8 %b1, ptr %b1.addr, align 1
  store i8 %b2, ptr %b2.addr, align 1
  store i8 %b3, ptr %b3.addr, align 1
  store i8 %b4, ptr %b4.addr, align 1
  store i8 %b5, ptr %b5.addr, align 1
  %0 = load i8, ptr %b0.addr, align 1
  %1 = load i8, ptr %b1.addr, align 1
  %2 = load i8, ptr %b2.addr, align 1
  %3 = load i8, ptr %b3.addr, align 1
  %4 = load i8, ptr %b4.addr, align 1
  %5 = load i8, ptr %b5.addr, align 1
  call void @_nocheck__trace_e1000e_mac_set_sw(i8 noundef zeroext %0, i8 noundef zeroext %1, i8 noundef zeroext %2, i8 noundef zeroext %3, i8 noundef zeroext %4, i8 noundef zeroext %5)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_mac_set_sw(i8 noundef zeroext %b0, i8 noundef zeroext %b1, i8 noundef zeroext %b2, i8 noundef zeroext %b3, i8 noundef zeroext %b4, i8 noundef zeroext %b5) #0 {
entry:
  %b0.addr = alloca i8, align 1
  %b1.addr = alloca i8, align 1
  %b2.addr = alloca i8, align 1
  %b3.addr = alloca i8, align 1
  %b4.addr = alloca i8, align 1
  %b5.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  store i8 %b0, ptr %b0.addr, align 1
  store i8 %b1, ptr %b1.addr, align 1
  store i8 %b2, ptr %b2.addr, align 1
  store i8 %b3, ptr %b3.addr, align 1
  store i8 %b4, ptr %b4.addr, align 1
  store i8 %b5, ptr %b5.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end23

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_MAC_SET_SW_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end23

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end23

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %b0.addr, align 1
  %conv11 = zext i8 %5 to i32
  %6 = load i8, ptr %b1.addr, align 1
  %conv12 = zext i8 %6 to i32
  %7 = load i8, ptr %b2.addr, align 1
  %conv13 = zext i8 %7 to i32
  %8 = load i8, ptr %b3.addr, align 1
  %conv14 = zext i8 %8 to i32
  %9 = load i8, ptr %b4.addr, align 1
  %conv15 = zext i8 %9 to i32
  %10 = load i8, ptr %b5.addr, align 1
  %conv16 = zext i8 %10 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.156, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv11, i32 noundef %conv12, i32 noundef %conv13, i32 noundef %conv14, i32 noundef %conv15, i32 noundef %conv16)
  br label %if.end

if.else:                                          ; preds = %if.then
  %11 = load i8, ptr %b0.addr, align 1
  %conv17 = zext i8 %11 to i32
  %12 = load i8, ptr %b1.addr, align 1
  %conv18 = zext i8 %12 to i32
  %13 = load i8, ptr %b2.addr, align 1
  %conv19 = zext i8 %13 to i32
  %14 = load i8, ptr %b3.addr, align 1
  %conv20 = zext i8 %14 to i32
  %15 = load i8, ptr %b4.addr, align 1
  %conv21 = zext i8 %15 to i32
  %16 = load i8, ptr %b5.addr, align 1
  %conv22 = zext i8 %16 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.157, i32 noundef %conv17, i32 noundef %conv18, i32 noundef %conv19, i32 noundef %conv20, i32 noundef %conv21, i32 noundef %conv22)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end23

if.end23:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @msix_clr_pending(ptr noundef, i32 noundef) #1

declare void @e1000x_set_timinca(ptr noundef, ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_set_rdt(i32 noundef %queue_idx, i32 noundef %val) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr %queue_idx.addr, align 4
  %1 = load i32, ptr %val.addr, align 4
  call void @_nocheck__trace_e1000e_rx_set_rdt(i32 noundef %0, i32 noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mq_queue_idx(i32 noundef %base_reg_idx, i32 noundef %reg_idx) #0 {
entry:
  %base_reg_idx.addr = alloca i32, align 4
  %reg_idx.addr = alloca i32, align 4
  store i32 %base_reg_idx, ptr %base_reg_idx.addr, align 4
  store i32 %reg_idx, ptr %reg_idx.addr, align 4
  %0 = load i32, ptr %reg_idx.addr, align 4
  %1 = load i32, ptr %base_reg_idx.addr, align 4
  %sub = sub i32 %0, %1
  %div = sdiv i32 %sub, 16
  ret i32 %div
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_set_rdt(i32 noundef %queue_idx, i32 noundef %val) #0 {
entry:
  %queue_idx.addr = alloca i32, align 4
  %val.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  store i32 %val, ptr %val.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_RDT_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %queue_idx.addr, align 4
  %6 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.158, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i32, ptr %queue_idx.addr, align 4
  %8 = load i32, ptr %val.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.159, i32 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_tx_ring_init(ptr noundef %core, ptr noundef %txr, i32 noundef %idx) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %txr.addr = alloca ptr, align 8
  %idx.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %txr, ptr %txr.addr, align 8
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load i32, ptr %idx.addr, align 4
  %conv = sext i32 %0 to i64
  %cmp = icmp ult i64 %conv, 16
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br label %if.end

if.else:                                          ; preds = %entry
  call void @__assert_fail(ptr noundef @.str.2, ptr noundef @.str.3, i32 noundef 810, ptr noundef @__PRETTY_FUNCTION__.igb_tx_ring_init) #11
  unreachable

if.end:                                           ; preds = %if.then
  %1 = load i32, ptr %idx.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [16 x %struct.E1000ERingInfo], ptr @igb_tx_ring_init.i, i64 0, i64 %idxprom
  %2 = load ptr, ptr %txr.addr, align 8
  %i = getelementptr inbounds %struct.IGB_TxRing_st, ptr %2, i32 0, i32 0
  store ptr %arrayidx, ptr %i, align 8
  %3 = load ptr, ptr %core.addr, align 8
  %tx = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 5
  %4 = load i32, ptr %idx.addr, align 4
  %idxprom2 = sext i32 %4 to i64
  %arrayidx3 = getelementptr [16 x %struct.igb_tx], ptr %tx, i64 0, i64 %idxprom2
  %5 = load ptr, ptr %txr.addr, align 8
  %tx4 = getelementptr inbounds %struct.IGB_TxRing_st, ptr %5, i32 0, i32 1
  store ptr %arrayidx3, ptr %tx4, align 8
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_start_xmit(ptr noundef %core, ptr noundef %txr) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %txr.addr = alloca ptr, align 8
  %d = alloca ptr, align 8
  %base = alloca i64, align 8
  %desc = alloca %union.e1000_adv_tx_desc, align 8
  %txi = alloca ptr, align 8
  %eic = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %txr, ptr %txr.addr, align 8
  %0 = load ptr, ptr %txr.addr, align 8
  %i = getelementptr inbounds %struct.IGB_TxRing_st, ptr %0, i32 0, i32 0
  %1 = load ptr, ptr %i, align 8
  store ptr %1, ptr %txi, align 8
  store i32 0, ptr %eic, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %3 = load ptr, ptr %txi, align 8
  %call = call zeroext i1 @igb_tx_enabled(ptr noundef %2, ptr noundef %3)
  br i1 %call, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @trace_e1000e_tx_disabled()
  br label %return

if.end:                                           ; preds = %entry
  %4 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 14
  %5 = load ptr, ptr %owner, align 8
  %6 = load ptr, ptr %txi, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %6, i32 0, i32 5
  %7 = load i32, ptr %idx, align 4
  %rem = srem i32 %7, 8
  %call1 = call ptr @pcie_sriov_get_vf_at_index(ptr noundef %5, i32 noundef %rem)
  store ptr %call1, ptr %d, align 8
  %8 = load ptr, ptr %d, align 8
  %tobool = icmp ne ptr %8, null
  br i1 %tobool, label %if.end4, label %if.then2

if.then2:                                         ; preds = %if.end
  %9 = load ptr, ptr %core.addr, align 8
  %owner3 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 14
  %10 = load ptr, ptr %owner3, align 8
  store ptr %10, ptr %d, align 8
  br label %if.end4

if.end4:                                          ; preds = %if.then2, %if.end
  br label %while.cond

while.cond:                                       ; preds = %while.body, %if.end4
  %11 = load ptr, ptr %core.addr, align 8
  %12 = load ptr, ptr %txi, align 8
  %call5 = call zeroext i1 @igb_ring_empty(ptr noundef %11, ptr noundef %12)
  %lnot = xor i1 %call5, true
  br i1 %lnot, label %while.body, label %while.end

while.body:                                       ; preds = %while.cond
  %13 = load ptr, ptr %core.addr, align 8
  %14 = load ptr, ptr %txi, align 8
  %call6 = call i64 @igb_ring_head_descr(ptr noundef %13, ptr noundef %14)
  store i64 %call6, ptr %base, align 8
  %15 = load ptr, ptr %d, align 8
  %16 = load i64, ptr %base, align 8
  %call7 = call i32 @pci_dma_read(ptr noundef %15, i64 noundef %16, ptr noundef %desc, i64 noundef 16)
  %buffer_addr = getelementptr inbounds %struct.anon.15, ptr %desc, i32 0, i32 0
  %17 = load i64, ptr %buffer_addr, align 8
  %18 = inttoptr i64 %17 to ptr
  %cmd_type_len = getelementptr inbounds %struct.anon.15, ptr %desc, i32 0, i32 1
  %19 = load i32, ptr %cmd_type_len, align 8
  %status = getelementptr inbounds %struct.anon.16, ptr %desc, i32 0, i32 2
  %20 = load i32, ptr %status, align 4
  call void @trace_e1000e_tx_descr(ptr noundef %18, i32 noundef %19, i32 noundef %20)
  %21 = load ptr, ptr %core.addr, align 8
  %22 = load ptr, ptr %d, align 8
  %23 = load ptr, ptr %txr.addr, align 8
  %tx = getelementptr inbounds %struct.IGB_TxRing_st, ptr %23, i32 0, i32 1
  %24 = load ptr, ptr %tx, align 8
  %25 = load ptr, ptr %txi, align 8
  %idx8 = getelementptr inbounds %struct.E1000ERingInfo, ptr %25, i32 0, i32 5
  %26 = load i32, ptr %idx8, align 4
  call void @igb_process_tx_desc(ptr noundef %21, ptr noundef %22, ptr noundef %24, ptr noundef %desc, i32 noundef %26)
  %27 = load ptr, ptr %core.addr, align 8
  %28 = load ptr, ptr %txi, align 8
  call void @igb_ring_advance(ptr noundef %27, ptr noundef %28, i32 noundef 1)
  %29 = load ptr, ptr %core.addr, align 8
  %30 = load i64, ptr %base, align 8
  %31 = load ptr, ptr %txi, align 8
  %call9 = call i32 @igb_txdesc_writeback(ptr noundef %29, i64 noundef %30, ptr noundef %desc, ptr noundef %31)
  %32 = load i32, ptr %eic, align 4
  %or = or i32 %32, %call9
  store i32 %or, ptr %eic, align 4
  br label %while.cond, !llvm.loop !34

while.end:                                        ; preds = %while.cond
  %33 = load i32, ptr %eic, align 4
  %tobool10 = icmp ne i32 %33, 0
  br i1 %tobool10, label %if.then11, label %if.end12

if.then11:                                        ; preds = %while.end
  %34 = load ptr, ptr %core.addr, align 8
  %35 = load i32, ptr %eic, align 4
  call void @igb_raise_interrupts(ptr noundef %34, i64 noundef 1376, i32 noundef %35)
  %36 = load ptr, ptr %core.addr, align 8
  call void @igb_raise_interrupts(ptr noundef %36, i64 noundef 48, i32 noundef 1)
  br label %if.end12

if.end12:                                         ; preds = %if.then11, %while.end
  %37 = load ptr, ptr %txr.addr, align 8
  %tx13 = getelementptr inbounds %struct.IGB_TxRing_st, ptr %37, i32 0, i32 1
  %38 = load ptr, ptr %tx13, align 8
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %38, i32 0, i32 5
  %39 = load ptr, ptr %tx_pkt, align 8
  %40 = load ptr, ptr %d, align 8
  call void @net_tx_pkt_reset(ptr noundef %39, ptr noundef @net_tx_pkt_unmap_frag_pci, ptr noundef %40)
  br label %return

return:                                           ; preds = %if.end12, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_tx_enabled(ptr noundef %core, ptr noundef %txi) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %txi.addr = alloca ptr, align 8
  %vmdq = alloca i8, align 1
  %qn = alloca i16, align 2
  %pool = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store ptr %txi, ptr %txi.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5638
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 1
  %tobool = icmp ne i32 %and, 0
  %frombool = zext i1 %tobool to i8
  store i8 %frombool, ptr %vmdq, align 1
  %2 = load ptr, ptr %txi.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %2, i32 0, i32 5
  %3 = load i32, ptr %idx, align 4
  %conv = trunc i32 %3 to i16
  store i16 %conv, ptr %qn, align 2
  %4 = load i16, ptr %qn, align 2
  %conv1 = zext i16 %4 to i32
  %rem = srem i32 %conv1, 8
  %conv2 = trunc i32 %rem to i16
  store i16 %conv2, ptr %pool, align 2
  %5 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 256
  %6 = load i32, ptr %arrayidx4, align 8
  %and5 = and i32 %6, 2
  %tobool6 = icmp ne i32 %and5, 0
  br i1 %tobool6, label %land.lhs.true, label %land.end

land.lhs.true:                                    ; preds = %entry
  %7 = load i8, ptr %vmdq, align 1
  %tobool7 = trunc i8 %7 to i1
  br i1 %tobool7, label %lor.lhs.false, label %land.rhs

lor.lhs.false:                                    ; preds = %land.lhs.true
  %8 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 0
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 804
  %9 = load i32, ptr %arrayidx9, align 8
  %conv10 = zext i32 %9 to i64
  %10 = load i16, ptr %pool, align 2
  %conv11 = zext i16 %10 to i32
  %sh_prom = zext i32 %conv11 to i64
  %shl = shl i64 1, %sh_prom
  %and12 = and i64 %conv10, %shl
  %tobool13 = icmp ne i64 %and12, 0
  br i1 %tobool13, label %land.rhs, label %land.end

land.rhs:                                         ; preds = %lor.lhs.false, %land.lhs.true
  %11 = load ptr, ptr %core.addr, align 8
  %mac14 = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 0
  %12 = load i16, ptr %qn, align 2
  %conv15 = zext i16 %12 to i32
  %mul = mul i32 %conv15, 16
  %add = add i32 14346, %mul
  %idxprom = sext i32 %add to i64
  %arrayidx16 = getelementptr [32768 x i32], ptr %mac14, i64 0, i64 %idxprom
  %13 = load i32, ptr %arrayidx16, align 4
  %and17 = and i32 %13, 33554432
  %tobool18 = icmp ne i32 %and17, 0
  br label %land.end

land.end:                                         ; preds = %land.rhs, %lor.lhs.false, %entry
  %14 = phi i1 [ false, %lor.lhs.false ], [ false, %entry ], [ %tobool18, %land.rhs ]
  ret i1 %14
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_tx_disabled() #0 {
entry:
  call void @_nocheck__trace_e1000e_tx_disabled()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_tx_descr(ptr noundef %addr, i32 noundef %lower, i32 noundef %upper) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  %lower.addr = alloca i32, align 4
  %upper.addr = alloca i32, align 4
  store ptr %addr, ptr %addr.addr, align 8
  store i32 %lower, ptr %lower.addr, align 4
  store i32 %upper, ptr %upper.addr, align 4
  %0 = load ptr, ptr %addr.addr, align 8
  %1 = load i32, ptr %lower.addr, align 4
  %2 = load i32, ptr %upper.addr, align 4
  call void @_nocheck__trace_e1000e_tx_descr(ptr noundef %0, i32 noundef %1, i32 noundef %2)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_process_tx_desc(ptr noundef %core, ptr noundef %dev, ptr noundef %tx, ptr noundef %tx_desc, i32 noundef %queue_index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %dev.addr = alloca ptr, align 8
  %tx.addr = alloca ptr, align 8
  %tx_desc.addr = alloca ptr, align 8
  %queue_index.addr = alloca i32, align 4
  %tx_ctx_desc = alloca ptr, align 8
  %cmd_type_len = alloca i32, align 4
  %idx = alloca i32, align 4
  %buffer_addr = alloca i64, align 8
  %length = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store ptr %dev, ptr %dev.addr, align 8
  store ptr %tx, ptr %tx.addr, align 8
  store ptr %tx_desc, ptr %tx_desc.addr, align 8
  store i32 %queue_index, ptr %queue_index.addr, align 4
  %0 = load ptr, ptr %tx_desc.addr, align 8
  %cmd_type_len1 = getelementptr inbounds %struct.anon.15, ptr %0, i32 0, i32 1
  %1 = load i32, ptr %cmd_type_len1, align 8
  %call = call i32 @le32_to_cpu(i32 noundef %1)
  store i32 %call, ptr %cmd_type_len, align 4
  %2 = load i32, ptr %cmd_type_len, align 4
  %and = and i32 %2, 536870912
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else33

if.then:                                          ; preds = %entry
  %3 = load i32, ptr %cmd_type_len, align 4
  %and2 = and i32 %3, 3145728
  %cmp = icmp eq i32 %and2, 3145728
  br i1 %cmp, label %if.then3, label %if.else

if.then3:                                         ; preds = %if.then
  %4 = load ptr, ptr %tx.addr, align 8
  %first = getelementptr inbounds %struct.igb_tx, ptr %4, i32 0, i32 3
  %5 = load i8, ptr %first, align 8
  %tobool4 = trunc i8 %5 to i1
  br i1 %tobool4, label %if.then5, label %if.end

if.then5:                                         ; preds = %if.then3
  %6 = load i32, ptr %cmd_type_len, align 4
  %7 = load ptr, ptr %tx.addr, align 8
  %first_cmd_type_len = getelementptr inbounds %struct.igb_tx, ptr %7, i32 0, i32 1
  store i32 %6, ptr %first_cmd_type_len, align 8
  %8 = load ptr, ptr %tx_desc.addr, align 8
  %olinfo_status = getelementptr inbounds %struct.anon.15, ptr %8, i32 0, i32 2
  %9 = load i32, ptr %olinfo_status, align 4
  %call6 = call i32 @le32_to_cpu(i32 noundef %9)
  %10 = load ptr, ptr %tx.addr, align 8
  %first_olinfo_status = getelementptr inbounds %struct.igb_tx, ptr %10, i32 0, i32 2
  store i32 %call6, ptr %first_olinfo_status, align 4
  %11 = load ptr, ptr %tx.addr, align 8
  %first7 = getelementptr inbounds %struct.igb_tx, ptr %11, i32 0, i32 3
  store i8 0, ptr %first7, align 8
  br label %if.end

if.end:                                           ; preds = %if.then5, %if.then3
  br label %if.end32

if.else:                                          ; preds = %if.then
  %12 = load i32, ptr %cmd_type_len, align 4
  %and8 = and i32 %12, 2097152
  %cmp9 = icmp eq i32 %and8, 2097152
  br i1 %cmp9, label %if.then10, label %if.else31

if.then10:                                        ; preds = %if.else
  %13 = load ptr, ptr %tx_desc.addr, align 8
  store ptr %13, ptr %tx_ctx_desc, align 8
  %14 = load ptr, ptr %tx_ctx_desc, align 8
  %mss_l4len_idx = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %14, i32 0, i32 3
  %15 = load i32, ptr %mss_l4len_idx, align 4
  %call11 = call i32 @le32_to_cpu(i32 noundef %15)
  %shr = lshr i32 %call11, 4
  %and12 = and i32 %shr, 1
  store i32 %and12, ptr %idx, align 4
  %16 = load ptr, ptr %tx_ctx_desc, align 8
  %vlan_macip_lens = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %16, i32 0, i32 0
  %17 = load i32, ptr %vlan_macip_lens, align 4
  %call13 = call i32 @le32_to_cpu(i32 noundef %17)
  %18 = load ptr, ptr %tx.addr, align 8
  %ctx = getelementptr inbounds %struct.igb_tx, ptr %18, i32 0, i32 0
  %19 = load i32, ptr %idx, align 4
  %idxprom = zext i32 %19 to i64
  %arrayidx = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %ctx, i64 0, i64 %idxprom
  %vlan_macip_lens14 = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %arrayidx, i32 0, i32 0
  store i32 %call13, ptr %vlan_macip_lens14, align 8
  %20 = load ptr, ptr %tx_ctx_desc, align 8
  %seqnum_seed = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %20, i32 0, i32 1
  %21 = load i32, ptr %seqnum_seed, align 4
  %call15 = call i32 @le32_to_cpu(i32 noundef %21)
  %22 = load ptr, ptr %tx.addr, align 8
  %ctx16 = getelementptr inbounds %struct.igb_tx, ptr %22, i32 0, i32 0
  %23 = load i32, ptr %idx, align 4
  %idxprom17 = zext i32 %23 to i64
  %arrayidx18 = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %ctx16, i64 0, i64 %idxprom17
  %seqnum_seed19 = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %arrayidx18, i32 0, i32 1
  store i32 %call15, ptr %seqnum_seed19, align 4
  %24 = load ptr, ptr %tx_ctx_desc, align 8
  %type_tucmd_mlhl = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %24, i32 0, i32 2
  %25 = load i32, ptr %type_tucmd_mlhl, align 4
  %call20 = call i32 @le32_to_cpu(i32 noundef %25)
  %26 = load ptr, ptr %tx.addr, align 8
  %ctx21 = getelementptr inbounds %struct.igb_tx, ptr %26, i32 0, i32 0
  %27 = load i32, ptr %idx, align 4
  %idxprom22 = zext i32 %27 to i64
  %arrayidx23 = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %ctx21, i64 0, i64 %idxprom22
  %type_tucmd_mlhl24 = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %arrayidx23, i32 0, i32 2
  store i32 %call20, ptr %type_tucmd_mlhl24, align 8
  %28 = load ptr, ptr %tx_ctx_desc, align 8
  %mss_l4len_idx25 = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %28, i32 0, i32 3
  %29 = load i32, ptr %mss_l4len_idx25, align 4
  %call26 = call i32 @le32_to_cpu(i32 noundef %29)
  %30 = load ptr, ptr %tx.addr, align 8
  %ctx27 = getelementptr inbounds %struct.igb_tx, ptr %30, i32 0, i32 0
  %31 = load i32, ptr %idx, align 4
  %idxprom28 = zext i32 %31 to i64
  %arrayidx29 = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %ctx27, i64 0, i64 %idxprom28
  %mss_l4len_idx30 = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %arrayidx29, i32 0, i32 3
  store i32 %call26, ptr %mss_l4len_idx30, align 4
  br label %if.end94

if.else31:                                        ; preds = %if.else
  br label %if.end94

if.end32:                                         ; preds = %if.end
  br label %if.end34

if.else33:                                        ; preds = %entry
  br label %if.end34

if.end34:                                         ; preds = %if.else33, %if.end32
  %32 = load ptr, ptr %tx_desc.addr, align 8
  %buffer_addr35 = getelementptr inbounds %struct.anon.15, ptr %32, i32 0, i32 0
  %33 = load i64, ptr %buffer_addr35, align 8
  %call36 = call i64 @le64_to_cpu(i64 noundef %33)
  store i64 %call36, ptr %buffer_addr, align 8
  %34 = load i32, ptr %cmd_type_len, align 4
  %and37 = and i32 %34, 65535
  %conv = trunc i32 %and37 to i16
  store i16 %conv, ptr %length, align 2
  %35 = load ptr, ptr %tx.addr, align 8
  %skip_cp = getelementptr inbounds %struct.igb_tx, ptr %35, i32 0, i32 4
  %36 = load i8, ptr %skip_cp, align 1
  %tobool38 = trunc i8 %36 to i1
  br i1 %tobool38, label %if.end45, label %if.then39

if.then39:                                        ; preds = %if.end34
  %37 = load ptr, ptr %tx.addr, align 8
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %37, i32 0, i32 5
  %38 = load ptr, ptr %tx_pkt, align 8
  %39 = load ptr, ptr %dev.addr, align 8
  %40 = load i64, ptr %buffer_addr, align 8
  %41 = load i16, ptr %length, align 2
  %conv40 = zext i16 %41 to i64
  %call41 = call zeroext i1 @net_tx_pkt_add_raw_fragment_pci(ptr noundef %38, ptr noundef %39, i64 noundef %40, i64 noundef %conv40)
  br i1 %call41, label %if.end44, label %if.then42

if.then42:                                        ; preds = %if.then39
  %42 = load ptr, ptr %tx.addr, align 8
  %skip_cp43 = getelementptr inbounds %struct.igb_tx, ptr %42, i32 0, i32 4
  store i8 1, ptr %skip_cp43, align 1
  br label %if.end44

if.end44:                                         ; preds = %if.then42, %if.then39
  br label %if.end45

if.end45:                                         ; preds = %if.end44, %if.end34
  %43 = load i32, ptr %cmd_type_len, align 4
  %and46 = and i32 %43, 16777216
  %tobool47 = icmp ne i32 %and46, 0
  br i1 %tobool47, label %if.then48, label %if.end94

if.then48:                                        ; preds = %if.end45
  %44 = load ptr, ptr %tx.addr, align 8
  %skip_cp49 = getelementptr inbounds %struct.igb_tx, ptr %44, i32 0, i32 4
  %45 = load i8, ptr %skip_cp49, align 1
  %tobool50 = trunc i8 %45 to i1
  br i1 %tobool50, label %if.end90, label %land.lhs.true

land.lhs.true:                                    ; preds = %if.then48
  %46 = load ptr, ptr %tx.addr, align 8
  %tx_pkt51 = getelementptr inbounds %struct.igb_tx, ptr %46, i32 0, i32 5
  %47 = load ptr, ptr %tx_pkt51, align 8
  %call52 = call zeroext i1 @net_tx_pkt_parse(ptr noundef %47)
  br i1 %call52, label %if.then54, label %if.end90

if.then54:                                        ; preds = %land.lhs.true
  %48 = load ptr, ptr %tx.addr, align 8
  %first_olinfo_status55 = getelementptr inbounds %struct.igb_tx, ptr %48, i32 0, i32 2
  %49 = load i32, ptr %first_olinfo_status55, align 4
  %shr56 = lshr i32 %49, 4
  %and57 = and i32 %shr56, 1
  store i32 %and57, ptr %idx, align 4
  %50 = load ptr, ptr %core.addr, align 8
  %51 = load i32, ptr %queue_index.addr, align 4
  %conv58 = trunc i32 %51 to i16
  %52 = load ptr, ptr %tx.addr, align 8
  %53 = load ptr, ptr %tx.addr, align 8
  %ctx59 = getelementptr inbounds %struct.igb_tx, ptr %53, i32 0, i32 0
  %54 = load i32, ptr %idx, align 4
  %idxprom60 = zext i32 %54 to i64
  %arrayidx61 = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %ctx59, i64 0, i64 %idxprom60
  %vlan_macip_lens62 = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %arrayidx61, i32 0, i32 0
  %55 = load i32, ptr %vlan_macip_lens62, align 8
  %shr63 = lshr i32 %55, 16
  %conv64 = trunc i32 %shr63 to i16
  %56 = load ptr, ptr %tx.addr, align 8
  %first_cmd_type_len65 = getelementptr inbounds %struct.igb_tx, ptr %56, i32 0, i32 1
  %57 = load i32, ptr %first_cmd_type_len65, align 8
  %and66 = and i32 %57, 1073741824
  %tobool67 = icmp ne i32 %and66, 0
  %lnot = xor i1 %tobool67, true
  %lnot68 = xor i1 %lnot, true
  call void @igb_tx_insert_vlan(ptr noundef %50, i16 noundef zeroext %conv58, ptr noundef %52, i16 noundef zeroext %conv64, i1 noundef zeroext %lnot68)
  %58 = load ptr, ptr %tx.addr, align 8
  %first_cmd_type_len69 = getelementptr inbounds %struct.igb_tx, ptr %58, i32 0, i32 1
  %59 = load i32, ptr %first_cmd_type_len69, align 8
  %and70 = and i32 %59, 524288
  %tobool71 = icmp ne i32 %and70, 0
  br i1 %tobool71, label %land.lhs.true72, label %if.end85

land.lhs.true72:                                  ; preds = %if.then54
  %60 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %60, i32 0, i32 0
  %arrayidx73 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 11653
  %61 = load i32, ptr %arrayidx73, align 4
  %and74 = and i32 %61, 16
  %tobool75 = icmp ne i32 %and74, 0
  br i1 %tobool75, label %land.lhs.true76, label %if.end85

land.lhs.true76:                                  ; preds = %land.lhs.true72
  %62 = load ptr, ptr %core.addr, align 8
  %mac77 = getelementptr inbounds %struct.IGBCore, ptr %62, i32 0, i32 0
  %arrayidx78 = getelementptr [32768 x i32], ptr %mac77, i64 0, i64 11653
  %63 = load i32, ptr %arrayidx78, align 4
  %and79 = and i32 %63, 1
  %tobool80 = icmp ne i32 %and79, 0
  br i1 %tobool80, label %if.end85, label %if.then81

if.then81:                                        ; preds = %land.lhs.true76
  %64 = load ptr, ptr %core.addr, align 8
  %mac82 = getelementptr inbounds %struct.IGBCore, ptr %64, i32 0, i32 0
  %arrayidx83 = getelementptr [32768 x i32], ptr %mac82, i64 0, i64 11653
  %65 = load i32, ptr %arrayidx83, align 4
  %or = or i32 %65, 1
  store i32 %or, ptr %arrayidx83, align 4
  %66 = load ptr, ptr %core.addr, align 8
  %mac84 = getelementptr inbounds %struct.IGBCore, ptr %66, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac84, i64 0, i64 0
  %67 = load ptr, ptr %core.addr, align 8
  %timadj = getelementptr inbounds %struct.IGBCore, ptr %67, i32 0, i32 16
  %68 = load i64, ptr %timadj, align 8
  call void @e1000x_timestamp(ptr noundef %arraydecay, i64 noundef %68, i64 noundef 11654, i64 noundef 11655)
  br label %if.end85

if.end85:                                         ; preds = %if.then81, %land.lhs.true76, %land.lhs.true72, %if.then54
  %69 = load ptr, ptr %core.addr, align 8
  %70 = load ptr, ptr %tx.addr, align 8
  %71 = load i32, ptr %queue_index.addr, align 4
  %call86 = call zeroext i1 @igb_tx_pkt_send(ptr noundef %69, ptr noundef %70, i32 noundef %71)
  br i1 %call86, label %if.then87, label %if.end89

if.then87:                                        ; preds = %if.end85
  %72 = load ptr, ptr %core.addr, align 8
  %73 = load ptr, ptr %tx.addr, align 8
  %tx_pkt88 = getelementptr inbounds %struct.igb_tx, ptr %73, i32 0, i32 5
  %74 = load ptr, ptr %tx_pkt88, align 8
  %75 = load i32, ptr %queue_index.addr, align 4
  call void @igb_on_tx_done_update_stats(ptr noundef %72, ptr noundef %74, i32 noundef %75)
  br label %if.end89

if.end89:                                         ; preds = %if.then87, %if.end85
  br label %if.end90

if.end90:                                         ; preds = %if.end89, %land.lhs.true, %if.then48
  %76 = load ptr, ptr %tx.addr, align 8
  %first91 = getelementptr inbounds %struct.igb_tx, ptr %76, i32 0, i32 3
  store i8 1, ptr %first91, align 8
  %77 = load ptr, ptr %tx.addr, align 8
  %skip_cp92 = getelementptr inbounds %struct.igb_tx, ptr %77, i32 0, i32 4
  store i8 0, ptr %skip_cp92, align 1
  %78 = load ptr, ptr %tx.addr, align 8
  %tx_pkt93 = getelementptr inbounds %struct.igb_tx, ptr %78, i32 0, i32 5
  %79 = load ptr, ptr %tx_pkt93, align 8
  %80 = load ptr, ptr %dev.addr, align 8
  call void @net_tx_pkt_reset(ptr noundef %79, ptr noundef @net_tx_pkt_unmap_frag_pci, ptr noundef %80)
  br label %if.end94

if.end94:                                         ; preds = %if.end90, %if.end45, %if.else31, %if.then10
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_txdesc_writeback(ptr noundef %core, i64 noundef %base, ptr noundef %tx_desc, ptr noundef %txi) #0 {
entry:
  %retval = alloca i32, align 4
  %core.addr = alloca ptr, align 8
  %base.addr = alloca i64, align 8
  %tx_desc.addr = alloca ptr, align 8
  %txi.addr = alloca ptr, align 8
  %d = alloca ptr, align 8
  %cmd_type_len = alloca i32, align 4
  %tdwba = alloca i64, align 8
  %buffer = alloca i32, align 4
  %status = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i64 %base, ptr %base.addr, align 8
  store ptr %tx_desc, ptr %tx_desc.addr, align 8
  store ptr %txi, ptr %txi.addr, align 8
  %0 = load ptr, ptr %tx_desc.addr, align 8
  %cmd_type_len1 = getelementptr inbounds %struct.anon.15, ptr %0, i32 0, i32 1
  %1 = load i32, ptr %cmd_type_len1, align 8
  %call = call i32 @le32_to_cpu(i32 noundef %1)
  store i32 %call, ptr %cmd_type_len, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %txi.addr, align 8
  %idx = getelementptr inbounds %struct.E1000ERingInfo, ptr %3, i32 0, i32 5
  %4 = load i32, ptr %idx, align 4
  %mul = mul i32 64, %4
  %add = add i32 57400, %mul
  %shr = ashr i32 %add, 2
  %idxprom = sext i32 %shr to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %5 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %5 to i64
  store i64 %conv, ptr %tdwba, align 8
  %6 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %7 = load ptr, ptr %txi.addr, align 8
  %idx3 = getelementptr inbounds %struct.E1000ERingInfo, ptr %7, i32 0, i32 5
  %8 = load i32, ptr %idx3, align 4
  %mul4 = mul i32 64, %8
  %add5 = add i32 57404, %mul4
  %shr6 = ashr i32 %add5, 2
  %idxprom7 = sext i32 %shr6 to i64
  %arrayidx8 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 %idxprom7
  %9 = load i32, ptr %arrayidx8, align 4
  %conv9 = zext i32 %9 to i64
  %shl = shl i64 %conv9, 32
  %10 = load i64, ptr %tdwba, align 8
  %or = or i64 %10, %shl
  store i64 %or, ptr %tdwba, align 8
  %11 = load i32, ptr %cmd_type_len, align 4
  %and = and i32 %11, 134217728
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  store i32 0, ptr %retval, align 4
  br label %return

if.end:                                           ; preds = %entry
  %12 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 14
  %13 = load ptr, ptr %owner, align 8
  %14 = load ptr, ptr %txi.addr, align 8
  %idx10 = getelementptr inbounds %struct.E1000ERingInfo, ptr %14, i32 0, i32 5
  %15 = load i32, ptr %idx10, align 4
  %rem = srem i32 %15, 8
  %call11 = call ptr @pcie_sriov_get_vf_at_index(ptr noundef %13, i32 noundef %rem)
  store ptr %call11, ptr %d, align 8
  %16 = load ptr, ptr %d, align 8
  %tobool12 = icmp ne ptr %16, null
  br i1 %tobool12, label %if.end15, label %if.then13

if.then13:                                        ; preds = %if.end
  %17 = load ptr, ptr %core.addr, align 8
  %owner14 = getelementptr inbounds %struct.IGBCore, ptr %17, i32 0, i32 14
  %18 = load ptr, ptr %owner14, align 8
  store ptr %18, ptr %d, align 8
  br label %if.end15

if.end15:                                         ; preds = %if.then13, %if.end
  %19 = load i64, ptr %tdwba, align 8
  %and16 = and i64 %19, 1
  %tobool17 = icmp ne i64 %and16, 0
  br i1 %tobool17, label %if.then18, label %if.else

if.then18:                                        ; preds = %if.end15
  %20 = load ptr, ptr %core.addr, align 8
  %mac19 = getelementptr inbounds %struct.IGBCore, ptr %20, i32 0, i32 0
  %21 = load ptr, ptr %txi.addr, align 8
  %dh = getelementptr inbounds %struct.E1000ERingInfo, ptr %21, i32 0, i32 3
  %22 = load i32, ptr %dh, align 4
  %idxprom20 = sext i32 %22 to i64
  %arrayidx21 = getelementptr [32768 x i32], ptr %mac19, i64 0, i64 %idxprom20
  %23 = load i32, ptr %arrayidx21, align 4
  %call22 = call i32 @cpu_to_le32(i32 noundef %23)
  store i32 %call22, ptr %buffer, align 4
  %24 = load ptr, ptr %d, align 8
  %25 = load i64, ptr %tdwba, align 8
  %and23 = and i64 %25, -4
  %call24 = call i32 @pci_dma_write(ptr noundef %24, i64 noundef %and23, ptr noundef %buffer, i64 noundef 4)
  br label %if.end32

if.else:                                          ; preds = %if.end15
  %26 = load ptr, ptr %tx_desc.addr, align 8
  %status25 = getelementptr inbounds %struct.anon.16, ptr %26, i32 0, i32 2
  %27 = load i32, ptr %status25, align 4
  %call26 = call i32 @le32_to_cpu(i32 noundef %27)
  %or27 = or i32 %call26, 1
  store i32 %or27, ptr %status, align 4
  %28 = load i32, ptr %status, align 4
  %call28 = call i32 @cpu_to_le32(i32 noundef %28)
  %29 = load ptr, ptr %tx_desc.addr, align 8
  %status29 = getelementptr inbounds %struct.anon.16, ptr %29, i32 0, i32 2
  store i32 %call28, ptr %status29, align 4
  %30 = load ptr, ptr %d, align 8
  %31 = load i64, ptr %base.addr, align 8
  %add30 = add i64 %31, 0
  %32 = load ptr, ptr %tx_desc.addr, align 8
  %call31 = call i32 @pci_dma_write(ptr noundef %30, i64 noundef %add30, ptr noundef %32, i64 noundef 16)
  br label %if.end32

if.end32:                                         ; preds = %if.else, %if.then18
  %33 = load ptr, ptr %core.addr, align 8
  %34 = load ptr, ptr %txi.addr, align 8
  %idx33 = getelementptr inbounds %struct.E1000ERingInfo, ptr %34, i32 0, i32 5
  %35 = load i32, ptr %idx33, align 4
  %call34 = call i32 @igb_tx_wb_eic(ptr noundef %33, i32 noundef %35)
  store i32 %call34, ptr %retval, align 4
  br label %return

return:                                           ; preds = %if.end32, %if.then
  %36 = load i32, ptr %retval, align 4
  ret i32 %36
}

declare void @net_tx_pkt_reset(ptr noundef, ptr noundef, ptr noundef) #1

declare void @net_tx_pkt_unmap_frag_pci(ptr noundef, ptr noundef, i64 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_tx_disabled() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_TX_DISABLED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.160, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.161)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_tx_descr(ptr noundef %addr, i32 noundef %lower, i32 noundef %upper) #0 {
entry:
  %addr.addr = alloca ptr, align 8
  %lower.addr = alloca i32, align 4
  %upper.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store ptr %addr, ptr %addr.addr, align 8
  store i32 %lower, ptr %lower.addr, align 4
  store i32 %upper, ptr %upper.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_TX_DESCR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load ptr, ptr %addr.addr, align 8
  %6 = load i32, ptr %lower.addr, align 4
  %7 = load i32, ptr %upper.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.162, i32 noundef %call10, i64 noundef %3, i64 noundef %4, ptr noundef %5, i32 noundef %6, i32 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load ptr, ptr %addr.addr, align 8
  %9 = load i32, ptr %lower.addr, align 4
  %10 = load i32, ptr %upper.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.163, ptr noundef %8, i32 noundef %9, i32 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare zeroext i1 @net_tx_pkt_add_raw_fragment_pci(ptr noundef, ptr noundef, i64 noundef, i64 noundef) #1

declare zeroext i1 @net_tx_pkt_parse(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_tx_insert_vlan(ptr noundef %core, i16 noundef zeroext %qn, ptr noundef %tx, i16 noundef zeroext %vlan, i1 noundef zeroext %insert_vlan) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %qn.addr = alloca i16, align 2
  %tx.addr = alloca ptr, align 8
  %vlan.addr = alloca i16, align 2
  %insert_vlan.addr = alloca i8, align 1
  %pool = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i16 %qn, ptr %qn.addr, align 2
  store ptr %tx, ptr %tx.addr, align 8
  store i16 %vlan, ptr %vlan.addr, align 2
  %frombool = zext i1 %insert_vlan to i8
  store i8 %frombool, ptr %insert_vlan.addr, align 1
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5638
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end24

if.then:                                          ; preds = %entry
  %2 = load i16, ptr %qn.addr, align 2
  %conv = zext i16 %2 to i32
  %rem = srem i32 %conv, 8
  %conv1 = trunc i32 %rem to i16
  store i16 %conv1, ptr %pool, align 2
  %3 = load ptr, ptr %core.addr, align 8
  %mac2 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %4 = load i16, ptr %pool, align 2
  %conv3 = zext i16 %4 to i32
  %add = add i32 3520, %conv3
  %idxprom = sext i32 %add to i64
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac2, i64 0, i64 %idxprom
  %5 = load i32, ptr %arrayidx4, align 4
  %and5 = and i32 %5, 1073741824
  %tobool6 = icmp ne i32 %and5, 0
  br i1 %tobool6, label %if.then7, label %if.else

if.then7:                                         ; preds = %if.then
  store i8 1, ptr %insert_vlan.addr, align 1
  %6 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %7 = load i16, ptr %pool, align 2
  %conv9 = zext i16 %7 to i32
  %add10 = add i32 3520, %conv9
  %idxprom11 = sext i32 %add10 to i64
  %arrayidx12 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 %idxprom11
  %8 = load i32, ptr %arrayidx12, align 4
  %and13 = and i32 %8, 65535
  %conv14 = trunc i32 %and13 to i16
  store i16 %conv14, ptr %vlan.addr, align 2
  br label %if.end23

if.else:                                          ; preds = %if.then
  %9 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 0
  %10 = load i16, ptr %pool, align 2
  %conv16 = zext i16 %10 to i32
  %add17 = add i32 3520, %conv16
  %idxprom18 = sext i32 %add17 to i64
  %arrayidx19 = getelementptr [32768 x i32], ptr %mac15, i64 0, i64 %idxprom18
  %11 = load i32, ptr %arrayidx19, align 4
  %and20 = and i32 %11, -2147483648
  %tobool21 = icmp ne i32 %and20, 0
  br i1 %tobool21, label %if.then22, label %if.end

if.then22:                                        ; preds = %if.else
  store i8 0, ptr %insert_vlan.addr, align 1
  br label %if.end

if.end:                                           ; preds = %if.then22, %if.else
  br label %if.end23

if.end23:                                         ; preds = %if.end, %if.then7
  br label %if.end24

if.end24:                                         ; preds = %if.end23, %entry
  %12 = load i8, ptr %insert_vlan.addr, align 1
  %tobool25 = trunc i8 %12 to i1
  br i1 %tobool25, label %if.then26, label %if.end31

if.then26:                                        ; preds = %if.end24
  %13 = load ptr, ptr %tx.addr, align 8
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %13, i32 0, i32 5
  %14 = load ptr, ptr %tx_pkt, align 8
  %15 = load i16, ptr %vlan.addr, align 2
  %16 = load ptr, ptr %core.addr, align 8
  %mac27 = getelementptr inbounds %struct.IGBCore, ptr %16, i32 0, i32 0
  %arrayidx28 = getelementptr [32768 x i32], ptr %mac27, i64 0, i64 14
  %17 = load i32, ptr %arrayidx28, align 8
  %and29 = and i32 %17, 65535
  %conv30 = trunc i32 %and29 to i16
  call void @net_tx_pkt_setup_vlan_header_ex(ptr noundef %14, i16 noundef zeroext %15, i16 noundef zeroext %conv30)
  br label %if.end31

if.end31:                                         ; preds = %if.then26, %if.end24
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_tx_pkt_send(ptr noundef %core, ptr noundef %tx, i32 noundef %queue_index) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %tx.addr = alloca ptr, align 8
  %queue_index.addr = alloca i32, align 4
  %target_queue = alloca i32, align 4
  %_a5 = alloca i32, align 4
  %_b6 = alloca i32, align 4
  %tmp = alloca i32, align 4
  %queue = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %tx, ptr %tx.addr, align 8
  store i32 %queue_index, ptr %queue_index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %max_queue_num = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 8
  %1 = load i32, ptr %max_queue_num, align 4
  store i32 %1, ptr %_a5, align 4
  %2 = load i32, ptr %queue_index.addr, align 4
  store i32 %2, ptr %_b6, align 4
  %3 = load i32, ptr %_a5, align 4
  %4 = load i32, ptr %_b6, align 4
  %cmp = icmp slt i32 %3, %4
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %5 = load i32, ptr %_a5, align 4
  br label %cond.end

cond.false:                                       ; preds = %entry
  %6 = load i32, ptr %_b6, align 4
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %5, %cond.true ], [ %6, %cond.false ]
  store i32 %cond, ptr %tmp, align 4
  %7 = load i32, ptr %tmp, align 4
  store i32 %7, ptr %target_queue, align 4
  %8 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 13
  %9 = load ptr, ptr %owner_nic, align 8
  %10 = load i32, ptr %target_queue, align 4
  %call = call ptr @qemu_get_subqueue(ptr noundef %9, i32 noundef %10)
  store ptr %call, ptr %queue, align 8
  %11 = load ptr, ptr %core.addr, align 8
  %12 = load ptr, ptr %tx.addr, align 8
  %call1 = call zeroext i1 @igb_setup_tx_offloads(ptr noundef %11, ptr noundef %12)
  br i1 %call1, label %if.end, label %if.then

if.then:                                          ; preds = %cond.end
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %cond.end
  %13 = load ptr, ptr %tx.addr, align 8
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %13, i32 0, i32 5
  %14 = load ptr, ptr %tx_pkt, align 8
  call void @net_tx_pkt_dump(ptr noundef %14)
  %15 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %15, i32 0, i32 1
  %arrayidx = getelementptr [32 x i16], ptr %phy, i64 0, i64 0
  %16 = load i16, ptr %arrayidx, align 8
  %conv = zext i16 %16 to i32
  %and = and i32 %conv, 16384
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then6, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end
  %17 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %17, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac, i64 0, i64 64
  %18 = load i32, ptr %arrayidx2, align 8
  %and3 = and i32 %18, 64
  %cmp4 = icmp eq i32 %and3, 64
  br i1 %cmp4, label %if.then6, label %if.else

if.then6:                                         ; preds = %lor.lhs.false, %if.end
  %19 = load ptr, ptr %tx.addr, align 8
  %tx_pkt7 = getelementptr inbounds %struct.igb_tx, ptr %19, i32 0, i32 5
  %20 = load ptr, ptr %tx_pkt7, align 8
  %21 = load ptr, ptr %core.addr, align 8
  %call8 = call zeroext i1 @net_tx_pkt_send_custom(ptr noundef %20, i1 noundef zeroext false, ptr noundef @igb_tx_pkt_mac_callback, ptr noundef %21)
  store i1 %call8, ptr %retval, align 1
  br label %return

if.else:                                          ; preds = %lor.lhs.false
  %22 = load ptr, ptr %core.addr, align 8
  %23 = load ptr, ptr %tx.addr, align 8
  %24 = load ptr, ptr %queue, align 8
  %call9 = call zeroext i1 @igb_tx_pkt_switch(ptr noundef %22, ptr noundef %23, ptr noundef %24)
  store i1 %call9, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.else, %if.then6, %if.then
  %25 = load i1, ptr %retval, align 1
  ret i1 %25
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_on_tx_done_update_stats(ptr noundef %core, ptr noundef %tx_pkt, i32 noundef %qn) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %tx_pkt.addr = alloca ptr, align 8
  %qn.addr = alloca i32, align 4
  %tot_len = alloca i64, align 8
  %pool = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store ptr %tx_pkt, ptr %tx_pkt.addr, align 8
  store i32 %qn, ptr %qn.addr, align 4
  %0 = load ptr, ptr %tx_pkt.addr, align 8
  %call = call i64 @net_tx_pkt_get_total_len(ptr noundef %0)
  %add = add i64 %call, 4
  store i64 %add, ptr %tot_len, align 8
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %2 = load i64, ptr %tot_len, align 8
  %conv = trunc i64 %2 to i32
  call void @e1000x_increase_size_stats(ptr noundef %arraydecay, ptr noundef @igb_on_tx_done_update_stats.PTCregs, i32 noundef %conv)
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arraydecay2 = getelementptr inbounds [32768 x i32], ptr %mac1, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay2, i32 noundef 4149)
  %4 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arraydecay4 = getelementptr inbounds [32768 x i32], ptr %mac3, i64 0, i64 0
  %5 = load i64, ptr %tot_len, align 8
  %conv5 = trunc i64 %5 to i32
  call void @e1000x_grow_8reg_if_not_full(ptr noundef %arraydecay4, i32 noundef 4146, i32 noundef %conv5)
  %6 = load ptr, ptr %tx_pkt.addr, align 8
  %call6 = call i32 @net_tx_pkt_get_packet_type(ptr noundef %6)
  switch i32 %call6, label %sw.default [
    i32 -1430533119, label %sw.bb
    i32 -1430533118, label %sw.bb9
    i32 -1430533120, label %sw.bb12
  ]

sw.bb:                                            ; preds = %entry
  %7 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 0
  %arraydecay8 = getelementptr inbounds [32768 x i32], ptr %mac7, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay8, i32 noundef 4157)
  br label %sw.epilog

sw.bb9:                                           ; preds = %entry
  %8 = load ptr, ptr %core.addr, align 8
  %mac10 = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 0
  %arraydecay11 = getelementptr inbounds [32768 x i32], ptr %mac10, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay11, i32 noundef 4156)
  br label %sw.epilog

sw.bb12:                                          ; preds = %entry
  br label %sw.epilog

sw.default:                                       ; preds = %entry
  br label %do.body

do.body:                                          ; preds = %sw.default
  call void @g_assertion_message_expr(ptr noundef null, ptr noundef @.str.3, i32 noundef 607, ptr noundef @__func__.igb_on_tx_done_update_stats, ptr noundef null) #13
  unreachable

do.end:                                           ; No predecessors!
  br label %sw.epilog

sw.epilog:                                        ; preds = %do.end, %sw.bb12, %sw.bb9, %sw.bb
  %9 = load ptr, ptr %core.addr, align 8
  %mac13 = getelementptr inbounds %struct.IGBCore, ptr %9, i32 0, i32 0
  %arraydecay14 = getelementptr inbounds [32768 x i32], ptr %mac13, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay14, i32 noundef 4128)
  %10 = load ptr, ptr %core.addr, align 8
  %mac15 = getelementptr inbounds %struct.IGBCore, ptr %10, i32 0, i32 0
  %arraydecay16 = getelementptr inbounds [32768 x i32], ptr %mac15, i64 0, i64 0
  %11 = load i64, ptr %tot_len, align 8
  %conv17 = trunc i64 %11 to i32
  call void @e1000x_grow_8reg_if_not_full(ptr noundef %arraydecay16, i32 noundef 4132, i32 noundef %conv17)
  %12 = load ptr, ptr %core.addr, align 8
  %mac18 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac18, i64 0, i64 5638
  %13 = load i32, ptr %arrayidx, align 8
  %and = and i32 %13, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %sw.epilog
  %14 = load i32, ptr %qn.addr, align 4
  %rem = srem i32 %14, 8
  %conv19 = trunc i32 %rem to i16
  store i16 %conv19, ptr %pool, align 2
  %15 = load i64, ptr %tot_len, align 8
  %16 = load ptr, ptr %core.addr, align 8
  %mac20 = getelementptr inbounds %struct.IGBCore, ptr %16, i32 0, i32 0
  %17 = load i16, ptr %pool, align 2
  %conv21 = zext i16 %17 to i32
  %mul = mul i32 %conv21, 64
  %add22 = add i32 16397, %mul
  %idxprom = sext i32 %add22 to i64
  %arrayidx23 = getelementptr [32768 x i32], ptr %mac20, i64 0, i64 %idxprom
  %18 = load i32, ptr %arrayidx23, align 4
  %conv24 = zext i32 %18 to i64
  %add25 = add i64 %conv24, %15
  %conv26 = trunc i64 %add25 to i32
  store i32 %conv26, ptr %arrayidx23, align 4
  %19 = load ptr, ptr %core.addr, align 8
  %mac27 = getelementptr inbounds %struct.IGBCore, ptr %19, i32 0, i32 0
  %20 = load i16, ptr %pool, align 2
  %conv28 = zext i16 %20 to i32
  %mul29 = mul i32 %conv28, 64
  %add30 = add i32 16389, %mul29
  %idxprom31 = sext i32 %add30 to i64
  %arrayidx32 = getelementptr [32768 x i32], ptr %mac27, i64 0, i64 %idxprom31
  %21 = load i32, ptr %arrayidx32, align 4
  %inc = add i32 %21, 1
  store i32 %inc, ptr %arrayidx32, align 4
  br label %if.end

if.end:                                           ; preds = %if.then, %sw.epilog
  ret void
}

declare void @net_tx_pkt_setup_vlan_header_ex(ptr noundef, i16 noundef zeroext, i16 noundef zeroext) #1

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_setup_tx_offloads(ptr noundef %core, ptr noundef %tx) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %tx.addr = alloca ptr, align 8
  %idx = alloca i32, align 4
  %mss = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %tx, ptr %tx.addr, align 8
  %0 = load ptr, ptr %tx.addr, align 8
  %first_olinfo_status = getelementptr inbounds %struct.igb_tx, ptr %0, i32 0, i32 2
  %1 = load i32, ptr %first_olinfo_status, align 4
  %shr = lshr i32 %1, 4
  %and = and i32 %shr, 1
  store i32 %and, ptr %idx, align 4
  %2 = load ptr, ptr %tx.addr, align 8
  %first_cmd_type_len = getelementptr inbounds %struct.igb_tx, ptr %2, i32 0, i32 1
  %3 = load i32, ptr %first_cmd_type_len, align 8
  %and1 = and i32 %3, -2147483648
  %tobool = icmp ne i32 %and1, 0
  br i1 %tobool, label %if.then, label %if.end5

if.then:                                          ; preds = %entry
  %4 = load ptr, ptr %tx.addr, align 8
  %ctx = getelementptr inbounds %struct.igb_tx, ptr %4, i32 0, i32 0
  %5 = load i32, ptr %idx, align 4
  %idxprom = zext i32 %5 to i64
  %arrayidx = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %ctx, i64 0, i64 %idxprom
  %mss_l4len_idx = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %arrayidx, i32 0, i32 3
  %6 = load i32, ptr %mss_l4len_idx, align 4
  %shr2 = lshr i32 %6, 16
  store i32 %shr2, ptr %mss, align 4
  %7 = load ptr, ptr %tx.addr, align 8
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %7, i32 0, i32 5
  %8 = load ptr, ptr %tx_pkt, align 8
  %9 = load i32, ptr %mss, align 4
  %call = call zeroext i1 @net_tx_pkt_build_vheader(ptr noundef %8, i1 noundef zeroext true, i1 noundef zeroext true, i32 noundef %9)
  br i1 %call, label %if.end, label %if.then3

if.then3:                                         ; preds = %if.then
  store i1 false, ptr %retval, align 1
  br label %return

if.end:                                           ; preds = %if.then
  %10 = load ptr, ptr %tx.addr, align 8
  %tx_pkt4 = getelementptr inbounds %struct.igb_tx, ptr %10, i32 0, i32 5
  %11 = load ptr, ptr %tx_pkt4, align 8
  call void @net_tx_pkt_update_ip_checksums(ptr noundef %11)
  %12 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  call void @e1000x_inc_reg_if_not_full(ptr noundef %arraydecay, i32 noundef 4158)
  store i1 true, ptr %retval, align 1
  br label %return

if.end5:                                          ; preds = %entry
  %13 = load ptr, ptr %tx.addr, align 8
  %first_olinfo_status6 = getelementptr inbounds %struct.igb_tx, ptr %13, i32 0, i32 2
  %14 = load i32, ptr %first_olinfo_status6, align 4
  %and7 = and i32 %14, 512
  %tobool8 = icmp ne i32 %and7, 0
  br i1 %tobool8, label %land.lhs.true, label %if.end19

land.lhs.true:                                    ; preds = %if.end5
  %15 = load ptr, ptr %tx.addr, align 8
  %ctx9 = getelementptr inbounds %struct.igb_tx, ptr %15, i32 0, i32 0
  %16 = load i32, ptr %idx, align 4
  %idxprom10 = zext i32 %16 to i64
  %arrayidx11 = getelementptr [2 x %struct.e1000_adv_tx_context_desc], ptr %ctx9, i64 0, i64 %idxprom10
  %type_tucmd_mlhl = getelementptr inbounds %struct.e1000_adv_tx_context_desc, ptr %arrayidx11, i32 0, i32 2
  %17 = load i32, ptr %type_tucmd_mlhl, align 8
  %and12 = and i32 %17, 4096
  %tobool13 = icmp ne i32 %and12, 0
  br i1 %tobool13, label %cond.true, label %cond.false

cond.true:                                        ; preds = %land.lhs.true
  %18 = load ptr, ptr %tx.addr, align 8
  %tx_pkt14 = getelementptr inbounds %struct.igb_tx, ptr %18, i32 0, i32 5
  %19 = load ptr, ptr %tx_pkt14, align 8
  %call15 = call zeroext i1 @net_tx_pkt_update_sctp_checksum(ptr noundef %19)
  br i1 %call15, label %if.end19, label %if.then18

cond.false:                                       ; preds = %land.lhs.true
  %20 = load ptr, ptr %tx.addr, align 8
  %tx_pkt16 = getelementptr inbounds %struct.igb_tx, ptr %20, i32 0, i32 5
  %21 = load ptr, ptr %tx_pkt16, align 8
  %call17 = call zeroext i1 @net_tx_pkt_build_vheader(ptr noundef %21, i1 noundef zeroext false, i1 noundef zeroext true, i32 noundef 0)
  br i1 %call17, label %if.end19, label %if.then18

if.then18:                                        ; preds = %cond.false, %cond.true
  store i1 false, ptr %retval, align 1
  br label %return

if.end19:                                         ; preds = %cond.false, %cond.true, %if.end5
  %22 = load ptr, ptr %tx.addr, align 8
  %first_olinfo_status20 = getelementptr inbounds %struct.igb_tx, ptr %22, i32 0, i32 2
  %23 = load i32, ptr %first_olinfo_status20, align 4
  %and21 = and i32 %23, 256
  %tobool22 = icmp ne i32 %and21, 0
  br i1 %tobool22, label %if.then23, label %if.end25

if.then23:                                        ; preds = %if.end19
  %24 = load ptr, ptr %tx.addr, align 8
  %tx_pkt24 = getelementptr inbounds %struct.igb_tx, ptr %24, i32 0, i32 5
  %25 = load ptr, ptr %tx_pkt24, align 8
  call void @net_tx_pkt_update_ip_hdr_checksum(ptr noundef %25)
  br label %if.end25

if.end25:                                         ; preds = %if.then23, %if.end19
  store i1 true, ptr %retval, align 1
  br label %return

return:                                           ; preds = %if.end25, %if.then18, %if.end, %if.then3
  %26 = load i1, ptr %retval, align 1
  ret i1 %26
}

declare void @net_tx_pkt_dump(ptr noundef) #1

declare zeroext i1 @net_tx_pkt_send_custom(ptr noundef, i1 noundef zeroext, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_tx_pkt_mac_callback(ptr noundef %core, ptr noundef %iov, i32 noundef %iovcnt, ptr noundef %virt_iov, i32 noundef %virt_iovcnt) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %iov.addr = alloca ptr, align 8
  %iovcnt.addr = alloca i32, align 4
  %virt_iov.addr = alloca ptr, align 8
  %virt_iovcnt.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  store ptr %virt_iov, ptr %virt_iov.addr, align 8
  store i32 %virt_iovcnt, ptr %virt_iovcnt.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %1 = load ptr, ptr %virt_iov.addr, align 8
  %2 = load i32, ptr %virt_iovcnt.addr, align 4
  %call = call i64 @igb_receive_internal(ptr noundef %0, ptr noundef %1, i32 noundef %2, i1 noundef zeroext true, ptr noundef null)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i1 @igb_tx_pkt_switch(ptr noundef %core, ptr noundef %tx, ptr noundef %nc) #0 {
entry:
  %retval = alloca i1, align 1
  %core.addr = alloca ptr, align 8
  %tx.addr = alloca ptr, align 8
  %nc.addr = alloca ptr, align 8
  %context = alloca %struct.IGBTxPktVmdqCallbackContext, align 8
  store ptr %core, ptr %core.addr, align 8
  store ptr %tx, ptr %tx.addr, align 8
  store ptr %nc, ptr %nc.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5638
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  br label %send_out

if.end:                                           ; preds = %entry
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 3392
  %3 = load i32, ptr %arrayidx2, align 8
  %conv = zext i32 %3 to i64
  %and3 = and i64 %conv, 2147483648
  %tobool4 = icmp ne i64 %and3, 0
  br i1 %tobool4, label %if.end6, label %if.then5

if.then5:                                         ; preds = %if.end
  br label %send_out

if.end6:                                          ; preds = %if.end
  %4 = load ptr, ptr %core.addr, align 8
  %core7 = getelementptr inbounds %struct.IGBTxPktVmdqCallbackContext, ptr %context, i32 0, i32 0
  store ptr %4, ptr %core7, align 8
  %5 = load ptr, ptr %nc.addr, align 8
  %nc8 = getelementptr inbounds %struct.IGBTxPktVmdqCallbackContext, ptr %context, i32 0, i32 1
  store ptr %5, ptr %nc8, align 8
  %6 = load ptr, ptr %tx.addr, align 8
  %tx_pkt = getelementptr inbounds %struct.igb_tx, ptr %6, i32 0, i32 5
  %7 = load ptr, ptr %tx_pkt, align 8
  %call = call zeroext i1 @net_tx_pkt_send_custom(ptr noundef %7, i1 noundef zeroext false, ptr noundef @igb_tx_pkt_vmdq_callback, ptr noundef %context)
  store i1 %call, ptr %retval, align 1
  br label %return

send_out:                                         ; preds = %if.then5, %if.then
  %8 = load ptr, ptr %tx.addr, align 8
  %tx_pkt9 = getelementptr inbounds %struct.igb_tx, ptr %8, i32 0, i32 5
  %9 = load ptr, ptr %tx_pkt9, align 8
  %10 = load ptr, ptr %nc.addr, align 8
  %call10 = call zeroext i1 @net_tx_pkt_send(ptr noundef %9, ptr noundef %10)
  store i1 %call10, ptr %retval, align 1
  br label %return

return:                                           ; preds = %send_out, %if.end6
  %11 = load i1, ptr %retval, align 1
  ret i1 %11
}

declare zeroext i1 @net_tx_pkt_build_vheader(ptr noundef, i1 noundef zeroext, i1 noundef zeroext, i32 noundef) #1

declare void @net_tx_pkt_update_ip_checksums(ptr noundef) #1

declare zeroext i1 @net_tx_pkt_update_sctp_checksum(ptr noundef) #1

declare void @net_tx_pkt_update_ip_hdr_checksum(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_tx_pkt_vmdq_callback(ptr noundef %opaque, ptr noundef %iov, i32 noundef %iovcnt, ptr noundef %virt_iov, i32 noundef %virt_iovcnt) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %iov.addr = alloca ptr, align 8
  %iovcnt.addr = alloca i32, align 4
  %virt_iov.addr = alloca ptr, align 8
  %virt_iovcnt.addr = alloca i32, align 4
  %context = alloca ptr, align 8
  %external_tx = alloca i8, align 1
  store ptr %opaque, ptr %opaque.addr, align 8
  store ptr %iov, ptr %iov.addr, align 8
  store i32 %iovcnt, ptr %iovcnt.addr, align 4
  store ptr %virt_iov, ptr %virt_iov.addr, align 8
  store i32 %virt_iovcnt, ptr %virt_iovcnt.addr, align 4
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %context, align 8
  %1 = load ptr, ptr %context, align 8
  %core = getelementptr inbounds %struct.IGBTxPktVmdqCallbackContext, ptr %1, i32 0, i32 0
  %2 = load ptr, ptr %core, align 8
  %3 = load ptr, ptr %virt_iov.addr, align 8
  %4 = load i32, ptr %virt_iovcnt.addr, align 4
  %call = call i64 @igb_receive_internal(ptr noundef %2, ptr noundef %3, i32 noundef %4, i1 noundef zeroext true, ptr noundef %external_tx)
  %5 = load i8, ptr %external_tx, align 1
  %tobool = trunc i8 %5 to i1
  br i1 %tobool, label %if.then, label %if.end7

if.then:                                          ; preds = %entry
  %6 = load ptr, ptr %context, align 8
  %core1 = getelementptr inbounds %struct.IGBTxPktVmdqCallbackContext, ptr %6, i32 0, i32 0
  %7 = load ptr, ptr %core1, align 8
  %has_vnet = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 7
  %8 = load i8, ptr %has_vnet, align 8
  %tobool2 = trunc i8 %8 to i1
  br i1 %tobool2, label %if.then3, label %if.else

if.then3:                                         ; preds = %if.then
  %9 = load ptr, ptr %context, align 8
  %nc = getelementptr inbounds %struct.IGBTxPktVmdqCallbackContext, ptr %9, i32 0, i32 1
  %10 = load ptr, ptr %nc, align 8
  %11 = load ptr, ptr %virt_iov.addr, align 8
  %12 = load i32, ptr %virt_iovcnt.addr, align 4
  %call4 = call i64 @qemu_sendv_packet(ptr noundef %10, ptr noundef %11, i32 noundef %12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %13 = load ptr, ptr %context, align 8
  %nc5 = getelementptr inbounds %struct.IGBTxPktVmdqCallbackContext, ptr %13, i32 0, i32 1
  %14 = load ptr, ptr %nc5, align 8
  %15 = load ptr, ptr %iov.addr, align 8
  %16 = load i32, ptr %iovcnt.addr, align 4
  %call6 = call i64 @qemu_sendv_packet(ptr noundef %14, ptr noundef %15, i32 noundef %16)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then3
  br label %if.end7

if.end7:                                          ; preds = %if.end, %entry
  ret void
}

declare zeroext i1 @net_tx_pkt_send(ptr noundef, ptr noundef) #1

declare i64 @qemu_sendv_packet(ptr noundef, ptr noundef, i32 noundef) #1

declare i64 @net_tx_pkt_get_total_len(ptr noundef) #1

declare void @e1000x_increase_size_stats(ptr noundef, ptr noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @e1000x_grow_8reg_if_not_full(ptr noundef %mac, i32 noundef %index, i32 noundef %size) #0 {
entry:
  %mac.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %size.addr = alloca i32, align 4
  %sum = alloca i64, align 8
  store ptr %mac, ptr %mac.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  store i32 %size, ptr %size.addr, align 4
  %0 = load ptr, ptr %mac.addr, align 8
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr i32, ptr %0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  %conv = zext i32 %2 to i64
  %3 = load ptr, ptr %mac.addr, align 8
  %4 = load i32, ptr %index.addr, align 4
  %add = add i32 %4, 1
  %idxprom1 = sext i32 %add to i64
  %arrayidx2 = getelementptr i32, ptr %3, i64 %idxprom1
  %5 = load i32, ptr %arrayidx2, align 4
  %conv3 = zext i32 %5 to i64
  %shl = shl i64 %conv3, 32
  %or = or i64 %conv, %shl
  store i64 %or, ptr %sum, align 8
  %6 = load i64, ptr %sum, align 8
  %7 = load i32, ptr %size.addr, align 4
  %conv4 = sext i32 %7 to i64
  %add5 = add i64 %6, %conv4
  %8 = load i64, ptr %sum, align 8
  %cmp = icmp ult i64 %add5, %8
  br i1 %cmp, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  store i64 -1, ptr %sum, align 8
  br label %if.end

if.else:                                          ; preds = %entry
  %9 = load i32, ptr %size.addr, align 4
  %conv7 = sext i32 %9 to i64
  %10 = load i64, ptr %sum, align 8
  %add8 = add i64 %10, %conv7
  store i64 %add8, ptr %sum, align 8
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %11 = load i64, ptr %sum, align 8
  %conv9 = trunc i64 %11 to i32
  %12 = load ptr, ptr %mac.addr, align 8
  %13 = load i32, ptr %index.addr, align 4
  %idxprom10 = sext i32 %13 to i64
  %arrayidx11 = getelementptr i32, ptr %12, i64 %idxprom10
  store i32 %conv9, ptr %arrayidx11, align 4
  %14 = load i64, ptr %sum, align 8
  %shr = lshr i64 %14, 32
  %conv12 = trunc i64 %shr to i32
  %15 = load ptr, ptr %mac.addr, align 8
  %16 = load i32, ptr %index.addr, align 4
  %add13 = add i32 %16, 1
  %idxprom14 = sext i32 %add13 to i64
  %arrayidx15 = getelementptr i32, ptr %15, i64 %idxprom14
  store i32 %conv12, ptr %arrayidx15, align 4
  ret void
}

declare i32 @net_tx_pkt_get_packet_type(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_tx_wb_eic(ptr noundef %core, i32 noundef %queue_idx) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %queue_idx.addr = alloca i32, align 4
  %n = alloca i32, align 4
  %ent = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %queue_idx, ptr %queue_idx.addr, align 4
  store i32 0, ptr %ent, align 4
  %0 = load i32, ptr %queue_idx.addr, align 4
  %conv = trunc i32 %0 to i8
  %call = call zeroext i8 @igb_ivar_entry_tx(i8 noundef zeroext %conv)
  %conv1 = zext i8 %call to i32
  store i32 %conv1, ptr %n, align 4
  %1 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 0
  %2 = load i32, ptr %n, align 4
  %div = udiv i32 %2, 4
  %add = add i32 1472, %div
  %idxprom = zext i32 %add to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %3 = load i32, ptr %arrayidx, align 4
  %4 = load i32, ptr %n, align 4
  %rem = urem i32 %4, 4
  %mul = mul i32 8, %rem
  %shr = lshr i32 %3, %mul
  %and = and i32 %shr, 255
  store i32 %and, ptr %ent, align 4
  %5 = load i32, ptr %ent, align 4
  %and2 = and i32 %5, 128
  %tobool = icmp ne i32 %and2, 0
  br i1 %tobool, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %6 = load i32, ptr %ent, align 4
  %and3 = and i32 %6, 31
  %sh_prom = zext i32 %and3 to i64
  %shl = shl i64 1, %sh_prom
  br label %cond.end

cond.false:                                       ; preds = %entry
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i64 [ %shl, %cond.true ], [ 0, %cond.false ]
  %conv4 = trunc i64 %cond to i32
  ret i32 %conv4
}

; Function Attrs: nounwind sspstrong uwtable
define internal zeroext i8 @igb_ivar_entry_tx(i8 noundef zeroext %i) #0 {
entry:
  %i.addr = alloca i8, align 1
  store i8 %i, ptr %i.addr, align 1
  %0 = load i8, ptr %i.addr, align 1
  %conv = zext i8 %0 to i32
  %cmp = icmp slt i32 %conv, 8
  br i1 %cmp, label %cond.true, label %cond.false

cond.true:                                        ; preds = %entry
  %1 = load i8, ptr %i.addr, align 1
  %conv2 = zext i8 %1 to i32
  %mul = mul i32 %conv2, 4
  %add = add i32 %mul, 1
  br label %cond.end

cond.false:                                       ; preds = %entry
  %2 = load i8, ptr %i.addr, align 1
  %conv3 = zext i8 %2 to i32
  %sub = sub i32 %conv3, 8
  %mul4 = mul i32 %sub, 4
  %add5 = add i32 %mul4, 3
  br label %cond.end

cond.end:                                         ; preds = %cond.false, %cond.true
  %cond = phi i32 [ %add, %cond.true ], [ %add5, %cond.false ]
  %conv6 = trunc i32 %cond to i8
  ret i8 %conv6
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_write_trivial(i32 noundef %index) #0 {
entry:
  %index.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.164, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.165, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_write(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_WRITE_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  %7 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.166, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6, i64 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i64, ptr %index.addr, align 8
  %9 = load i32, ptr %size.addr, align 4
  %10 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.167, i64 noundef %8, i32 noundef %9, i64 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_get_ctrl(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 0
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %val, align 4
  %2 = load i32, ptr %val, align 4
  %and = and i32 %2, 32
  %tobool = icmp ne i32 %and, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %3 = load i32, ptr %val, align 4
  %and2 = and i32 %3, 768
  %shr = lshr i32 %and2, 8
  %4 = load i32, ptr %val, align 4
  %and3 = and i32 %4, 2048
  %tobool4 = icmp ne i32 %and3, 0
  %lnot5 = xor i1 %tobool4, true
  %lnot6 = xor i1 %lnot5, true
  %5 = load i32, ptr %val, align 4
  %and7 = and i32 %5, 4096
  %tobool8 = icmp ne i32 %and7, 0
  %lnot9 = xor i1 %tobool8, true
  %lnot10 = xor i1 %lnot9, true
  %6 = load i32, ptr %val, align 4
  %and11 = and i32 %6, 134217728
  %tobool12 = icmp ne i32 %and11, 0
  %lnot13 = xor i1 %tobool12, true
  %lnot14 = xor i1 %lnot13, true
  %7 = load i32, ptr %val, align 4
  %and15 = and i32 %7, 268435456
  %tobool16 = icmp ne i32 %and15, 0
  %lnot17 = xor i1 %tobool16, true
  %lnot18 = xor i1 %lnot17, true
  call void @trace_e1000e_link_read_params(i1 noundef zeroext %lnot1, i32 noundef %shr, i1 noundef zeroext %lnot6, i1 noundef zeroext %lnot10, i1 noundef zeroext %lnot14, i1 noundef zeroext %lnot18)
  %8 = load i32, ptr %val, align 4
  ret i32 %8
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_get_status(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %res = alloca i32, align 4
  %num_vfs = alloca i16, align 2
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 2
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %res, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 14
  %3 = load ptr, ptr %owner, align 8
  %call = call zeroext i16 @pcie_sriov_num_vfs(ptr noundef %3)
  store i16 %call, ptr %num_vfs, align 2
  %4 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 0
  %5 = load i32, ptr %arrayidx2, align 8
  %and = and i32 %5, 4096
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  %6 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.IGBCore, ptr %6, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 0
  %7 = load i32, ptr %arrayidx4, align 8
  %and5 = and i32 %7, 1
  %tobool6 = icmp ne i32 %and5, 0
  %cond = select i1 %tobool6, i32 1, i32 0
  %8 = load i32, ptr %res, align 4
  %or = or i32 %8, %cond
  store i32 %or, ptr %res, align 4
  br label %if.end

if.else:                                          ; preds = %entry
  %9 = load i32, ptr %res, align 4
  %or7 = or i32 %9, 1
  store i32 %or7, ptr %res, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then
  %10 = load ptr, ptr %core.addr, align 8
  %mac8 = getelementptr inbounds %struct.IGBCore, ptr %10, i32 0, i32 0
  %arrayidx9 = getelementptr [32768 x i32], ptr %mac8, i64 0, i64 0
  %11 = load i32, ptr %arrayidx9, align 8
  %and10 = and i32 %11, 2048
  %tobool11 = icmp ne i32 %and10, 0
  br i1 %tobool11, label %if.then16, label %lor.lhs.false

lor.lhs.false:                                    ; preds = %if.end
  %12 = load ptr, ptr %core.addr, align 8
  %mac12 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 0
  %arrayidx13 = getelementptr [32768 x i32], ptr %mac12, i64 0, i64 6
  %13 = load i32, ptr %arrayidx13, align 8
  %and14 = and i32 %13, 32768
  %tobool15 = icmp ne i32 %and14, 0
  br i1 %tobool15, label %if.then16, label %if.else25

if.then16:                                        ; preds = %lor.lhs.false, %if.end
  %14 = load ptr, ptr %core.addr, align 8
  %mac17 = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 0
  %arrayidx18 = getelementptr [32768 x i32], ptr %mac17, i64 0, i64 0
  %15 = load i32, ptr %arrayidx18, align 8
  %and19 = and i32 %15, 768
  switch i32 %and19, label %sw.default [
    i32 0, label %sw.bb
    i32 256, label %sw.bb21
    i32 512, label %sw.bb23
  ]

sw.bb:                                            ; preds = %if.then16
  %16 = load i32, ptr %res, align 4
  %or20 = or i32 %16, 0
  store i32 %or20, ptr %res, align 4
  br label %sw.epilog

sw.bb21:                                          ; preds = %if.then16
  %17 = load i32, ptr %res, align 4
  %or22 = or i32 %17, 64
  store i32 %or22, ptr %res, align 4
  br label %sw.epilog

sw.bb23:                                          ; preds = %if.then16
  br label %sw.default

sw.default:                                       ; preds = %sw.bb23, %if.then16
  %18 = load i32, ptr %res, align 4
  %or24 = or i32 %18, 128
  store i32 %or24, ptr %res, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.default, %sw.bb21, %sw.bb
  br label %if.end27

if.else25:                                        ; preds = %lor.lhs.false
  %19 = load i32, ptr %res, align 4
  %or26 = or i32 %19, 128
  store i32 %or26, ptr %res, align 4
  br label %if.end27

if.end27:                                         ; preds = %if.else25, %sw.epilog
  %20 = load i16, ptr %num_vfs, align 2
  %tobool28 = icmp ne i16 %20, 0
  br i1 %tobool28, label %if.then29, label %if.end32

if.then29:                                        ; preds = %if.end27
  %21 = load i16, ptr %num_vfs, align 2
  %conv = zext i16 %21 to i32
  %shl = shl i32 %conv, 14
  %22 = load i32, ptr %res, align 4
  %or30 = or i32 %22, %shl
  store i32 %or30, ptr %res, align 4
  %23 = load i32, ptr %res, align 4
  %or31 = or i32 %23, 262144
  store i32 %or31, ptr %res, align 4
  br label %if.end32

if.end32:                                         ; preds = %if.then29, %if.end27
  %24 = load ptr, ptr %core.addr, align 8
  %mac33 = getelementptr inbounds %struct.IGBCore, ptr %24, i32 0, i32 0
  %arrayidx34 = getelementptr [32768 x i32], ptr %mac33, i64 0, i64 0
  %25 = load i32, ptr %arrayidx34, align 8
  %and35 = and i32 %25, 4
  %tobool36 = icmp ne i32 %and35, 0
  br i1 %tobool36, label %if.end39, label %if.then37

if.then37:                                        ; preds = %if.end32
  %26 = load i32, ptr %res, align 4
  %or38 = or i32 %26, 524288
  store i32 %or38, ptr %res, align 4
  br label %if.end39

if.end39:                                         ; preds = %if.then37, %if.end32
  %27 = load i32, ptr %res, align 4
  ret i32 %27
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_readreg(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  ret i32 %2
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_icr_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %ret = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 48
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %ret, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 1349
  %3 = load i32, ptr %arrayidx2, align 4
  %and = and i32 %3, 1
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  call void @trace_igb_irq_icr_clear_gpie_nsicr()
  %4 = load ptr, ptr %core.addr, align 8
  call void @igb_lower_interrupts(ptr noundef %4, i64 noundef 48, i32 noundef -1)
  br label %if.end17

if.else:                                          ; preds = %entry
  %5 = load ptr, ptr %core.addr, align 8
  %mac3 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %arrayidx4 = getelementptr [32768 x i32], ptr %mac3, i64 0, i64 52
  %6 = load i32, ptr %arrayidx4, align 8
  %cmp = icmp eq i32 %6, 0
  br i1 %cmp, label %if.then5, label %if.else6

if.then5:                                         ; preds = %if.else
  call void @trace_e1000e_irq_icr_clear_zero_ims()
  %7 = load ptr, ptr %core.addr, align 8
  call void @igb_lower_interrupts(ptr noundef %7, i64 noundef 48, i32 noundef -1)
  br label %if.end16

if.else6:                                         ; preds = %if.else
  %8 = load ptr, ptr %core.addr, align 8
  %mac7 = getelementptr inbounds %struct.IGBCore, ptr %8, i32 0, i32 0
  %arrayidx8 = getelementptr [32768 x i32], ptr %mac7, i64 0, i64 48
  %9 = load i32, ptr %arrayidx8, align 8
  %and9 = and i32 %9, -2147483648
  %tobool10 = icmp ne i32 %and9, 0
  br i1 %tobool10, label %if.then11, label %if.else12

if.then11:                                        ; preds = %if.else6
  %10 = load ptr, ptr %core.addr, align 8
  call void @igb_lower_interrupts(ptr noundef %10, i64 noundef 48, i32 noundef -1)
  br label %if.end15

if.else12:                                        ; preds = %if.else6
  %11 = load ptr, ptr %core.addr, align 8
  %owner = getelementptr inbounds %struct.IGBCore, ptr %11, i32 0, i32 14
  %12 = load ptr, ptr %owner, align 8
  %call = call i32 @msix_enabled(ptr noundef %12)
  %tobool13 = icmp ne i32 %call, 0
  br i1 %tobool13, label %if.end, label %if.then14

if.then14:                                        ; preds = %if.else12
  call void @trace_e1000e_irq_icr_clear_nonmsix_icr_read()
  %13 = load ptr, ptr %core.addr, align 8
  call void @igb_lower_interrupts(ptr noundef %13, i64 noundef 48, i32 noundef -1)
  br label %if.end

if.end:                                           ; preds = %if.then14, %if.else12
  br label %if.end15

if.end15:                                         ; preds = %if.end, %if.then11
  br label %if.end16

if.end16:                                         ; preds = %if.end15, %if.then5
  br label %if.end17

if.end17:                                         ; preds = %if.end16, %if.then
  %14 = load ptr, ptr %core.addr, align 8
  call void @igb_nsicr(ptr noundef %14)
  %15 = load i32, ptr %ret, align 4
  ret i32 %15
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_ics_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 50
  %1 = load i32, ptr %arrayidx, align 8
  call void @trace_e1000e_irq_read_ics(i32 noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 50
  %3 = load i32, ptr %arrayidx2, align 8
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_ims_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 52
  %1 = load i32, ptr %arrayidx, align 8
  call void @trace_e1000e_irq_read_ims(i32 noundef %1)
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 52
  %3 = load i32, ptr %arrayidx2, align 8
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_vfmailbox_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  store i32 %2, ptr %val, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %4 = load i32, ptr %index.addr, align 4
  %idxprom2 = sext i32 %4 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  %5 = load i32, ptr %arrayidx3, align 4
  %and = and i32 %5, -177
  store i32 %and, ptr %arrayidx3, align 4
  %6 = load i32, ptr %val, align 4
  ret i32 %6
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_read_clr4(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %ret = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  store i32 %2, ptr %ret, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %4 = load i32, ptr %index.addr, align 4
  %idxprom2 = sext i32 %4 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  store i32 0, ptr %arrayidx3, align 4
  %5 = load i32, ptr %ret, align 4
  ret i32 %5
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_eitr_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %eitr_guest_value = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 11
  %1 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %1, 1440
  %idxprom = sext i32 %sub to i64
  %arrayidx = getelementptr [25 x i32], ptr %eitr_guest_value, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  ret i32 %2
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_read_clr8(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %ret = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %1 = load i32, ptr %index.addr, align 4
  %idxprom = sext i32 %1 to i64
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 %idxprom
  %2 = load i32, ptr %arrayidx, align 4
  store i32 %2, ptr %ret, align 4
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %4 = load i32, ptr %index.addr, align 4
  %idxprom2 = sext i32 %4 to i64
  %arrayidx3 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 %idxprom2
  store i32 0, ptr %arrayidx3, align 4
  %5 = load ptr, ptr %core.addr, align 8
  %mac4 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 0
  %6 = load i32, ptr %index.addr, align 4
  %sub = sub i32 %6, 1
  %idxprom5 = sext i32 %sub to i64
  %arrayidx6 = getelementptr [32768 x i32], ptr %mac4, i64 0, i64 %idxprom5
  store i32 0, ptr %arrayidx6, align 4
  %7 = load i32, ptr %ret, align 4
  ret i32 %7
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_mac_swsm_read(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  %val = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 5844
  %1 = load i32, ptr %arrayidx, align 8
  store i32 %1, ptr %val, align 4
  %2 = load i32, ptr %val, align 4
  %or = or i32 %2, 1
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 5844
  store i32 %or, ptr %arrayidx2, align 8
  %4 = load i32, ptr %val, align 4
  ret i32 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_get_systiml(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %1 = load ptr, ptr %core.addr, align 8
  %timadj = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 16
  %2 = load i64, ptr %timadj, align 8
  call void @e1000x_timestamp(ptr noundef %arraydecay, i64 noundef %2, i64 noundef 11648, i64 noundef 11649)
  %3 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 11648
  %4 = load i32, ptr %arrayidx, align 8
  ret i32 %4
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_get_txstmph(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 11653
  %1 = load i32, ptr %arrayidx, align 4
  %and = and i32 %1, -2
  store i32 %and, ptr %arrayidx, align 4
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 11655
  %3 = load i32, ptr %arrayidx2, align 4
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal i32 @igb_get_rxsatrh(ptr noundef %core, i32 noundef %index) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %index.addr = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arrayidx = getelementptr [32768 x i32], ptr %mac, i64 0, i64 11656
  %1 = load i32, ptr %arrayidx, align 8
  %and = and i32 %1, -2
  store i32 %and, ptr %arrayidx, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %mac1 = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 0
  %arrayidx2 = getelementptr [32768 x i32], ptr %mac1, i64 0, i64 11660
  %3 = load i32, ptr %arrayidx2, align 8
  ret i32 %3
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_read_params(i1 noundef zeroext %autodetect, i32 noundef %speed, i1 noundef zeroext %force_spd, i1 noundef zeroext %force_dplx, i1 noundef zeroext %rx_fctl, i1 noundef zeroext %tx_fctl) #0 {
entry:
  %autodetect.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %force_spd.addr = alloca i8, align 1
  %force_dplx.addr = alloca i8, align 1
  %rx_fctl.addr = alloca i8, align 1
  %tx_fctl.addr = alloca i8, align 1
  %frombool = zext i1 %autodetect to i8
  store i8 %frombool, ptr %autodetect.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  %frombool1 = zext i1 %force_spd to i8
  store i8 %frombool1, ptr %force_spd.addr, align 1
  %frombool2 = zext i1 %force_dplx to i8
  store i8 %frombool2, ptr %force_dplx.addr, align 1
  %frombool3 = zext i1 %rx_fctl to i8
  store i8 %frombool3, ptr %rx_fctl.addr, align 1
  %frombool4 = zext i1 %tx_fctl to i8
  store i8 %frombool4, ptr %tx_fctl.addr, align 1
  %0 = load i8, ptr %autodetect.addr, align 1
  %tobool = trunc i8 %0 to i1
  %1 = load i32, ptr %speed.addr, align 4
  %2 = load i8, ptr %force_spd.addr, align 1
  %tobool5 = trunc i8 %2 to i1
  %3 = load i8, ptr %force_dplx.addr, align 1
  %tobool6 = trunc i8 %3 to i1
  %4 = load i8, ptr %rx_fctl.addr, align 1
  %tobool7 = trunc i8 %4 to i1
  %5 = load i8, ptr %tx_fctl.addr, align 1
  %tobool8 = trunc i8 %5 to i1
  call void @_nocheck__trace_e1000e_link_read_params(i1 noundef zeroext %tobool, i32 noundef %1, i1 noundef zeroext %tobool5, i1 noundef zeroext %tobool6, i1 noundef zeroext %tobool7, i1 noundef zeroext %tobool8)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_read_params(i1 noundef zeroext %autodetect, i32 noundef %speed, i1 noundef zeroext %force_spd, i1 noundef zeroext %force_dplx, i1 noundef zeroext %rx_fctl, i1 noundef zeroext %tx_fctl) #0 {
entry:
  %autodetect.addr = alloca i8, align 1
  %speed.addr = alloca i32, align 4
  %force_spd.addr = alloca i8, align 1
  %force_dplx.addr = alloca i8, align 1
  %rx_fctl.addr = alloca i8, align 1
  %tx_fctl.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %autodetect to i8
  store i8 %frombool, ptr %autodetect.addr, align 1
  store i32 %speed, ptr %speed.addr, align 4
  %frombool1 = zext i1 %force_spd to i8
  store i8 %frombool1, ptr %force_spd.addr, align 1
  %frombool2 = zext i1 %force_dplx to i8
  store i8 %frombool2, ptr %force_dplx.addr, align 1
  %frombool3 = zext i1 %rx_fctl to i8
  store i8 %frombool3, ptr %rx_fctl.addr, align 1
  %frombool4 = zext i1 %tx_fctl to i8
  store i8 %frombool4, ptr %tx_fctl.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot5 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot5 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool6 = icmp ne i64 %conv, 0
  br i1 %tobool6, label %land.lhs.true, label %if.end35

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_READ_PARAMS_DSTATE, align 2
  %conv7 = zext i16 %1 to i32
  %tobool8 = icmp ne i32 %conv7, 0
  br i1 %tobool8, label %land.lhs.true9, label %if.end35

land.lhs.true9:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end35

if.then:                                          ; preds = %land.lhs.true9
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool11 = trunc i8 %2 to i1
  br i1 %tobool11, label %if.then12, label %if.else

if.then12:                                        ; preds = %if.then
  %call13 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call14 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %autodetect.addr, align 1
  %tobool15 = trunc i8 %5 to i1
  %conv16 = zext i1 %tobool15 to i32
  %6 = load i32, ptr %speed.addr, align 4
  %7 = load i8, ptr %force_spd.addr, align 1
  %tobool17 = trunc i8 %7 to i1
  %conv18 = zext i1 %tobool17 to i32
  %8 = load i8, ptr %force_dplx.addr, align 1
  %tobool19 = trunc i8 %8 to i1
  %conv20 = zext i1 %tobool19 to i32
  %9 = load i8, ptr %rx_fctl.addr, align 1
  %tobool21 = trunc i8 %9 to i1
  %conv22 = zext i1 %tobool21 to i32
  %10 = load i8, ptr %tx_fctl.addr, align 1
  %tobool23 = trunc i8 %10 to i1
  %conv24 = zext i1 %tobool23 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.168, i32 noundef %call14, i64 noundef %3, i64 noundef %4, i32 noundef %conv16, i32 noundef %6, i32 noundef %conv18, i32 noundef %conv20, i32 noundef %conv22, i32 noundef %conv24)
  br label %if.end

if.else:                                          ; preds = %if.then
  %11 = load i8, ptr %autodetect.addr, align 1
  %tobool25 = trunc i8 %11 to i1
  %conv26 = zext i1 %tobool25 to i32
  %12 = load i32, ptr %speed.addr, align 4
  %13 = load i8, ptr %force_spd.addr, align 1
  %tobool27 = trunc i8 %13 to i1
  %conv28 = zext i1 %tobool27 to i32
  %14 = load i8, ptr %force_dplx.addr, align 1
  %tobool29 = trunc i8 %14 to i1
  %conv30 = zext i1 %tobool29 to i32
  %15 = load i8, ptr %rx_fctl.addr, align 1
  %tobool31 = trunc i8 %15 to i1
  %conv32 = zext i1 %tobool31 to i32
  %16 = load i8, ptr %tx_fctl.addr, align 1
  %tobool33 = trunc i8 %16 to i1
  %conv34 = zext i1 %tobool33 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.169, i32 noundef %conv26, i32 noundef %12, i32 noundef %conv28, i32 noundef %conv30, i32 noundef %conv32, i32 noundef %conv34)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then12
  br label %if.end35

if.end35:                                         ; preds = %if.end, %land.lhs.true9, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_igb_irq_icr_clear_gpie_nsicr() #0 {
entry:
  call void @_nocheck__trace_igb_irq_icr_clear_gpie_nsicr()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_clear_zero_ims() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_icr_clear_zero_ims()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_icr_clear_nonmsix_icr_read() #0 {
entry:
  call void @_nocheck__trace_e1000e_irq_icr_clear_nonmsix_icr_read()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_igb_irq_icr_clear_gpie_nsicr() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_IGB_IRQ_ICR_CLEAR_GPIE_NSICR_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.170, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.171)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_clear_zero_ims() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.172, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.173)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_icr_clear_nonmsix_icr_read() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_ICR_CLEAR_NONMSIX_ICR_READ_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.174, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.175)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_read_ics(i32 noundef %ics) #0 {
entry:
  %ics.addr = alloca i32, align 4
  store i32 %ics, ptr %ics.addr, align 4
  %0 = load i32, ptr %ics.addr, align 4
  call void @_nocheck__trace_e1000e_irq_read_ics(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_read_ics(i32 noundef %ics) #0 {
entry:
  %ics.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %ics, ptr %ics.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_READ_ICS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ics.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.176, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %ics.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.177, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_read_ims(i32 noundef %ims) #0 {
entry:
  %ims.addr = alloca i32, align 4
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr %ims.addr, align 4
  call void @_nocheck__trace_e1000e_irq_read_ims(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_read_ims(i32 noundef %ims) #0 {
entry:
  %ims.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %ims, ptr %ims.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_READ_IMS_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.178, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %ims.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.179, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_write_ro(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_RO_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  %7 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.180, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6, i64 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i64, ptr %index.addr, align 8
  %9 = load i32, ptr %size.addr, align 4
  %10 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.181, i64 noundef %8, i32 noundef %9, i64 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_write_unknown(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  %7 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.182, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6, i64 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i64, ptr %index.addr, align 8
  %9 = load i32, ptr %size.addr, align 4
  %10 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.183, i64 noundef %8, i32 noundef %9, i64 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_read_trivial(i32 noundef %index) #0 {
entry:
  %index.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %index, ptr %index.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_READ_TRIVIAL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.184, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %index.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.185, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_core_read(i64 noundef %index, i32 noundef %size, i64 noundef %val) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %val.addr = alloca i64, align 8
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  store i64 %val, ptr %val.addr, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_CORE_READ_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  %7 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.186, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6, i64 noundef %7)
  br label %if.end

if.else:                                          ; preds = %if.then
  %8 = load i64, ptr %index.addr, align 8
  %9 = load i32, ptr %size.addr, align 4
  %10 = load i64, ptr %val.addr, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.187, i64 noundef %8, i32 noundef %9, i64 noundef %10)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_wrn_regs_read_unknown(i64 noundef %index, i32 noundef %size) #0 {
entry:
  %index.addr = alloca i64, align 8
  %size.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i64 %index, ptr %index.addr, align 8
  store i32 %size, ptr %size.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_WRN_REGS_READ_UNKNOWN_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i64, ptr %index.addr, align 8
  %6 = load i32, ptr %size.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.188, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i64 noundef %5, i32 noundef %6)
  br label %if.end

if.else:                                          ; preds = %if.then
  %7 = load i64, ptr %index.addr, align 8
  %8 = load i32, ptr %size.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.189, i64 noundef %7, i32 noundef %8)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @timer_new(i32 noundef %type, i32 noundef %scale, ptr noundef %cb, ptr noundef %opaque) #0 {
entry:
  %type.addr = alloca i32, align 4
  %scale.addr = alloca i32, align 4
  %cb.addr = alloca ptr, align 8
  %opaque.addr = alloca ptr, align 8
  store i32 %type, ptr %type.addr, align 4
  store i32 %scale, ptr %scale.addr, align 4
  store ptr %cb, ptr %cb.addr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load i32, ptr %type.addr, align 4
  %1 = load i32, ptr %scale.addr, align 4
  %2 = load ptr, ptr %cb.addr, align 8
  %3 = load ptr, ptr %opaque.addr, align 8
  %call = call ptr @timer_new_full(ptr noundef null, i32 noundef %0, i32 noundef %1, i32 noundef 0, ptr noundef %2, ptr noundef %3)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @timer_new_full(ptr noundef %timer_list_group, i32 noundef %type, i32 noundef %scale, i32 noundef %attributes, ptr noundef %cb, ptr noundef %opaque) #0 {
entry:
  %timer_list_group.addr = alloca ptr, align 8
  %type.addr = alloca i32, align 4
  %scale.addr = alloca i32, align 4
  %attributes.addr = alloca i32, align 4
  %cb.addr = alloca ptr, align 8
  %opaque.addr = alloca ptr, align 8
  %ts = alloca ptr, align 8
  store ptr %timer_list_group, ptr %timer_list_group.addr, align 8
  store i32 %type, ptr %type.addr, align 4
  store i32 %scale, ptr %scale.addr, align 4
  store i32 %attributes, ptr %attributes.addr, align 4
  store ptr %cb, ptr %cb.addr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %call = call noalias ptr @g_malloc0_n(i64 noundef 1, i64 noundef 48) #15
  store ptr %call, ptr %ts, align 8
  %0 = load ptr, ptr %ts, align 8
  %1 = load ptr, ptr %timer_list_group.addr, align 8
  %2 = load i32, ptr %type.addr, align 4
  %3 = load i32, ptr %scale.addr, align 4
  %4 = load i32, ptr %attributes.addr, align 4
  %5 = load ptr, ptr %cb.addr, align 8
  %6 = load ptr, ptr %opaque.addr, align 8
  call void @timer_init_full(ptr noundef %0, ptr noundef %1, i32 noundef %2, i32 noundef %3, i32 noundef %4, ptr noundef %5, ptr noundef %6)
  %7 = load ptr, ptr %ts, align 8
  ret ptr %7
}

; Function Attrs: allocsize(0,1)
declare noalias ptr @g_malloc0_n(i64 noundef, i64 noundef) #10

declare void @timer_init_full(ptr noundef, ptr noundef, i32 noundef, i32 noundef, i32 noundef, ptr noundef, ptr noundef) #1

declare void @e1000x_update_regs_on_autoneg_done(ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_initialize_all_timers(ptr noundef %core, i1 noundef zeroext %create) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %create.addr = alloca i8, align 1
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  %frombool = zext i1 %create to i8
  store i8 %frombool, ptr %create.addr, align 1
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %0, 25
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %1 = load ptr, ptr %core.addr, align 8
  %2 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.IGBCore, ptr %2, i32 0, i32 9
  %3 = load i32, ptr %i, align 4
  %idxprom = sext i32 %3 to i64
  %arrayidx = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  %core1 = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %arrayidx, i32 0, i32 4
  store ptr %1, ptr %core1, align 8
  %4 = load i32, ptr %i, align 4
  %add = add i32 1440, %4
  %5 = load ptr, ptr %core.addr, align 8
  %eitr2 = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 9
  %6 = load i32, ptr %i, align 4
  %idxprom3 = sext i32 %6 to i64
  %arrayidx4 = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr2, i64 0, i64 %idxprom3
  %delay_reg = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %arrayidx4, i32 0, i32 2
  store i32 %add, ptr %delay_reg, align 4
  %7 = load ptr, ptr %core.addr, align 8
  %eitr5 = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 9
  %8 = load i32, ptr %i, align 4
  %idxprom6 = sext i32 %8 to i64
  %arrayidx7 = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr5, i64 0, i64 %idxprom6
  %delay_resolution_ns = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %arrayidx7, i32 0, i32 3
  store i32 1024, ptr %delay_resolution_ns, align 8
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %9 = load i32, ptr %i, align 4
  %inc = add i32 %9, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !35

for.end:                                          ; preds = %for.cond
  %10 = load i8, ptr %create.addr, align 1
  %tobool = trunc i8 %10 to i1
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %for.end
  br label %for.end19

if.end:                                           ; preds = %for.end
  store i32 0, ptr %i, align 4
  br label %for.cond8

for.cond8:                                        ; preds = %for.inc17, %if.end
  %11 = load i32, ptr %i, align 4
  %cmp9 = icmp slt i32 %11, 25
  br i1 %cmp9, label %for.body10, label %for.end19

for.body10:                                       ; preds = %for.cond8
  %12 = load ptr, ptr %core.addr, align 8
  %eitr11 = getelementptr inbounds %struct.IGBCore, ptr %12, i32 0, i32 9
  %13 = load i32, ptr %i, align 4
  %idxprom12 = sext i32 %13 to i64
  %arrayidx13 = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr11, i64 0, i64 %idxprom12
  %call = call ptr @timer_new_ns(i32 noundef 1, ptr noundef @igb_intrmgr_on_msix_throttling_timer, ptr noundef %arrayidx13)
  %14 = load ptr, ptr %core.addr, align 8
  %eitr14 = getelementptr inbounds %struct.IGBCore, ptr %14, i32 0, i32 9
  %15 = load i32, ptr %i, align 4
  %idxprom15 = sext i32 %15 to i64
  %arrayidx16 = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr14, i64 0, i64 %idxprom15
  %timer = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %arrayidx16, i32 0, i32 0
  store ptr %call, ptr %timer, align 8
  br label %for.inc17

for.inc17:                                        ; preds = %for.body10
  %16 = load i32, ptr %i, align 4
  %inc18 = add i32 %16, 1
  store i32 %inc18, ptr %i, align 4
  br label %for.cond8, !llvm.loop !36

for.end19:                                        ; preds = %for.cond8, %if.then
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal ptr @timer_new_ns(i32 noundef %type, ptr noundef %cb, ptr noundef %opaque) #0 {
entry:
  %type.addr = alloca i32, align 4
  %cb.addr = alloca ptr, align 8
  %opaque.addr = alloca ptr, align 8
  store i32 %type, ptr %type.addr, align 4
  store ptr %cb, ptr %cb.addr, align 8
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load i32, ptr %type.addr, align 4
  %1 = load ptr, ptr %cb.addr, align 8
  %2 = load ptr, ptr %opaque.addr, align 8
  %call = call ptr @timer_new(i32 noundef %0, i32 noundef 1, ptr noundef %1, ptr noundef %2)
  ret ptr %call
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_on_msix_throttling_timer(ptr noundef %opaque) #0 {
entry:
  %opaque.addr = alloca ptr, align 8
  %timer = alloca ptr, align 8
  %idx = alloca i32, align 4
  store ptr %opaque, ptr %opaque.addr, align 8
  %0 = load ptr, ptr %opaque.addr, align 8
  store ptr %0, ptr %timer, align 8
  %1 = load ptr, ptr %timer, align 8
  %2 = load ptr, ptr %timer, align 8
  %core = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %2, i32 0, i32 4
  %3 = load ptr, ptr %core, align 8
  %eitr = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 9
  %arrayidx = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr, i64 0, i64 0
  %sub.ptr.lhs.cast = ptrtoint ptr %1 to i64
  %sub.ptr.rhs.cast = ptrtoint ptr %arrayidx to i64
  %sub.ptr.sub = sub i64 %sub.ptr.lhs.cast, %sub.ptr.rhs.cast
  %sub.ptr.div = sdiv exact i64 %sub.ptr.sub, 32
  %conv = trunc i64 %sub.ptr.div to i32
  store i32 %conv, ptr %idx, align 4
  %4 = load ptr, ptr %timer, align 8
  %running = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %4, i32 0, i32 1
  store i8 0, ptr %running, align 8
  %5 = load i32, ptr %idx, align 4
  call void @trace_e1000e_irq_msix_notify_postponed_vec(i32 noundef %5)
  %6 = load ptr, ptr %timer, align 8
  %core1 = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %6, i32 0, i32 4
  %7 = load ptr, ptr %core1, align 8
  %8 = load i32, ptr %idx, align 4
  call void @igb_msix_notify(ptr noundef %7, i32 noundef %8)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_irq_msix_notify_postponed_vec(i32 noundef %idx) #0 {
entry:
  %idx.addr = alloca i32, align 4
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load i32, ptr %idx.addr, align 4
  call void @_nocheck__trace_e1000e_irq_msix_notify_postponed_vec(i32 noundef %0)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_irq_msix_notify_postponed_vec(i32 noundef %idx) #0 {
entry:
  %idx.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %idx, ptr %idx.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.190, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %idx.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.191, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_vm_state_running() #0 {
entry:
  call void @_nocheck__trace_e1000e_vm_state_running()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_resume(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %0, 25
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %1 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 9
  %2 = load i32, ptr %i, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  call void @igb_intmgr_timer_resume(ptr noundef %arrayidx)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %3 = load i32, ptr %i, align 4
  %inc = add i32 %3, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !37

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_autoneg_resume(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %call = call zeroext i1 @igb_have_autoneg(ptr noundef %0)
  br i1 %call, label %land.lhs.true, label %if.end

land.lhs.true:                                    ; preds = %entry
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 1
  %arrayidx = getelementptr [32 x i16], ptr %phy, i64 0, i64 1
  %2 = load i16, ptr %arrayidx, align 2
  %conv = zext i16 %2 to i32
  %and = and i32 %conv, 32
  %tobool = icmp ne i32 %and, 0
  br i1 %tobool, label %if.end, label %if.then

if.then:                                          ; preds = %land.lhs.true
  %3 = load ptr, ptr %core.addr, align 8
  %owner_nic = getelementptr inbounds %struct.IGBCore, ptr %3, i32 0, i32 13
  %4 = load ptr, ptr %owner_nic, align 8
  %call1 = call ptr @qemu_get_queue(ptr noundef %4)
  %link_down = getelementptr inbounds %struct.NetClientState, ptr %call1, i32 0, i32 1
  store i32 0, ptr %link_down, align 8
  %5 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %5, i32 0, i32 4
  %6 = load ptr, ptr %autoneg_timer, align 8
  %call2 = call i64 @qemu_clock_get_ms(i32 noundef 1)
  %add = add i64 %call2, 500
  call void @timer_mod(ptr noundef %6, i64 noundef %add)
  br label %if.end

if.end:                                           ; preds = %if.then, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_vm_state_stopped() #0 {
entry:
  call void @_nocheck__trace_e1000e_vm_state_stopped()
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_autoneg_pause(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %autoneg_timer = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 4
  %1 = load ptr, ptr %autoneg_timer, align 8
  call void @timer_del(ptr noundef %1)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_pause(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %0, 25
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %1 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 9
  %2 = load i32, ptr %i, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  call void @igb_intmgr_timer_pause(ptr noundef %arrayidx)
  br label %for.inc

for.inc:                                          ; preds = %for.body
  %3 = load i32, ptr %i, align 4
  %inc = add i32 %3, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !38

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_vm_state_running() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_VM_STATE_RUNNING_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.192, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.193)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intmgr_timer_resume(ptr noundef %timer) #0 {
entry:
  %timer.addr = alloca ptr, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %0, i32 0, i32 1
  %1 = load i8, ptr %running, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %timer.addr, align 8
  call void @igb_intrmgr_rearm_timer(ptr noundef %2)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal i64 @qemu_clock_get_ms(i32 noundef %type) #0 {
entry:
  %type.addr = alloca i32, align 4
  store i32 %type, ptr %type.addr, align 4
  %0 = load i32, ptr %type.addr, align 4
  %call = call i64 @qemu_clock_get_ns(i32 noundef %0)
  %div = sdiv i64 %call, 1000000
  ret i64 %div
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_vm_state_stopped() #0 {
entry:
  %_now = alloca %struct.timeval, align 8
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_VM_STATE_STOPPED_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  call void (ptr, ...) @qemu_log(ptr noundef @.str.194, i32 noundef %call10, i64 noundef %3, i64 noundef %4)
  br label %if.end

if.else:                                          ; preds = %if.then
  call void (ptr, ...) @qemu_log(ptr noundef @.str.195)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @timer_del(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intmgr_timer_pause(ptr noundef %timer) #0 {
entry:
  %timer.addr = alloca ptr, align 8
  store ptr %timer, ptr %timer.addr, align 8
  %0 = load ptr, ptr %timer.addr, align 8
  %running = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %0, i32 0, i32 1
  %1 = load i8, ptr %running, align 8
  %tobool = trunc i8 %1 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %entry
  %2 = load ptr, ptr %timer.addr, align 8
  %timer1 = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %2, i32 0, i32 0
  %3 = load ptr, ptr %timer1, align 8
  call void @timer_del(ptr noundef %3)
  br label %if.end

if.end:                                           ; preds = %if.then, %entry
  ret void
}

declare ptr @object_class_dynamic_cast_assert(ptr noundef, ptr noundef, ptr noundef, i32 noundef, ptr noundef) #1

declare ptr @object_get_class(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_rx_set_cso(i32 noundef %cso_state) #0 {
entry:
  %cso_state.addr = alloca i32, align 4
  store i32 %cso_state, ptr %cso_state.addr, align 4
  %0 = load i32, ptr %cso_state.addr, align 4
  call void @_nocheck__trace_e1000e_rx_set_cso(i32 noundef %0)
  ret void
}

declare void @qemu_set_offload(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_rx_set_cso(i32 noundef %cso_state) #0 {
entry:
  %cso_state.addr = alloca i32, align 4
  %_now = alloca %struct.timeval, align 8
  store i32 %cso_state, ptr %cso_state.addr, align 4
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end11

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_RX_SET_CSO_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end11

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end11

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i32, ptr %cso_state.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.198, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %5)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i32, ptr %cso_state.addr, align 4
  call void (ptr, ...) @qemu_log(ptr noundef @.str.199, i32 noundef %6)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end11

if.end11:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

declare void @g_free(ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_intrmgr_reset(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  %i = alloca i32, align 4
  store ptr %core, ptr %core.addr, align 8
  store i32 0, ptr %i, align 4
  br label %for.cond

for.cond:                                         ; preds = %for.inc, %entry
  %0 = load i32, ptr %i, align 4
  %cmp = icmp slt i32 %0, 25
  br i1 %cmp, label %for.body, label %for.end

for.body:                                         ; preds = %for.cond
  %1 = load ptr, ptr %core.addr, align 8
  %eitr = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 9
  %2 = load i32, ptr %i, align 4
  %idxprom = sext i32 %2 to i64
  %arrayidx = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr, i64 0, i64 %idxprom
  %running = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %arrayidx, i32 0, i32 1
  %3 = load i8, ptr %running, align 8
  %tobool = trunc i8 %3 to i1
  br i1 %tobool, label %if.then, label %if.end

if.then:                                          ; preds = %for.body
  %4 = load ptr, ptr %core.addr, align 8
  %eitr1 = getelementptr inbounds %struct.IGBCore, ptr %4, i32 0, i32 9
  %5 = load i32, ptr %i, align 4
  %idxprom2 = sext i32 %5 to i64
  %arrayidx3 = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr1, i64 0, i64 %idxprom2
  %timer = getelementptr inbounds %struct.IGBIntrDelayTimer_st, ptr %arrayidx3, i32 0, i32 0
  %6 = load ptr, ptr %timer, align 8
  call void @timer_del(ptr noundef %6)
  %7 = load ptr, ptr %core.addr, align 8
  %eitr4 = getelementptr inbounds %struct.IGBCore, ptr %7, i32 0, i32 9
  %8 = load i32, ptr %i, align 4
  %idxprom5 = sext i32 %8 to i64
  %arrayidx6 = getelementptr [25 x %struct.IGBIntrDelayTimer_st], ptr %eitr4, i64 0, i64 %idxprom5
  call void @igb_intrmgr_on_msix_throttling_timer(ptr noundef %arrayidx6)
  br label %if.end

if.end:                                           ; preds = %if.then, %for.body
  br label %for.inc

for.inc:                                          ; preds = %if.end
  %9 = load i32, ptr %i, align 4
  %inc = add i32 %9, 1
  store i32 %inc, ptr %i, align 4
  br label %for.cond, !llvm.loop !39

for.end:                                          ; preds = %for.cond
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @igb_link_down(ptr noundef %core) #0 {
entry:
  %core.addr = alloca ptr, align 8
  store ptr %core, ptr %core.addr, align 8
  %0 = load ptr, ptr %core.addr, align 8
  %mac = getelementptr inbounds %struct.IGBCore, ptr %0, i32 0, i32 0
  %arraydecay = getelementptr inbounds [32768 x i32], ptr %mac, i64 0, i64 0
  %1 = load ptr, ptr %core.addr, align 8
  %phy = getelementptr inbounds %struct.IGBCore, ptr %1, i32 0, i32 1
  %arraydecay1 = getelementptr inbounds [32 x i16], ptr %phy, i64 0, i64 0
  call void @e1000x_update_regs_on_link_down(ptr noundef %arraydecay, ptr noundef %arraydecay1)
  %2 = load ptr, ptr %core.addr, align 8
  call void @igb_update_flowctl_status(ptr noundef %2)
  ret void
}

declare void @e1000x_reset_mac_addr(ptr noundef, ptr noundef, ptr noundef) #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext %enabled) #0 {
entry:
  %enabled.addr = alloca i8, align 1
  %frombool = zext i1 %enabled to i8
  store i8 %frombool, ptr %enabled.addr, align 1
  %0 = load i8, ptr %enabled.addr, align 1
  %tobool = trunc i8 %0 to i1
  call void @_nocheck__trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext %tobool)
  ret void
}

; Function Attrs: nounwind sspstrong uwtable
define internal void @_nocheck__trace_e1000e_link_autoneg_flowctl(i1 noundef zeroext %enabled) #0 {
entry:
  %enabled.addr = alloca i8, align 1
  %_now = alloca %struct.timeval, align 8
  %frombool = zext i1 %enabled to i8
  store i8 %frombool, ptr %enabled.addr, align 1
  %0 = load i32, ptr @trace_events_enabled_count, align 4
  %tobool = icmp ne i32 %0, 0
  %lnot = xor i1 %tobool, true
  %lnot1 = xor i1 %lnot, true
  %lnot.ext = zext i1 %lnot1 to i32
  %conv = sext i32 %lnot.ext to i64
  %tobool2 = icmp ne i64 %conv, 0
  br i1 %tobool2, label %land.lhs.true, label %if.end15

land.lhs.true:                                    ; preds = %entry
  %1 = load i16, ptr @_TRACE_E1000E_LINK_AUTONEG_FLOWCTL_DSTATE, align 2
  %conv3 = zext i16 %1 to i32
  %tobool4 = icmp ne i32 %conv3, 0
  br i1 %tobool4, label %land.lhs.true5, label %if.end15

land.lhs.true5:                                   ; preds = %land.lhs.true
  %call = call zeroext i1 @qemu_loglevel_mask(i32 noundef 32768)
  br i1 %call, label %if.then, label %if.end15

if.then:                                          ; preds = %land.lhs.true5
  %2 = load i8, ptr @message_with_timestamp, align 1
  %tobool7 = trunc i8 %2 to i1
  br i1 %tobool7, label %if.then8, label %if.else

if.then8:                                         ; preds = %if.then
  %call9 = call i32 @gettimeofday(ptr noundef %_now, ptr noundef null) #12
  %call10 = call i32 @qemu_get_thread_id()
  %tv_sec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 0
  %3 = load i64, ptr %tv_sec, align 8
  %tv_usec = getelementptr inbounds %struct.timeval, ptr %_now, i32 0, i32 1
  %4 = load i64, ptr %tv_usec, align 8
  %5 = load i8, ptr %enabled.addr, align 1
  %tobool11 = trunc i8 %5 to i1
  %conv12 = zext i1 %tobool11 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.200, i32 noundef %call10, i64 noundef %3, i64 noundef %4, i32 noundef %conv12)
  br label %if.end

if.else:                                          ; preds = %if.then
  %6 = load i8, ptr %enabled.addr, align 1
  %tobool13 = trunc i8 %6 to i1
  %conv14 = zext i1 %tobool13 to i32
  call void (ptr, ...) @qemu_log(ptr noundef @.str.201, i32 noundef %conv14)
  br label %if.end

if.end:                                           ; preds = %if.else, %if.then8
  br label %if.end15

if.end15:                                         ; preds = %if.end, %land.lhs.true5, %land.lhs.true, %entry
  ret void
}

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #3 = { noreturn nounwind "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #4 = { noreturn "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #5 = { nocallback nofree nounwind willreturn memory(argmem: write) }
attributes #6 = { convergent nocallback nofree nosync nounwind willreturn memory(none) }
attributes #7 = { nocallback nofree nounwind willreturn memory(argmem: readwrite) }
attributes #8 = { nounwind willreturn memory(read) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #9 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #10 = { allocsize(0,1) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #11 = { noreturn nounwind }
attributes #12 = { nounwind }
attributes #13 = { noreturn }
attributes #14 = { nounwind willreturn memory(read) }
attributes #15 = { allocsize(0,1) }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
!5 = distinct !{!5, !6}
!6 = !{!"llvm.loop.mustprogress"}
!7 = distinct !{!7, !6}
!8 = distinct !{!8, !6}
!9 = distinct !{!9, !6}
!10 = distinct !{!10, !6}
!11 = distinct !{!11, !6}
!12 = distinct !{!12, !6}
!13 = distinct !{!13, !6}
!14 = distinct !{!14, !6}
!15 = distinct !{!15, !6}
!16 = distinct !{!16, !6}
!17 = distinct !{!17, !6}
!18 = distinct !{!18, !6}
!19 = distinct !{!19, !6}
!20 = distinct !{!20, !6}
!21 = distinct !{!21, !6}
!22 = distinct !{!22, !6}
!23 = distinct !{!23, !6}
!24 = distinct !{!24, !6}
!25 = distinct !{!25, !6}
!26 = distinct !{!26, !6}
!27 = !{i64 2152048830}
!28 = distinct !{!28, !6}
!29 = distinct !{!29, !6}
!30 = distinct !{!30, !6}
!31 = distinct !{!31, !6}
!32 = distinct !{!32, !6}
!33 = distinct !{!33, !6}
!34 = distinct !{!34, !6}
!35 = distinct !{!35, !6}
!36 = distinct !{!36, !6}
!37 = distinct !{!37, !6}
!38 = distinct !{!38, !6}
!39 = distinct !{!39, !6}
