****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Sun May 19 20:45:27 2019
****************************************

Warning: There are 39 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                       Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock ideal_clock (rise edge)                   0.00       0.00       0.00
  clock network delay (ideal)                                0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                  0.00       0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                  0.05       0.12       0.13 r
  n1316 (net)                    7     3.31 
  U1626/A3 (AO221X1_LVT)                          0.05       9.48       9.61 r
  U1626/Y (AO221X1_LVT)                           0.03       0.07       9.68 r
  n713 (net)                     1     0.52 
  U1627/A5 (AO221X1_LVT)                          0.03       0.11       9.80 r
  U1627/Y (AO221X1_LVT)                           0.04       0.07       9.86 r
  n770 (net)                     2     1.18 
  U1588/A2 (OA21X1_LVT)                           0.04       0.61      10.48 r
  U1588/Y (OA21X1_LVT)                            0.03       0.06      10.54 r
  n727 (net)                     3     1.62 
  U1520/A2 (NOR3X0_LVT)                           0.03       1.39      11.93 r
  U1520/Y (NOR3X0_LVT)                            0.02       0.08      12.01 f
  n737 (net)                     2     1.03 
  U1559/A (NBUFFX2_LVT)                           0.02       0.53      12.54 f
  U1559/Y (NBUFFX2_LVT)                           0.02       0.04      12.58 f
  n704 (net)                     2     1.34 
  U1546/A2 (NOR2X0_LVT)                           0.02       0.69      13.28 f
  U1546/Y (NOR2X0_LVT)                            0.03       0.07      13.34 r
  n943 (net)                     5     2.52 
  U1806/A (NBUFFX2_LVT)                           0.03       4.35      17.69 r
  U1806/Y (NBUFFX2_LVT)                           0.04       0.05      17.74 r
  n804 (net)                    13     6.09 
  U1569/A3 (AO222X1_LVT)                          0.04      52.35      70.10 r
  U1569/Y (AO222X1_LVT)                           0.05       0.10      70.20 r
  inq_in2_div_buf1[51] (net)     5     2.66 
  fpu_add/U62/A (NBUFFX2_LVT)                     0.05       4.58      74.78 r
  fpu_add/U62/Y (NBUFFX2_LVT)                     0.02       0.05      74.83 r
  fpu_add/n3 (net)               2     1.10 
  fpu_add/fpu_add_frac_dp/U28/A1 (AND2X1_LVT)     0.02       0.06      74.88 r
  fpu_add/fpu_add_frac_dp/U28/Y (AND2X1_LVT)      0.08       0.04      74.92 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2/N55 (net)
                                 1     0.52 
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/D (DFFX1_LVT)
                                                  0.08       0.01      74.93 r
  data arrival time                                                    74.93

  clock ideal_clock (rise edge)                   0.00      75.00      75.00
  clock network delay (ideal)                                0.00      75.00
  clock reconvergence pessimism                              0.00      75.00
  clock uncertainty                                         -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/CLK (DFFX1_LVT)       74.99 r
  library setup time                                        -0.06      74.93
  data required time                                                   74.93
  -----------------------------------------------------------------------------
  data required time                                                   74.93
  data arrival time                                                   -74.93
  -----------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                         0.00


1
