
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003568                       # Number of seconds simulated
sim_ticks                                  3568409112                       # Number of ticks simulated
final_tick                               531495511107                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63990                       # Simulator instruction rate (inst/s)
host_op_rate                                    80988                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 226080                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876052                       # Number of bytes of host memory used
host_seconds                                 15783.82                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278294209                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       247296                       # Number of bytes read from this memory
system.physmem.bytes_read::total               252800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       144384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            144384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1932                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1975                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1128                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1128                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1542424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     69301471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                70843895                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1542424                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1542424                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40461728                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40461728                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40461728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1542424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     69301471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              111305623                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8557337                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3117128                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2538312                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209465                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1272626                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1205435                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           329722                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9260                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3113597                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17219010                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3117128                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1535157                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3789761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1125832                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         635098                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1524398                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         88686                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8450937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.521009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.308280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4661176     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           332423      3.93%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           268767      3.18%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           650876      7.70%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           172849      2.05%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           235527      2.79%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           163264      1.93%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            94750      1.12%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1871305     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8450937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364264                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.012193                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3249646                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        621252                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3644619                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         23237                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         912176                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       530116                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           326                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20626749                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1664                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         912176                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3487793                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          114890                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       163358                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3424878                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        347834                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19893661                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           318                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         139876                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        112697                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27820358                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92888980                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92888980                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17063746                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10756574                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4128                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2463                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            972546                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1871604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       970234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        18927                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       411606                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18789050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4138                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14897225                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        30667                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6473879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     19957013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          742                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8450937                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.762790                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.890505                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2943538     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1794115     21.23%     56.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1218862     14.42%     70.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       874020     10.34%     80.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       746922      8.84%     89.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       397734      4.71%     94.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       335903      3.97%     98.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        67194      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        72649      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8450937                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           88558     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          19142     15.15%     85.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18679     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12385335     83.14%     83.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       207691      1.39%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1663      0.01%     84.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1490735     10.01%     94.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       811801      5.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14897225                       # Type of FU issued
system.switch_cpus.iq.rate                   1.740872                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              126383                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008484                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38402433                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25267251                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14517170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15023608                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        56600                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       740992                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          356                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       245285                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         912176                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           64184                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8427                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18793188                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        43225                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1871604                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       970234                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2444                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       119614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246315                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14663465                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1395530                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       233756                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2188978                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2065707                       # Number of branches executed
system.switch_cpus.iew.exec_stores             793448                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.713555                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14527127                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14517170                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9440951                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26832571                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.696459                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351847                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12291256                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6502082                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212889                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7538761                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.630408                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.142626                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2925670     38.81%     38.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2086324     27.67%     66.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       841258     11.16%     77.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       485026      6.43%     84.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       389118      5.16%     89.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       164985      2.19%     91.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       195051      2.59%     94.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        94997      1.26%     95.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       356332      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7538761                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12291256                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1855558                       # Number of memory references committed
system.switch_cpus.commit.loads               1130609                       # Number of loads committed
system.switch_cpus.commit.membars                1688                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1763103                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078280                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250613                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        356332                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25975598                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38499492                       # The number of ROB writes
system.switch_cpus.timesIdled                    3651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  106400                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12291256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.855734                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.855734                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.168588                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.168588                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65972483                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20054139                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19017315                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3390                       # number of misc regfile writes
system.l2.replacements                           1978                       # number of replacements
system.l2.tagsinuse                       2046.419728                       # Cycle average of tags in use
system.l2.total_refs                           184748                       # Total number of references to valid blocks.
system.l2.sampled_refs                           4022                       # Sample count of references to valid blocks.
system.l2.avg_refs                          45.934361                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            37.629281                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      28.541137                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     860.973292                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1119.276018                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018374                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.013936                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.420397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.546521                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999228                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         3698                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3699                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2062                       # number of Writeback hits
system.l2.Writeback_hits::total                  2062                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          3750                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3751                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         3750                       # number of overall hits
system.l2.overall_hits::total                    3751                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1930                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1973                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1932                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1975                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1932                       # number of overall misses
system.l2.overall_misses::total                  1975                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1875402                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     70326309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        72201711                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data        84250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         84250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1875402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     70410559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72285961                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1875402                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     70410559                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72285961                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5672                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2062                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2062                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                54                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5726                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5726                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.342928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.347849                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.037037                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.340021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.344918                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.340021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.344918                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        43614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 36438.502073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 36594.886467                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        42125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        42125                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        43614                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 36444.388716                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 36600.486582                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        43614                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 36444.388716                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 36600.486582                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1128                       # number of writebacks
system.l2.writebacks::total                      1128                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1930                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1973                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1975                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1628304                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     59097963                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     60726267                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        72645                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        72645                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1628304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     59170608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60798912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1628304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     59170608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     60798912                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.342928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.347849                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.340021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.344918                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.340021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.344918                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 37867.534884                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 30620.706218                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 30778.645210                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 36322.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36322.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 37867.534884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 30626.608696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 30784.259241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 37867.534884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 30626.608696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 30784.259241                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                514.051780                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001533157                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    518                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1933461.693050                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    40.051780                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            474                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.064186                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.759615                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.823801                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1524347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1524347                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1524347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1524347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1524347                       # number of overall hits
system.cpu.icache.overall_hits::total         1524347                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2492625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2492625                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2492625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2492625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2492625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2492625                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1524398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1524398                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1524398                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1524398                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1524398                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1524398                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        48875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        48875                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        48875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        48875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        48875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        48875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2041105                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2041105                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2041105                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2041105                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2041105                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2041105                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 46388.750000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46388.750000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 46388.750000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46388.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 46388.750000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46388.750000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5682                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157703212                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5938                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               26558.304480                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   224.887338                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      31.112662                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.878466                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.121534                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1060116                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1060116                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       720883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         720883                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1855                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1855                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1695                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1695                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1780999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1780999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1780999                       # number of overall hits
system.cpu.dcache.overall_hits::total         1780999                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        14176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14176                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          495                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14671                       # number of overall misses
system.cpu.dcache.overall_misses::total         14671                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    508764437                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    508764437                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     23126816                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23126816                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    531891253                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    531891253                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    531891253                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    531891253                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1074292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1074292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       721378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       721378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1695                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1695                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1795670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1795670                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1795670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1795670                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013196                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000686                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008170                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 35889.139179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35889.139179                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 46720.840404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46720.840404                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 36254.601118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36254.601118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 36254.601118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36254.601118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        88484                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets        44242                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2062                       # number of writebacks
system.cpu.dcache.writebacks::total              2062                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8548                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8548                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          441                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8989                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8989                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8989                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5628                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           54                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5682                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5682                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    104670968                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    104670968                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1169217                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1169217                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    105840185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    105840185                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    105840185                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    105840185                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005239                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003164                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003164                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003164                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003164                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 18598.253021                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18598.253021                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 21652.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21652.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 18627.276487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18627.276487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 18627.276487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18627.276487                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
