// Seed: 1052092719
module module_0;
  assign id_1 = id_1;
  always @(negedge id_1) $display(1'h0, id_1, id_1++);
  wire id_2;
  wire id_3;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output tri id_2
    , id_6,
    input tri id_3,
    output tri id_4
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor  id_0,
    input  wire id_1,
    output wor  id_2
);
  wire id_4;
  id_6(
      .id_0(1'b0), .id_1(1), .id_2(id_2 == 1)
  );
  always_latch #1 $display(id_1, 1'b0, 1'b0, 1'h0);
  nand primCall (id_0, id_1, id_4, id_6, id_7);
  wire id_7;
  always @(posedge 1) begin : LABEL_0
    id_0 = 1;
  end
  module_0 modCall_1 ();
endmodule
