{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758596550421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758596550423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 23 00:02:30 2025 " "Processing started: Tue Sep 23 00:02:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758596550423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758596550423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula_03_ex_02 -c Aula_03_ex_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula_03_ex_02 -c Aula_03_ex_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758596550423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758596550838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758596550838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicol/documents/digitais/aula_03/ex_02/cnt_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicol/documents/digitais/aula_03/ex_02/cnt_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_1s-SYN " "Found design unit 1: cnt_1s-SYN" {  } { { "../../Aula_03/ex_02/cnt_1s.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Aula_03/ex_02/cnt_1s.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758596563389 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_1s " "Found entity 1: cnt_1s" {  } { { "../../Aula_03/ex_02/cnt_1s.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Aula_03/ex_02/cnt_1s.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758596563389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758596563389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicol/documents/digitais/projetos quartus/aula_03_ex_02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicol/documents/digitais/projetos quartus/aula_03_ex_02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula_03_ex_02-decode " "Found design unit 1: Aula_03_ex_02-decode" {  } { { "../Aula_03_ex_02.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/Aula_03_ex_02.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758596563389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula_03_ex_02 " "Found entity 1: Aula_03_ex_02" {  } { { "../Aula_03_ex_02.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/Aula_03_ex_02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758596563389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758596563389 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Aula_03_ex_02.vhd " "Can't analyze file -- file output_files/Aula_03_ex_02.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1758596563389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula_03_ex_02 " "Elaborating entity \"Aula_03_ex_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758596563462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_1s cnt_1s:cnt " "Elaborating entity \"cnt_1s\" for hierarchy \"cnt_1s:cnt\"" {  } { { "../Aula_03_ex_02.vhd" "cnt" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/Aula_03_ex_02.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758596563464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt_1s:cnt\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt_1s:cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../../Aula_03/ex_02/cnt_1s.vhd" "LPM_COUNTER_component" { Text "C:/Users/nicol/Documents/Digitais/Aula_03/ex_02/cnt_1s.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758596563506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt_1s:cnt\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt_1s:cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "../../Aula_03/ex_02/cnt_1s.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Aula_03/ex_02/cnt_1s.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758596563506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt_1s:cnt\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt_1s:cnt\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758596563506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758596563506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758596563506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758596563506 ""}  } { { "../../Aula_03/ex_02/cnt_1s.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Aula_03/ex_02/cnt_1s.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758596563506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jlh " "Found entity 1: cntr_jlh" {  } { { "db/cntr_jlh.tdf" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_02/db/cntr_jlh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758596563559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758596563559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jlh cnt_1s:cnt\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated " "Elaborating entity \"cntr_jlh\" for hierarchy \"cnt_1s:cnt\|lpm_counter:LPM_COUNTER_component\|cntr_jlh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758596563559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758596563844 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758596563844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758596563844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758596563844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758596563948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 23 00:02:43 2025 " "Processing ended: Tue Sep 23 00:02:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758596563948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758596563948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758596563948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758596563948 ""}
