#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017ed74d4550 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0000017ed753f5a0_0 .var "clk", 0 0;
v0000017ed7540e00_0 .var/i "fd", 31 0;
v0000017ed753f280_0 .var/i "i", 31 0;
v0000017ed7540c20_0 .var "instruction", 31 0;
v0000017ed7540ea0 .array "memory", 1023 0, 7 0;
v0000017ed7540180_0 .var "reset", 0 0;
S_0000017ed74d46e0 .scope module, "uut" "pipeline_RISCV" 2 13, 3 16 0, S_0000017ed74d4550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
P_0000017ed7492810 .param/l "ADD" 0 3 26, C4<00000>;
P_0000017ed7492848 .param/l "AND" 0 3 27, C4<00110>;
P_0000017ed7492880 .param/l "ASR" 0 3 28, C4<01100>;
P_0000017ed74928b8 .param/l "B" 0 3 28, C4<10010>;
P_0000017ed74928f0 .param/l "BEQ" 0 3 28, C4<10000>;
P_0000017ed7492928 .param/l "BGT" 0 3 28, C4<10001>;
P_0000017ed7492960 .param/l "CALL" 0 3 28, C4<10011>;
P_0000017ed7492998 .param/l "CMP" 0 3 27, C4<00101>;
P_0000017ed74929d0 .param/l "DIV" 0 3 26, C4<00011>;
P_0000017ed7492a08 .param/l "LD" 0 3 28, C4<01110>;
P_0000017ed7492a40 .param/l "LSL" 0 3 27, C4<01010>;
P_0000017ed7492a78 .param/l "LSR" 0 3 27, C4<01011>;
P_0000017ed7492ab0 .param/l "MOD" 0 3 27, C4<00100>;
P_0000017ed7492ae8 .param/l "MOV" 0 3 27, C4<01001>;
P_0000017ed7492b20 .param/l "MUL" 0 3 26, C4<00010>;
P_0000017ed7492b58 .param/l "NOP" 0 3 28, C4<01101>;
P_0000017ed7492b90 .param/l "NOT" 0 3 27, C4<01000>;
P_0000017ed7492bc8 .param/l "OR" 0 3 27, C4<00111>;
P_0000017ed7492c00 .param/l "RET" 0 3 28, C4<10100>;
P_0000017ed7492c38 .param/l "ST" 0 3 28, C4<01111>;
P_0000017ed7492c70 .param/l "SUB" 0 3 26, C4<00001>;
v0000017ed753d940_0 .var "HALTED", 0 0;
v0000017ed753da80_0 .var "IR", 31 0;
v0000017ed753df80_0 .var "PC", 31 0;
L_0000017ed7580088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000017ed753db20_0 .net/2u *"_ivl_0", 31 0, L_0000017ed7580088;  1 drivers
v0000017ed753dc60_0 .var "address", 9 0;
v0000017ed7540720_0 .var "branchPC", 31 0;
v0000017ed753ff00_0 .net "clk", 0 0, v0000017ed753f5a0_0;  1 drivers
v0000017ed7540cc0_0 .var "dReg", 3 0;
v0000017ed75400e0_0 .net "instruction", 31 0, v0000017ed74c3290_0;  1 drivers
v0000017ed75404a0_0 .var "is_Branch_Taken", 0 0;
v0000017ed7540a40_0 .net "nextPC", 31 0, v0000017ed753dd00_0;  1 drivers
v0000017ed7540d60_0 .var "op1", 3 0;
v0000017ed7540220_0 .var "op2", 3 0;
v0000017ed75402c0_0 .net "rdData1", 31 0, L_0000017ed74d9b20;  1 drivers
v0000017ed753faa0_0 .net "rdData2", 31 0, L_0000017ed74d9ff0;  1 drivers
v0000017ed753fbe0_0 .var "reset", 0 0;
v0000017ed753f820_0 .var "wrData", 31 0;
v0000017ed753f8c0_0 .var "writeDataMem", 31 0;
v0000017ed7540400_0 .var "writeEnable", 0 0;
v0000017ed753f960_0 .var "writeEnableMem", 0 0;
L_0000017ed7540ae0 .arith/sum 32, v0000017ed753df80_0, L_0000017ed7580088;
S_0000017ed74ca8e0 .scope module, "mem" "memory" 3 75, 4 1 0, S_0000017ed74d46e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /INPUT 10 "address";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "writeEnable";
    .port_info 4 /INPUT 32 "writeData";
v0000017ed74c20d0_0 .net "address", 9 0, v0000017ed753dc60_0;  1 drivers
v0000017ed74bfed0_0 .net "clk", 0 0, v0000017ed753f5a0_0;  alias, 1 drivers
v0000017ed74c3290_0 .var "instruction", 31 0;
v0000017ed74d4870 .array "memory", 1023 0, 7 0;
v0000017ed74d4910_0 .net "writeData", 31 0, v0000017ed753f8c0_0;  1 drivers
v0000017ed74c4750_0 .net "writeEnable", 0 0, v0000017ed753f960_0;  1 drivers
E_0000017ed74e3a00 .event negedge, v0000017ed74bfed0_0;
S_0000017ed74caa70 .scope module, "pc_mux" "mux2x1" 3 38, 5 2 0, S_0000017ed74d46e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
v0000017ed74c47f0_0 .net "input0", 31 0, L_0000017ed7540ae0;  1 drivers
v0000017ed74cac00_0 .net "input1", 31 0, v0000017ed7540720_0;  1 drivers
v0000017ed753dd00_0 .var "output_y", 31 0;
v0000017ed753d120_0 .net "selectLine", 0 0, v0000017ed75404a0_0;  1 drivers
E_0000017ed74e3f00 .event anyedge, v0000017ed753d120_0, v0000017ed74c47f0_0, v0000017ed74cac00_0;
S_0000017ed74dd3b0 .scope module, "regfile" "registerFile" 3 55, 6 3 0, S_0000017ed74d46e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "op1";
    .port_info 4 /INPUT 4 "op2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
L_0000017ed74d9b20 .functor BUFZ 32, L_0000017ed753fb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017ed74d9ff0 .functor BUFZ 32, L_0000017ed7540f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017ed753d620_0 .net *"_ivl_0", 31 0, L_0000017ed753fb40;  1 drivers
v0000017ed753dda0_0 .net *"_ivl_10", 5 0, L_0000017ed7540540;  1 drivers
L_0000017ed7580118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017ed753d6c0_0 .net *"_ivl_13", 1 0, L_0000017ed7580118;  1 drivers
v0000017ed753d1c0_0 .net *"_ivl_2", 5 0, L_0000017ed7540360;  1 drivers
L_0000017ed75800d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017ed753de40_0 .net *"_ivl_5", 1 0, L_0000017ed75800d0;  1 drivers
v0000017ed753d760_0 .net *"_ivl_8", 31 0, L_0000017ed7540f40;  1 drivers
v0000017ed753d800_0 .net "clk", 0 0, v0000017ed753f5a0_0;  alias, 1 drivers
v0000017ed753d080_0 .net "dReg", 3 0, v0000017ed7540cc0_0;  1 drivers
v0000017ed753d8a0_0 .var/i "k", 31 0;
v0000017ed753d4e0_0 .net "op1", 3 0, v0000017ed7540d60_0;  1 drivers
v0000017ed753d260_0 .net "op2", 3 0, v0000017ed7540220_0;  1 drivers
v0000017ed753d300_0 .net "rdData1", 31 0, L_0000017ed74d9b20;  alias, 1 drivers
v0000017ed753d3a0_0 .net "rdData2", 31 0, L_0000017ed74d9ff0;  alias, 1 drivers
v0000017ed753dbc0 .array "registerfile", 15 0, 31 0;
v0000017ed753d440_0 .net "reset", 0 0, v0000017ed753fbe0_0;  1 drivers
v0000017ed753d580_0 .net "wrData", 31 0, v0000017ed753f820_0;  1 drivers
v0000017ed753dee0_0 .net "writeEnable", 0 0, v0000017ed7540400_0;  1 drivers
L_0000017ed753fb40 .array/port v0000017ed753dbc0, L_0000017ed7540360;
L_0000017ed7540360 .concat [ 4 2 0 0], v0000017ed7540d60_0, L_0000017ed75800d0;
L_0000017ed7540f40 .array/port v0000017ed753dbc0, L_0000017ed7540540;
L_0000017ed7540540 .concat [ 4 2 0 0], v0000017ed7540220_0, L_0000017ed7580118;
    .scope S_0000017ed74caa70;
T_0 ;
    %wait E_0000017ed74e3f00;
    %load/vec4 v0000017ed753d120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000017ed74c47f0_0;
    %store/vec4 v0000017ed753dd00_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017ed74cac00_0;
    %store/vec4 v0000017ed753dd00_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017ed74dd3b0;
T_1 ;
    %wait E_0000017ed74e3a00;
    %load/vec4 v0000017ed753d440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017ed753d8a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000017ed753d8a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017ed753d8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017ed753dbc0, 0, 4;
    %load/vec4 v0000017ed753d8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017ed753d8a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017ed753dee0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.7, 10;
    %pushi/vec4 0, 0, 1;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000017ed753d580_0;
    %load/vec4 v0000017ed753d080_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017ed753dbc0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017ed74ca8e0;
T_2 ;
    %wait E_0000017ed74e3a00;
    %load/vec4 v0000017ed74c4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000017ed74d4910_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000017ed74c20d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017ed74d4870, 0, 4;
    %load/vec4 v0000017ed74d4910_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000017ed74c20d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017ed74d4870, 0, 4;
    %load/vec4 v0000017ed74d4910_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000017ed74c20d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017ed74d4870, 0, 4;
    %load/vec4 v0000017ed74d4910_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000017ed74c20d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017ed74d4870, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017ed74c20d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000017ed74d4870, 4;
    %load/vec4 v0000017ed74c20d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000017ed74d4870, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ed74c20d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000017ed74d4870, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ed74c20d0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017ed74d4870, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017ed74c3290_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017ed74d46e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017ed753df80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017ed7540720_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ed75404a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ed753d940_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000017ed74d46e0;
T_4 ;
    %wait E_0000017ed74e3a00;
    %load/vec4 v0000017ed753d940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000017ed753df80_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000017ed74d4870, 4;
    %load/vec4 v0000017ed753df80_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000017ed74d4870, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ed753df80_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000017ed74d4870, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000017ed753df80_0;
    %load/vec4a v0000017ed74d4870, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017ed753da80_0, 0;
    %load/vec4 v0000017ed7540a40_0;
    %assign/vec4 v0000017ed753df80_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017ed74d4550;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ed753f5a0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000017ed753f5a0_0;
    %inv;
    %store/vec4 v0000017ed753f5a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000017ed74d4550;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017ed7540180_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017ed7540180_0, 0, 1;
    %vpi_func 2 30 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v0000017ed7540e00_0, 0, 32;
    %load/vec4 v0000017ed7540e00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 32 "$display", "Error: Could not open instructions.hex" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017ed753f280_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000017ed753f280_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_6.3, 5;
    %vpi_func 2 39 "$fscanf" 32, v0000017ed7540e00_0, "%h\012", v0000017ed7540c20_0 {0 0 0};
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0000017ed7540c20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000017ed7540ea0, 4, 0;
    %load/vec4 v0000017ed7540c20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000017ed7540ea0, 4, 0;
    %load/vec4 v0000017ed7540c20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000017ed7540ea0, 4, 0;
    %load/vec4 v0000017ed7540c20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0000017ed7540ea0, 4, 0;
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000017ed7540ea0, 4;
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000017ed7540ea0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000017ed7540ea0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000017ed7540ea0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 45 "$display", " Index %d: Insruction hexadeimal format is: %h  ", v0000017ed753f280_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000017ed7540ea0, 4;
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000017ed7540ea0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000017ed7540ea0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017ed753f280_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000017ed7540ea0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 46 "$display", " Index %d: Insruction hexadeimal format is: %b", v0000017ed753f280_0, S<0,vec4,u32> {1 0 0};
    %jmp T_6.5;
T_6.4 ;
    %vpi_call 2 48 "$display", "Error: Not enough instructions in instructions.hex" {0 0 0};
T_6.5 ;
    %load/vec4 v0000017ed753f280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017ed753f280_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 52 "$fclose", v0000017ed7540e00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000017ed74d4550;
T_7 ;
    %delay 2000000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\processor_tb.v";
    ".\processor.v";
    ".\memory.v";
    ".\MUX_2x1.v";
    ".\registerFile.v";
