<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>sort_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.366</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>17000257</Best-caseLatency>
            <Average-caseLatency>17000257</Average-caseLatency>
            <Worst-caseLatency>17000257</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.170 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.170 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.170 sec</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>17000258</DataflowPipelineThroughput>
            <Interval-min>17000258</Interval-min>
            <Interval-max>17000258</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>64</BRAM_18K>
            <FF>1366</FF>
            <LUT>3084</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sort_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>sort_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>sort_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>sort_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>sort_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>sort_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_d0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_we0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_d1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_we1</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_q0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>20</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_q1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>sort_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>radix_sort_unified_bucket_1_1_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>42</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>68</ID>
                            <BindInstances>empty_19_fu_56_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <BindInstances>add_ln17_fu_124_p2 bucket_sizes_d0</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>83</ID>
                            <BindInstances>add_ln32_fu_84_p2 next_bucket_pointer_fu_104_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>89</ID>
                            <BindInstances>add_ln39_fu_170_p2 bucket_pointer_d0 bucket_sizes_d0</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>add_ln50_fu_75_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U bucket_pointer_U bucket_sizes_U i_4_fu_120_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_unified_bucket_1_2_U0</InstName>
                    <ModuleName>radix_sort_unified_bucket_1_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>50</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_68</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_2_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>68</ID>
                            <BindInstances>empty_16_fu_56_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_74</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_2_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <BindInstances>add_ln17_fu_130_p2 add_ln18_fu_136_p2 bucket_sizes_d0</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>83</ID>
                            <BindInstances>add_ln32_fu_84_p2 next_bucket_pointer_1_fu_104_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_2_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>89</ID>
                            <BindInstances>add_ln39_fu_170_p2 bucket_pointer_d0 bucket_sizes_d0</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99</InstName>
                            <ModuleName>radix_sort_unified_bucket_1_2_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <BindInstances>add_ln50_fu_75_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U bucket_pointer_U bucket_sizes_U i_2_fu_120_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_1_U0</InstName>
                    <ModuleName>merge_sort_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>57</ID>
                    <BindInstances>add_ln7_fu_120_p2 j_6_fu_171_p2 k_5_fu_182_p2 k_4_fu_209_p2 j_fu_219_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>half_sorted0_U half_sorted1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>radix_sort_unified_bucket_1_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_19_fu_56_p2" SOURCE="" URAM="0" VARIABLE="empty_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1000003</Best-caseLatency>
                    <Average-caseLatency>1000003</Average-caseLatency>
                    <Worst-caseLatency>1000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000000</TripCount>
                        <Latency>1000001</Latency>
                        <AbsoluteTimeLatency>10.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>146</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_124_p2" SOURCE="sort_seperate_bucket/radix_sort.c:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_d0" SOURCE="sort_seperate_bucket/radix_sort.c:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.966</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_84_p2" SOURCE="sort_seperate_bucket/radix_sort.c:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_104_p2" SOURCE="sort_seperate_bucket/radix_sort.c:34" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.366</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1000003</Best-caseLatency>
                    <Average-caseLatency>1000003</Average-caseLatency>
                    <Worst-caseLatency>1000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000000</TripCount>
                        <Latency>1000001</Latency>
                        <AbsoluteTimeLatency>10.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>264</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_170_p2" SOURCE="sort_seperate_bucket/radix_sort.c:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_d0" SOURCE="sort_seperate_bucket/radix_sort.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_d0" SOURCE="sort_seperate_bucket/radix_sort.c:46" URAM="0" VARIABLE="add_ln46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1000002</Best-caseLatency>
                    <Average-caseLatency>1000002</Average-caseLatency>
                    <Worst-caseLatency>1000002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1000002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000000</TripCount>
                        <Latency>1000000</Latency>
                        <AbsoluteTimeLatency>10.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_75_p2" SOURCE="sort_seperate_bucket/radix_sort.c:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.366</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17000257</Best-caseLatency>
                    <Average-caseLatency>17000257</Average-caseLatency>
                    <Worst-caseLatency>17000257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17000257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>16000232</Latency>
                        <AbsoluteTimeLatency>0.160 sec</AbsoluteTimeLatency>
                        <IterationLatency>2000029</IterationLatency>
                        <PipelineDepth>2000029</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83</Instance>
                            <Instance>grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89</Instance>
                            <Instance>grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>595</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1308</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:12" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_pointer_U" SOURCE="sort_seperate_bucket/radix_sort.c:13" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_sizes_U" SOURCE="sort_seperate_bucket/radix_sort.c:14" URAM="0" VARIABLE="bucket_sizes"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_120_p2" SOURCE="sort_seperate_bucket/radix_sort.c:24" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.336</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_16_fu_56_p2" SOURCE="" URAM="0" VARIABLE="empty_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_2_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1000003</Best-caseLatency>
                    <Average-caseLatency>1000003</Average-caseLatency>
                    <Worst-caseLatency>1000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000000</TripCount>
                        <Latency>1000001</Latency>
                        <AbsoluteTimeLatency>10.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>146</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>224</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_130_p2" SOURCE="sort_seperate_bucket/radix_sort.c:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_136_p2" SOURCE="sort_seperate_bucket/radix_sort.c:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_d0" SOURCE="sort_seperate_bucket/radix_sort.c:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.966</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>108</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_84_p2" SOURCE="sort_seperate_bucket/radix_sort.c:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_1_fu_104_p2" SOURCE="sort_seperate_bucket/radix_sort.c:34" URAM="0" VARIABLE="next_bucket_pointer_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_2_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.366</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1000003</Best-caseLatency>
                    <Average-caseLatency>1000003</Average-caseLatency>
                    <Worst-caseLatency>1000003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1000003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000000</TripCount>
                        <Latency>1000001</Latency>
                        <AbsoluteTimeLatency>10.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>264</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_170_p2" SOURCE="sort_seperate_bucket/radix_sort.c:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_d0" SOURCE="sort_seperate_bucket/radix_sort.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_d0" SOURCE="sort_seperate_bucket/radix_sort.c:46" URAM="0" VARIABLE="add_ln46"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_2_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1000002</Best-caseLatency>
                    <Average-caseLatency>1000002</Average-caseLatency>
                    <Worst-caseLatency>1000002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1000002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1000000</TripCount>
                        <Latency>1000000</Latency>
                        <AbsoluteTimeLatency>10.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_75_p2" SOURCE="sort_seperate_bucket/radix_sort.c:50" URAM="0" VARIABLE="add_ln50"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_unified_bucket_1_2</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.366</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17000257</Best-caseLatency>
                    <Average-caseLatency>17000257</Average-caseLatency>
                    <Worst-caseLatency>17000257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17000257</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>16000232</Latency>
                        <AbsoluteTimeLatency>0.160 sec</AbsoluteTimeLatency>
                        <IterationLatency>2000029</IterationLatency>
                        <PipelineDepth>2000029</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83</Instance>
                            <Instance>grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89</Instance>
                            <Instance>grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>595</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1335</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/radix_sort.c:12" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_pointer_U" SOURCE="sort_seperate_bucket/radix_sort.c:13" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_sizes_U" SOURCE="sort_seperate_bucket/radix_sort.c:14" URAM="0" VARIABLE="bucket_sizes"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_120_p2" SOURCE="sort_seperate_bucket/radix_sort.c:24" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_1</Name>
            <Loops>
                <VITIS_LOOP_7_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2000002</Best-caseLatency>
                    <Average-caseLatency>2000002</Average-caseLatency>
                    <Worst-caseLatency>2000002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2000002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1>
                        <Name>VITIS_LOOP_7_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2000000</TripCount>
                        <Latency>2000000</Latency>
                        <AbsoluteTimeLatency>20.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>174</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>409</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_120_p2" SOURCE="sort_seperate_bucket/merge_sort.c:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="j_6_fu_171_p2" SOURCE="sort_seperate_bucket/merge_sort.c:29" URAM="0" VARIABLE="j_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="k_5_fu_182_p2" SOURCE="sort_seperate_bucket/merge_sort.c:25" URAM="0" VARIABLE="k_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="k_4_fu_209_p2" SOURCE="sort_seperate_bucket/merge_sort.c:18" URAM="0" VARIABLE="k_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_219_p2" SOURCE="sort_seperate_bucket/merge_sort.c:13" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sort_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.366</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17000257</Best-caseLatency>
                    <Average-caseLatency>17000257</Average-caseLatency>
                    <Worst-caseLatency>17000257</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>17000258</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>17000258</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>1366</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3084</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="half_sorted0_U" SOURCE="sort_seperate_bucket/sort_top.c:10" URAM="0" VARIABLE="half_sorted0"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="half_sorted1_U" SOURCE="sort_seperate_bucket/sort_top.c:11" URAM="0" VARIABLE="half_sorted1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_d0" name="input_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_r_we0" name="input_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_address1" name="input_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce1" name="input_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_d1" name="input_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_r_q1" name="input_r_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_r_we1" name="input_r_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_q0" name="output_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_address1" name="output_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce1" name="output_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d1" name="output_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_q1" name="output_r_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_r_we1" name="output_r_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="input_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="20">
            <portMaps>
                <portMap portMapName="output_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">20, , </column>
                    <column name="input_r_address1">20, , </column>
                    <column name="input_r_d0">32, , </column>
                    <column name="input_r_d1">32, , </column>
                    <column name="input_r_q0">32, , </column>
                    <column name="input_r_q1">32, , </column>
                    <column name="output_r_address0">20, , </column>
                    <column name="output_r_address1">20, , </column>
                    <column name="output_r_d0">32, , </column>
                    <column name="output_r_d1">32, , </column>
                    <column name="output_r_q0">32, , </column>
                    <column name="output_r_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, int*</column>
                    <column name="output">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset, </column>
                    <column name="input">input_r_ce0, port, , </column>
                    <column name="input">input_r_d0, port, , </column>
                    <column name="input">input_r_q0, port, , </column>
                    <column name="input">input_r_we0, port, , </column>
                    <column name="input">input_r_address1, port, offset, </column>
                    <column name="input">input_r_ce1, port, , </column>
                    <column name="input">input_r_d1, port, , </column>
                    <column name="input">input_r_q1, port, , </column>
                    <column name="input">input_r_we1, port, , </column>
                    <column name="output">output_r_address0, port, offset, </column>
                    <column name="output">output_r_ce0, port, , </column>
                    <column name="output">output_r_d0, port, , </column>
                    <column name="output">output_r_q0, port, , </column>
                    <column name="output">output_r_we0, port, , </column>
                    <column name="output">output_r_address1, port, offset, </column>
                    <column name="output">output_r_ce1, port, , </column>
                    <column name="output">output_r_d1, port, , </column>
                    <column name="output">output_r_q1, port, , </column>
                    <column name="output">output_r_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:9" status="valid" parentFunction="merge_sort" variable="" isDirective="0" options=""/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:26" status="valid" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:28" status="warning" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:69" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:70" status="warning" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort.c:83" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="min=0 max=1000000 -1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:29" status="valid" parentFunction="input_bucket_parallel_2" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:39" status="valid" parentFunction="input_bucket_parallel_5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:67" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=1000000/2-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:72" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=1000000/2-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=1000000/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=1000000/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=1000000/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=1000000/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=1000000/5-1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:13" status="valid" parentFunction="sort_top" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

