
---------- Begin Simulation Statistics ----------
final_tick                               116382532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27653                       # Simulator instruction rate (inst/s)
host_mem_usage                                1967660                       # Number of bytes of host memory used
host_op_rate                                    53727                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   361.63                       # Real time elapsed on the host
host_tick_rate                              321828186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      19429293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116383                       # Number of seconds simulated
sim_ticks                                116382532500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7951                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1556784                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1502586                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1519111                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        16525                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1566603                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            4762                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3439                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           7685799                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6354198                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8385                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1364234                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        104217                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           66                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1450524                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19429272                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    232489422                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.083571                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.411305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    219356082     94.35%     94.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9247804      3.98%     98.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2301516      0.99%     99.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1328546      0.57%     99.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        29703      0.01%     99.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        90232      0.04%     99.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        30164      0.01%     99.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1158      0.00%     99.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       104217      0.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    232489422                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           10355201                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2749                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19425506                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                200463                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3626      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      8731515     44.94%     44.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          643      0.00%     44.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         1388      0.01%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           37      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           64      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            6      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           36      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           71      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     44.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       200317      1.03%     46.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       136605      0.70%     46.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          146      0.00%     46.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     10354818     53.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19429272                       # Class of committed instruction
system.switch_cpus.commit.refs               10691886                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19429272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      23.276504                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                23.276504                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     228915341                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21095198                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           994803                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            355614                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          28757                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2385389                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              231190                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1630                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            11165463                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                647428                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1566603                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3002643                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             229578855                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2685                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11307071                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          462                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         2941                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           57514                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006730                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3068804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1507348                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.048577                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    232679906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.094518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.725563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        227840108     97.92%     97.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            20592      0.01%     97.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1415402      0.61%     98.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            20552      0.01%     98.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1738436      0.75%     99.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            31651      0.01%     99.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           462534      0.20%     99.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            12930      0.01%     99.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1137701      0.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    232679906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          11022561                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              354                       # number of floating regfile writes
system.switch_cpus.idleCycles                   85138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10380                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1460425                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.089306                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11399563                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           11165461                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          246100                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        245186                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          103                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     11170309                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20900965                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        234102                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14705                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20787283                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     108298122                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          28757                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     108279670                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          576                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         9445                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        44723                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       678884                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11907170                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20145394                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.657273                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7826267                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.086548                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20777352                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32993217                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8149762                       # number of integer regfile writes
system.switch_cpus.ipc                       0.042962                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.042962                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         6704      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9389102     45.14%     45.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          682      0.00%     45.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1440      0.01%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           37      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           64      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            6      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           41      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           75      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       237007      1.14%     46.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       144462      0.69%     47.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          160      0.00%     47.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     11022209     52.99%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20801989                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        11063094                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     22085711                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     10395709                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     11690051                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               70484                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003388                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            7519     10.67%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21800     30.93%     41.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           689      0.98%     42.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.02%     42.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        40460     57.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9802675                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    252271244                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9749685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10682664                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20900825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20801989                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1471691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2588                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           74                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2961535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    232679906                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.089402                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.439470                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    218617394     93.96%     93.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     10920357      4.69%     98.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1247714      0.54%     99.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       713947      0.31%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       951674      0.41%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        52230      0.02%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        85110      0.04%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        65983      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        25497      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    232679906                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.089369                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3003110                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   562                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         7878                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         6644                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       245186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     11170309                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        14341595                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             37                       # number of misc regfile writes
system.switch_cpus.numCycles                232765044                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       108600262                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      13553646                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         224816                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1801555                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           4415                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          5088                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      66691528                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20980644                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     14753160                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1911695                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      120101266                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          28757                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     120332667                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1199514                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     11042827                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     33354951                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4969                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          117                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          14623590                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           92                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            253000854                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41950650                       # The number of ROB writes
system.switch_cpus.timesIdled                    1190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1305177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1301166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2610482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1301166                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1297524                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3852                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1297603                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1297603                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4132                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3904846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3904846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3904846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    166352576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    166352576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               166352576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1301735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1301735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1301735                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7794950000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6861542750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 116382532500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2596783                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2232                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1306209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1297888                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1297888                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2296                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3908963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3915787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       289792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    166545152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              166834944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2600047                       # Total snoops (count)
system.tol2bus.snoopTraffic                  83041536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3905352                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333175                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2604185     66.68%     66.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1301167     33.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3905352                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2606730500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1954512000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3454473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst         1084                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         2485                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3569                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1084                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         2485                       # number of overall hits
system.l2.overall_hits::total                    3569                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1210                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1300523                       # number of demand (read+write) misses
system.l2.demand_misses::total                1301736                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1210                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1300523                       # number of overall misses
system.l2.overall_misses::total               1301736                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     96789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 103607741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     103704530500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     96789000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 103607741500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    103704530500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1303008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1305305                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1303008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1305305                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.527463                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998093                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997266                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.527463                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998093                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997266                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79990.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79666.212362                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79666.330577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79990.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79666.212362                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79666.330577                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1297524                       # number of writebacks
system.l2.writebacks::total                   1297524                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1300523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1301732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1300523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1301732                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     84602500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  90602511500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  90687114000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     84602500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  90602511500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  90687114000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.527027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997263                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.527027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997263                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69977.253929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69666.212362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69666.501246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69977.253929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69666.212362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69666.501246                       # average overall mshr miss latency
system.l2.replacements                        2600047                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1299259                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1299259                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1299259                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1299259                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2232                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2232                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2232                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2232                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2495                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2495                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          285                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   285                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data      1297602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1297603                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 103373062500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  103373062500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data      1297887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1297888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79664.691099                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79664.629706                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      1297602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1297602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  90397042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  90397042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69664.691099                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69664.691099                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     96789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2294                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2296                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.527463                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.527875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79990.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79858.910891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     84602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.527027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.526568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69977.253929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69977.253929                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         2200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    234679000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    234679000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.570396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.570396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80342.006162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80342.006162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    205469000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    205469000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.570396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.570396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70342.006162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70342.006162                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.988498                       # Cycle average of tags in use
system.l2.tags.total_refs                     2603096                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2600047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001173                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     137.646855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    21.158364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    97.182457                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.537683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.082650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.379619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999955                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23484151                       # Number of tag accesses
system.l2.tags.data_accesses                 23484151                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        77376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     83233472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83311040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        77376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     83041536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        83041536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1300523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1301735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1297524                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1297524                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       664842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    715171514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             715838006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       664842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           665942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      713522332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            713522332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      713522332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       664842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    715171514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1429360338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1297516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1300437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000182643750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81085                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81086                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3846280                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1219376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1301732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1297524                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1301732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1297524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     86                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             81407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             81291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             81369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             81289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             81305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             81454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             81271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             81316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             81273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            81383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            81367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            81465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            81357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            81338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             80915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             81068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             81078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             81092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             81151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             81137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             81095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             81093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            81177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            81170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            81002                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13206750750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6508230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37612613250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10146.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28896.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1205533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1210020                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1301732                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1297524                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1299824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       183578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    906.117814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   819.676122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.844221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2919      1.59%      1.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6204      3.38%      4.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9014      4.91%      9.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3528      1.92%     11.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3544      1.93%     13.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3044      1.66%     15.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5014      2.73%     18.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4251      2.32%     20.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146060     79.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       183578                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.052660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.013742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.734900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          81070     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81086                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.058217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81027     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               51      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81085                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               83305344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83039168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83310848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83041536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       715.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       713.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    715.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    713.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116382459500                       # Total gap between requests
system.mem_ctrls.avgGap                      44775.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        77376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     83227968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     83039168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 664842.037184574991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 715124221.927375555038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 713501985.360217213631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1300523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1297524                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     34837750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  37577775500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2874897722750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28815.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28894.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2215679.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            655002180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            348138120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4647497400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3387378060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9187024080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30599709000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18922712160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67747461000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.110215                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  48669456500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3886220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63826845500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            655759020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            348540390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4646255040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3385483200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9187024080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29382689460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19947570720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        67553321910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.442103                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51329917750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3886220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61166384250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2999617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2999625                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2999617                       # number of overall hits
system.cpu.icache.overall_hits::total         2999625                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3026                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3028                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3026                       # number of overall misses
system.cpu.icache.overall_misses::total          3028                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    149927998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149927998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    149927998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149927998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3002643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3002653                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3002643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3002653                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 49546.595506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49513.869881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 49546.595506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49513.869881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          381                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2232                       # number of writebacks
system.cpu.icache.writebacks::total              2232                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          732                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2294                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2294                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2294                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2294                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    112740499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112740499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    112740499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112740499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000764                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000764                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000764                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000764                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 49145.814734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49145.814734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 49145.814734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49145.814734                       # average overall mshr miss latency
system.cpu.icache.replacements                   2232                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2999617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2999625                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3026                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3028                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    149927998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149927998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3002643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3002653                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 49546.595506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49513.869881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    112740499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112740499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000764                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000764                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 49145.814734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49145.814734                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.998132                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              120538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2232                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.004480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.998044                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6007602                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6007602                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9396852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9396858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9396852                       # number of overall hits
system.cpu.dcache.overall_hits::total         9396858                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1314707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1314708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1314707                       # number of overall misses
system.cpu.dcache.overall_misses::total       1314708                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 107534531980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107534531980                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 107534531980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107534531980                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     10711559                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10711566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     10711559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10711566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.122737                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122737                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.122737                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122737                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81793.534210                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81793.471995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81793.534210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81793.471995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24679                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.509353                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          158                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1299259                       # number of writebacks
system.cpu.dcache.writebacks::total           1299259                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        11699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        11699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1303008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1303008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1303008                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1303008                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 105590983980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 105590983980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 105590983980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 105590983980                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.121645                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.121645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81036.328234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81036.328234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81036.328234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81036.328234                       # average overall mshr miss latency
system.cpu.dcache.replacements                1302945                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       203356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          203356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        16807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    912731500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    912731500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       220163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       220163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.076339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54306.628191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54306.628191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        11684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    267489500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    267489500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.023269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52213.449151                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52213.449151                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      9193496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9193502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1297900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1297901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 106621800480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 106621800480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     10491396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10491403                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.123711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.123711                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82149.472594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82149.409300                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1297885                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1297885                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 105323494480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 105323494480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.123709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81150.097643                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81150.097643                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.998522                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10699358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1302945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.211673                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.998456                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22726141                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22726141                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116382532500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 116382522000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               129175782500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279285                       # Simulator instruction rate (inst/s)
host_mem_usage                                2089516                       # Number of bytes of host memory used
host_op_rate                                   544062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.39                       # Real time elapsed on the host
host_tick_rate                              324800079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000010                       # Number of instructions simulated
sim_ops                                      21429293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012793                       # Number of seconds simulated
sim_ticks                                 12793250000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       142857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        285714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       158482                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       158482                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       158482                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          158482                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            758925                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           607140                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches             142857                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          4464                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       124992                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps        2000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     25570876                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.078214                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.378815                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     24178014     94.55%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       988845      3.87%     98.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       245536      0.96%     99.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       142857      0.56%     99.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         2232      0.01%     99.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         6696      0.03%     99.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         2232      0.01%     99.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     99.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         4464      0.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     25570876                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1142858                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           2000000                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                     0                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       857142     42.86%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%     42.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1142858     57.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      2000000                       # Class of committed instruction
system.switch_cpus.commit.refs                1142858                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               2000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      25.586500                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                25.586500                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      25211502                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2138392                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            95981                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             22320                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           2232                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        254465                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1216514                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 71424                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              158482                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            316963                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              25267305                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                1113831                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            4464                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006194                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       316963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       158482                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.043532                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     25586500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.087064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.690230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         25086502     98.05%     98.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                0      0.00%     98.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           154018      0.60%     98.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                0      0.00%     98.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           187499      0.73%     99.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     99.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            49108      0.19%     99.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                0      0.00%     99.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           109373      0.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     25586500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           1216514                       # number of floating regfile reads
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           151785                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.083139                       # Inst execution rate
system.switch_cpus.iew.exec_refs              1216514                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1216514                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           13392                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts             0                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1216514                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2127224                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts             0                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       2127224                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12409056                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2232                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12406824                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        73656                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1062493                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               2058032                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.691177                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            734371                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.080434                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                2127224                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          3343738                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          758925                       # number of integer regfile writes
system.switch_cpus.ipc                       0.039083                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.039083                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        910710     42.81%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%     42.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      1216514     57.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2127224                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1220978                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2437492                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1147322                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1290170                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                4464                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002099                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4464    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         910710                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     27407920                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       910710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       964278                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2127224                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           2127224                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       127224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       276768                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     25586500                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.083139                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.412425                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     24102126     94.20%     94.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1176340      4.60%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       124999      0.49%     99.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        69198      0.27%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        98213      0.38%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         2232      0.01%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         6696      0.03%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4464      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2232      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     25586500                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.083139                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              316963                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1216514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         1520084                       # number of misc regfile reads
system.switch_cpus.numCycles                 25586500                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12420216                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       1285713                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles           180803                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups       6848189                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2129456                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      1366065                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            189731                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12793518                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           2232                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      12793518                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            80352                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      1218746                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      3348202                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1562501                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             27662388                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4265608                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       142857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       142857                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       285714                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         142857                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::WritebackDirty       142857                       # Transaction distribution
system.membus.trans_dist::ReadExReq            142857                       # Transaction distribution
system.membus.trans_dist::ReadExResp           142857                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       428571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       428571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 428571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18285696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18285696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18285696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            142857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  142857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              142857                       # Request fanout histogram
system.membus.reqLayer2.occupancy           857142000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          753101250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12793250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12793250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12793250000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  12793250000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::WritebackDirty       285714                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          142857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           142857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          142857                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       428571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                428571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18285696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18285696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          285714                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9142848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           428571                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333333                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471405                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 285714     66.67%     66.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 142857     33.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             428571                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          285714000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         214285500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12793250000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.switch_cpus.data       142857                       # number of demand (read+write) misses
system.l2.demand_misses::total                 142857                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       142857                       # number of overall misses
system.l2.overall_misses::total                142857                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  11402626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11402626500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11402626500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11402626500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data       142857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               142857                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       142857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              142857                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 79818.465318                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79818.465318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79818.465318                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79818.465318                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              142857                       # number of writebacks
system.l2.writebacks::total                    142857                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       142857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            142857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       142857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           142857                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data   9974056500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9974056500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   9974056500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9974056500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69818.465318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69818.465318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69818.465318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69818.465318                       # average overall mshr miss latency
system.l2.replacements                         285714                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       142857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           142857                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       142857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       142857                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data       142857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              142857                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11402626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11402626500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       142857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            142857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79818.465318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79818.465318                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       142857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         142857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9974056500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9974056500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69818.465318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69818.465318                       # average ReadExReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12793250000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      290603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    285970                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.016201                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     137.871584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst           21                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    97.128416                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.538561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.082031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.379408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2571426                       # Number of tag accesses
system.l2.tags.data_accesses                  2571426                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12793250000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.data      9142848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9142848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9142848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9142848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data       142857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              142857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       142857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data    714661872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             714661872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      714661872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            714661872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      714661872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    714661872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1429323745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    142857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    142857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000011143750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8929                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8928                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              422588                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134304                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      142857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142857                       # Number of write requests accepted
system.mem_ctrls.readBursts                    142857                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8926                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1470963000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  714285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4149531750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10296.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29046.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132409                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  133004                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                142857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  142857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    900.611278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   797.303909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.692309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          356      1.75%      1.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1300      6.40%      8.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          448      2.21%     10.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          435      2.14%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          280      1.38%     13.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          370      1.82%     15.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          327      1.61%     17.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          682      3.36%     20.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16107     79.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16             8928    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8928                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8929    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8929                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9142848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9143040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9142848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9142848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       714.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       714.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    714.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    714.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12793248000                       # Total gap between requests
system.mem_ctrls.avgGap                      44776.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data      9142848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9143040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 714661872.471811294556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 714676880.386141061783                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       142857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       142857                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4149531750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 315979941000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29046.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2211861.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             72228240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             38390220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           508425120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          371580480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1009853520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3288741540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2143141440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7432360560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.959534                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5514885750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    427180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6851184250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             72742320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             38667255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           511573860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          374169600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1009853520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3305529180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2129004480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7441540215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.677073                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5477870250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    427180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6888199750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12793250000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3316580                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3316588                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3316580                       # number of overall hits
system.cpu.icache.overall_hits::total         3316588                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3026                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3028                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3026                       # number of overall misses
system.cpu.icache.overall_misses::total          3028                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    149927998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149927998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    149927998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149927998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3319606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3319616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3319606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3319616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000912                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000912                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000912                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000912                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 49546.595506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49513.869881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 49546.595506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49513.869881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          381                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2232                       # number of writebacks
system.cpu.icache.writebacks::total              2232                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          732                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2294                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2294                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2294                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2294                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    112740499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    112740499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    112740499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    112740499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000691                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000691                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000691                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000691                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 49145.814734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49145.814734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 49145.814734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49145.814734                       # average overall mshr miss latency
system.cpu.icache.replacements                   2232                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3316580                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3316588                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3026                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3028                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    149927998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149927998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3319606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3319616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000912                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000912                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 49546.595506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49513.869881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    112740499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    112740499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 49145.814734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49145.814734                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.998317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3318884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2296                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1445.506969                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.998238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6641528                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6641528                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10396853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10396859                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10396853                       # number of overall hits
system.cpu.dcache.overall_hits::total        10396859                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1457564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1457565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1457564                       # number of overall misses
system.cpu.dcache.overall_misses::total       1457565                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 119294300980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 119294300980                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 119294300980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 119294300980                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     11854417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11854424                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     11854417                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11854424                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.122955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.122955                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122955                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81844.983123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81844.926971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81844.983123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81844.926971                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        24679                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.509353                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          158                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1442116                       # number of writebacks
system.cpu.dcache.writebacks::total           1442116                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        11699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        11699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1445865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1445865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1445865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1445865                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 117207895980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 117207895980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 117207895980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 117207895980                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.121968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121968                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.121968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81064.204459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81064.204459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81064.204459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81064.204459                       # average overall mshr miss latency
system.cpu.dcache.replacements                1445802                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       203356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          203356                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        16807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    912731500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    912731500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       220163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       220163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.076339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076339                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54306.628191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54306.628191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        11684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    267489500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    267489500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.023269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52213.449151                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52213.449151                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10193497                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10193503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1440757                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1440758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 118381569480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 118381569480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     11634254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11634261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.123838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.123838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82166.228920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82166.171890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1440742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1440742                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 116940406480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 116940406480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.123836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81166.792167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81166.792167                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.998668                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11842725                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1445866                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.190749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.998609                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25154714                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25154714                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 129175782500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 129175772000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
