Sure, here is a Verilog code that implements the circuit you described:

```
module top_module (
    input [15:0] scancode,
    output reg left,
    output reg down,
    output reg right,
    output reg up  ); 

    always @(*) begin
        up = 1'b0; down = 1'b0; left = 1'b0; right = 1'b0;
        case (scancode)
            16'he06b:   left = 1'b1;
            16'he072:   down = 1'b1;
            16'he074:   right = 1'b1;
            16'he075:   up = 1'b1;
        endcase
    end

endmodule
```

This code first assigns a default value of 0 to all four outputs. Then, it uses a case statement to assign a value of 1 to the appropriate output based on the value of the scancode.

I hope this helps!