const l=JSON.parse('{"key":"v-a9eab052","path":"/en/train/eda/chip-circuit/Part_2-chip_files/2_6_Input_files.html","title":"2.6 各阶段输入文件","lang":"en-US","frontmatter":{"title":"2.6 各阶段输入文件","order":6},"headers":[{"level":2,"title":"1. PnR 阶段:","slug":"_1-pnr-阶段","link":"#_1-pnr-阶段","children":[{"level":3,"title":"1.1 预布局阶段","slug":"_1-1-预布局阶段","link":"#_1-1-预布局阶段","children":[]},{"level":3,"title":"1.2 布局","slug":"_1-2-布局","link":"#_1-2-布局","children":[]},{"level":3,"title":"1.3 时钟树综合","slug":"_1-3-时钟树综合","link":"#_1-3-时钟树综合","children":[]},{"level":3,"title":"1.4 布线","slug":"_1-4-布线","link":"#_1-4-布线","children":[]},{"level":3,"title":"1.5 芯片完成","slug":"_1-5-芯片完成","link":"#_1-5-芯片完成","children":[]}]},{"level":2,"title":"2. 金属填充","slug":"_2-金属填充","link":"#_2-金属填充","children":[]},{"level":2,"title":"3. RC提取","slug":"_3-rc提取","link":"#_3-rc提取","children":[]},{"level":2,"title":"4. IR分析","slug":"_4-ir分析","link":"#_4-ir分析","children":[{"level":3,"title":"4.1 技术/库文件","slug":"_4-1-技术-库文件","link":"#_4-1-技术-库文件","children":[]},{"level":3,"title":"4.2 设计数据","slug":"_4-2-设计数据","link":"#_4-2-设计数据","children":[]},{"level":3,"title":"4.3 IR分析类型：","slug":"_4-3-ir分析类型","link":"#_4-3-ir分析类型","children":[]}]},{"level":2,"title":"5. 静态时序分析","slug":"_5-静态时序分析","link":"#_5-静态时序分析","children":[]},{"level":2,"title":"6. 物理验证","slug":"_6-物理验证","link":"#_6-物理验证","children":[{"level":3,"title":"6.1 设计规则检查 [DRC]","slug":"_6-1-设计规则检查-drc","link":"#_6-1-设计规则检查-drc","children":[]},{"level":3,"title":"6.2 极化效应","slug":"_6-2-极化效应","link":"#_6-2-极化效应","children":[]},{"level":3,"title":"6.3 布局与原理图检查 [LVS]","slug":"_6-3-布局与原理图检查-lvs","link":"#_6-3-布局与原理图检查-lvs","children":[]},{"level":3,"title":"6.4 逻辑等效性检查 [LEC]","slug":"_6-4-逻辑等效性检查-lec","link":"#_6-4-逻辑等效性检查-lec","children":[]}]},{"level":2,"title":"谢谢","slug":"谢谢","link":"#谢谢","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723131714000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":2.78,"words":833},"filePathRelative":"en/train/eda/chip-circuit/Part_2-chip_files/2_6_Input_files.md","localizedDate":"August 8, 2024","excerpt":"<p>在 PnR [Place and Route] 和 签核 [Signoff] 的各个阶段，我们将讨论所需的输入文件。我们可以将输入文件分为两类，一类是必需的，另一类是可选的。</p>\\n<h2> 1. PnR 阶段:</h2>\\n<h3> 1.1 预布局阶段</h3>\\n<p>必选输入：</p>\\n<ul>\\n<li>门级网表（Gate level netlist）</li>\\n<li>逻辑库（Logical Library）</li>\\n<li>物理库（Physical Library）</li>\\n<li>SDC 文件（SDC file）</li>\\n</ul>\\n<p>可选输入：</p>\\n<ul>\\n<li>区块分割定义（Block partition def）</li>\\n<li>引脚定义（Pin def）</li>\\n<li>电源规划脚本（Power plan script）</li>\\n<li>井接触布局规则（Welltap placement rule）</li>\\n<li>宏单元布局指南（Macro placement guidelines）</li>\\n<li>MMMC 设置文件（MMMC Setup file）</li>\\n<li>端点单元（EndCap）、去耦电容单元（Decap cell）列表</li>\\n<li>备用单元模块定义和规则</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{l as data};
