<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p281" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_281{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_281{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_281{left:407px;bottom:1141px;letter-spacing:-0.13px;}
#t4_281{left:70px;bottom:936px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#t5_281{left:70px;bottom:920px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_281{left:70px;bottom:895px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_281{left:70px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t8_281{left:70px;bottom:862px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_281{left:70px;bottom:845px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ta_281{left:70px;bottom:828px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tb_281{left:70px;bottom:804px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_281{left:70px;bottom:754px;letter-spacing:-0.09px;}
#td_281{left:156px;bottom:754px;letter-spacing:-0.11px;word-spacing:0.02px;}
#te_281{left:70px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_281{left:70px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tg_281{left:70px;bottom:696px;letter-spacing:-0.27px;word-spacing:-0.3px;}
#th_281{left:70px;bottom:671px;letter-spacing:-0.19px;word-spacing:-0.86px;}
#ti_281{left:70px;bottom:655px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tj_281{left:70px;bottom:638px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tk_281{left:70px;bottom:621px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_281{left:70px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_281{left:70px;bottom:580px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tn_281{left:70px;bottom:563px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#to_281{left:70px;bottom:546px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tp_281{left:70px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_281{left:70px;bottom:505px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tr_281{left:70px;bottom:488px;letter-spacing:-0.16px;}
#ts_281{left:70px;bottom:438px;letter-spacing:-0.1px;}
#tt_281{left:156px;bottom:438px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tu_281{left:70px;bottom:414px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_281{left:70px;bottom:397px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tw_281{left:70px;bottom:380px;letter-spacing:-0.23px;word-spacing:-0.39px;}
#tx_281{left:70px;bottom:356px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_281{left:70px;bottom:339px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tz_281{left:70px;bottom:322px;letter-spacing:-0.16px;}
#t10_281{left:70px;bottom:298px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_281{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_281{left:70px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_281{left:70px;bottom:240px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t14_281{left:70px;bottom:190px;letter-spacing:-0.1px;}
#t15_281{left:156px;bottom:190px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t16_281{left:70px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_281{left:70px;bottom:149px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t18_281{left:70px;bottom:132px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t19_281{left:70px;bottom:115px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t1a_281{left:76px;bottom:1039px;letter-spacing:-0.11px;}
#t1b_281{left:76px;bottom:1022px;letter-spacing:-0.09px;}
#t1c_281{left:107px;bottom:1021px;}
#t1d_281{left:118px;bottom:1022px;letter-spacing:-0.12px;}
#t1e_281{left:76px;bottom:1005px;letter-spacing:-0.12px;}
#t1f_281{left:76px;bottom:988px;letter-spacing:-0.14px;}
#t1g_281{left:76px;bottom:972px;letter-spacing:-0.14px;}
#t1h_281{left:464px;bottom:1039px;letter-spacing:-0.11px;}
#t1i_281{left:70px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.26px;}
#t1j_281{left:155px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.27px;}
#t1k_281{left:235px;bottom:1063px;letter-spacing:-0.13px;}
#t1l_281{left:599px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.04px;}

.s1_281{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_281{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_281{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_281{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_281{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s6_281{font-size:15px;font-family:Symbol_144;color:#000;}
.s7_281{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_281{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts281" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Symbol_144;
	src: url("fonts/Symbol_144.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg281Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg281" style="-webkit-user-select: none;"><object width="935" height="1210" data="281/281.svg" type="image/svg+xml" id="pdf281" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_281" class="t s1_281">Vol. 1 </span><span id="t2_281" class="t s1_281">11-15 </span>
<span id="t3_281" class="t s2_281">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_281" class="t s3_281">If the invalid operation exception is not masked, a software exception handler is invoked and the operands remain </span>
<span id="t5_281" class="t s3_281">unchanged. See Section 11.5.4, “Handling SIMD Floating-Point Exceptions in Software.” </span>
<span id="t6_281" class="t s3_281">Normally, when one or more of the source operands are QNaNs (and neither is an SNaN or in an unsupported </span>
<span id="t7_281" class="t s3_281">format), an invalid-operation exception is not generated. The following instructions are exceptions to this rule: the </span>
<span id="t8_281" class="t s3_281">COMISS and COMISD instructions; and the CMPPS, CMPSS, CMPPD, and CMPSD instructions (when the predicate </span>
<span id="t9_281" class="t s3_281">is less than, less-than or equal, not less-than, or not less-than or equal). With these instructions, a QNaN source </span>
<span id="ta_281" class="t s3_281">operand will generate an invalid-operation exception. </span>
<span id="tb_281" class="t s3_281">The invalid-operation exception is not affected by the flush-to-zero mode or by the denormals-are-zeros mode. </span>
<span id="tc_281" class="t s4_281">11.5.2.2 </span><span id="td_281" class="t s4_281">Denormal-Operand Exception (#D) </span>
<span id="te_281" class="t s3_281">The processor signals the denormal-operand exception if an arithmetic instruction attempts to operate on a </span>
<span id="tf_281" class="t s3_281">denormal operand. The flag (DE) and mask (DM) bits for the denormal-operand exception are bits 1 and 8, respec- </span>
<span id="tg_281" class="t s3_281">tively, in the MXCSR register. </span>
<span id="th_281" class="t s3_281">The CVTPI2PD, CVTPD2PI, CVTTPD2PI, CVTDQ2PD, CVTPD2DQ, CVTTPD2DQ, CVTSI2SD, CVTSD2SI, CVTTSD2SI, </span>
<span id="ti_281" class="t s3_281">CVTPI2PS, CVTPS2PI, CVTTPS2PI, CVTSS2SI, CVTTSS2SI, CVTSI2SS, CVTDQ2PS, CVTPS2DQ, and CVTTPS2DQ </span>
<span id="tj_281" class="t s3_281">conversion instructions do not signal denormal exceptions. The RCPSS, RCPPS, RSQRTSS, and RSQRTPS instruc- </span>
<span id="tk_281" class="t s3_281">tions do not signal any kind of floating-point exception. </span>
<span id="tl_281" class="t s3_281">The denormals-are-zero flag (bit 6) of the MXCSR register provides an additional option for handling denormal- </span>
<span id="tm_281" class="t s3_281">operand exceptions. When this flag is set, denormal source operands are automatically converted to zeros with the </span>
<span id="tn_281" class="t s3_281">sign of the source operand (see Section 10.2.3.4, “Denormals-Are-Zeros”). The denormal operand exception is not </span>
<span id="to_281" class="t s3_281">affected by the flush-to-zero mode. </span>
<span id="tp_281" class="t s3_281">See Section 4.9.1.2, “Denormal Operand Exception (#D),” for more information about the denormal exception. </span>
<span id="tq_281" class="t s3_281">See Section 11.5.4, “Handling SIMD Floating-Point Exceptions in Software,” for information on handling unmasked </span>
<span id="tr_281" class="t s3_281">exceptions. </span>
<span id="ts_281" class="t s4_281">11.5.2.3 </span><span id="tt_281" class="t s4_281">Divide-By-Zero Exception (#Z) </span>
<span id="tu_281" class="t s3_281">The processor reports a divide-by-zero exception when a DIVPS, DIVSS, DIVPD or DIVSD instruction attempts to </span>
<span id="tv_281" class="t s3_281">divide a finite non-zero operand by 0. The flag (ZE) and mask (ZM) bits for the divide-by-zero exception are bits 2 </span>
<span id="tw_281" class="t s3_281">and 9, respectively, in the MXCSR register. </span>
<span id="tx_281" class="t s3_281">See Section 4.9.1.3, “Divide-By-Zero Exception (#Z),” for more information about the divide-by-zero exception. </span>
<span id="ty_281" class="t s3_281">See Section 11.5.4, “Handling SIMD Floating-Point Exceptions in Software,” for information on handling unmasked </span>
<span id="tz_281" class="t s3_281">exceptions. </span>
<span id="t10_281" class="t s3_281">The divide-by-zero exception is not affected by the flush-to-zero mode at a single-instruction boundary. </span>
<span id="t11_281" class="t s3_281">While DAZ does not affect the rules for signaling IEEE exceptions, operations on denormal inputs might have </span>
<span id="t12_281" class="t s3_281">different results when DAZ=1. As a consequence, DAZ can have an effect on the floating-point exceptions - </span>
<span id="t13_281" class="t s3_281">including the divide-by-zero exception - when observed for a given operation involving denormal inputs. </span>
<span id="t14_281" class="t s4_281">11.5.2.4 </span><span id="t15_281" class="t s4_281">Numeric Overflow Exception (#O) </span>
<span id="t16_281" class="t s3_281">The processor reports a numeric overflow exception whenever the rounded result of an arithmetic instruction </span>
<span id="t17_281" class="t s3_281">exceeds the largest allowable finite value that fits in the destination operand. This exception can be generated with </span>
<span id="t18_281" class="t s3_281">the ADDPS, ADDSS, ADDPD, ADDSD, SUBPS, SUBSS, SUBPD, SUBSD, MULPS, MULSS, MULPD, MULSD, DIVPS, </span>
<span id="t19_281" class="t s3_281">DIVSS, DIVPD, DIVSD, CVTPD2PS, CVTSD2SS, ADDSUBPD, ADDSUBPS, HADDPD, HADDPS, HSUBPD, and </span>
<span id="t1a_281" class="t s5_281">Conversion to integer when the value in the source register is a </span>
<span id="t1b_281" class="t s5_281">NaN, </span><span id="t1c_281" class="t s6_281">∞</span><span id="t1d_281" class="t s5_281">, or exceeds the representable range for CVTPS2PI, </span>
<span id="t1e_281" class="t s5_281">CVTTPS2PI, CVTSS2SI, CVTTSS2SI, CVTPD2PI, CVTSD2SI, </span>
<span id="t1f_281" class="t s5_281">CVTPD2DQ, CVTTPD2PI, CVTTSD2SI, CVTTPD2DQ, CVTPS2DQ, </span>
<span id="t1g_281" class="t s5_281">or CVTTPS2DQ </span>
<span id="t1h_281" class="t s5_281">Return the integer Indefinite. </span>
<span id="t1i_281" class="t s7_281">Table 11-1. </span><span id="t1j_281" class="t s7_281">Masked Responses of Intel® SSE, SSE2, and SSE3 Instructions to Invalid Arithmetic Operations (Contd.) </span>
<span id="t1k_281" class="t s8_281">Condition </span><span id="t1l_281" class="t s8_281">Masked Response </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
