// Seed: 1476695466
module module_0;
  logic id_1;
  ;
  assign module_1._id_2 = 0;
  logic id_2;
  ;
  always begin : LABEL_0
    id_2 <= 1'b0;
    id_1 = 1;
  end
  assign id_2 = -1'b0 - 1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd65,
    parameter id_4 = 32'd6
) (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 _id_2
);
  logic _id_4;
  ;
  wire [id_2 : 1 'b0] id_5[id_4 : 1];
  wire id_6[1 : id_2];
  module_0 modCall_1 ();
  specify
    if (1) (posedge id_7 => (id_8 +: id_7)) = (id_6);
    (id_9 *> id_10) = 1;
  endspecify
endmodule
