# fifo_scd
A simple Single Clock Domain FIFO written in SystemVerilog
