// Seed: 4146686544
module module_0 (
    input  wor  module_0,
    output tri  id_1,
    output tri1 id_2,
    input  tri  id_3,
    input  wand id_4
);
  wire id_6;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd94,
    parameter id_3 = 32'd39
) (
    output uwire id_0,
    input tri1 _id_1,
    input supply1 _id_2,
    input tri _id_3,
    input tri0 id_4
);
  assign id_0 = id_1;
  tri [1 : -1 'b0] #1 id_6 = -1;
  wire [(  id_3  ) : id_1] id_7 = 'b0;
  id_8 :
  assert property (@(posedge (~id_7)) id_7#(
      .id_3(-1 == 1),
      .id_2(1)
  ))
  else $unsigned(86);
  ;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_8[id_2<-1]  = "" ? -1'h0 : -1;
  wire id_9;
endmodule
