module RegisterFile (
    logic input clk, rst, we3,
    logic input [4:0] a1, a2, a3,
    logic input [31:0] wd3,
    logic output [31:0] rd1, rd2
);

    logic [31:0] rf [4:0];

    always_comb begin
        rf[0] = 31'b0;
        rd1 = rf[a1];
        rd2 = rf[a2];
    end

    always_ff @(posedge clk or negedge rst) begin
        if (!rst) rf = 0;

        if (we3) begin
            rf[a3] = wd3; 
        end
    end

endmodule