<html>
<head>
<title>RISC-V Base Vector Extension</title>
</head>
<body>

<table>
<tr><th colspan=2>Metadata Table</th></tr>
<tr><th>Manual Type</th><td> vector</td></tr>
<tr><th>Spec Revision</th><td> </td></tr>
<tr><th>Spec Release Date</th><td> </td></tr>
<tr><th>Git Revision</th><td> 0.7.1</td></tr>
<tr><th>Git URL</th><td><a href=https://github.com/riscv/riscv-v-spec>https://github.com/riscv/riscv-v-spec</a></td></tr>
<tr><th>Source</th><td>v-spec.adoc</td></tr>
<tr><th>Conversion Date</th><td>2023/09/28</td></tr>
<tr><th>License</th><td><a href=https://creativecommons.org/licenses/by/4.0/>CC-by-4.0</a></td></tr>
</table>

<div id="preamble">
<div class="sectionbody">
<div class="paragraph">
<p>Contributors include: Alon Amid, Krste Asanovic, Allen Baum, Alex
Bradbury, Tony Brewer, Chris Celio, Aliaksei Chapyzhenka, Silviu
Chiricescu, Ken Dockser, Bob Dreyer, Roger Espasa, Sean Halle, John
Hauser, David Horner, Bruce Hoult, Bill Huffman, Constantine Korikov,
Ben Korpan, Robin Kruppe, Yunsup Lee, Guy Lemieux, Filip Moc, Rich
Newell, Albert Ou, David Patterson, Colin Schmidt, Alex Solomatnikov,
Steve Wallach, Andrew Waterman, Jim Wilson.</p>
</div>
<div class="paragraph">
<p>Known issues with current version:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>encoding needs better formatting</p>
</li>
<li>
<p>vector memory consistency model needs to be clarified</p>
</li>
<li>
<p>interaction with privileged architectures</p>
</li>
</ul>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_introduction">1. Introduction</h2>
<div class="sectionbody">
<div class="paragraph">
<p>This document describes the draft of the RISC-V base vector extension.
The document describes all the individual features of the base vector
extension.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This is a draft of a stable proposal for the vector
specification to be used for implementation and evaluation.  Once the
draft label is removed, version 0.7 is intended to be stable enough to
begin developing toolchains, functional simulators, and initial
implementations, though will continue to evolve with minor changes and
updates.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The term <em>base</em> <em>vector</em> <em>extension</em> is used informally to describe
the standard set of vector ISA components.  This draft spec is
intended to capture how a certain vector function will be implemented
as vector instructions, but to not yet determine what set of vector
instructions are mandatory for a given platform.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Each actual platform profile will formally specify the mandatory
components of any vector extension adopted by that platform.  The base
vector extension can expected to be close to that which will
eventually be used in the standard Unix platform profile that supports
vectors.  Other platforms, including embedded platforms, may choose to
implement subsets of these extensions.  The exact set of mandatory
supported instructions for an implementation to be compliant with a
given profile is subject to change until each profile spec is
ratified.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The base vector extension is designed to act as a base for additional
vector extensions in various domains, including cryptography and
machine learning.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_implementation_defined_constant_parameters">2. Implementation-defined Constant Parameters</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Each hart supporting the vector extension defines three parameters:</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>The maximum size of a single vector element in bits, <em>ELEN</em>, which
must be a power of 2.</p>
</li>
<li>
<p>The number of bits in a vector register, <em>VLEN</em> &#8805; <em>ELEN</em>, which must
be a power of 2.</p>
</li>
<li>
<p>The striping distance in bits, <em>SLEN</em>, which must be VLEN &#8805; SLEN &#8805;
32, and which must be a power of 2.</p>
</li>
</ol>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Platform profiles may set further constraints on these
parameters, for example, requiring that ELEN &#8805; max(XLEN,FLEN), or
requiring a minimum VLEN value, or setting an SLEN value.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The ISA supports writing binary code that under certain constraints
will execute portably on harts with different values for these
parameters.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Code can be written that will expose differences in
implementation parameters.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Thread contexts with active vector state cannot be migrated
during execution between harts that have any difference in VLEN, ELEN,
or SLEN parameters.
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_extension_programmers_model">3. Vector Extension Programmer&#8217;s Model</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The vector extension adds 32 vector registers, and five unprivileged
CSRs (<code>vstart</code>, <code>vxsat</code>, <code>vxrm</code>, <code>vtype</code>, <code>vl</code>) to a base scalar
RISC-V ISA.  If the base scalar ISA does not include floating-point,
then a <code>fcsr</code> register is also added to hold mirrors of the <code>vxsat</code>
and <code>vxrm</code> CSRs as explained below.</p>
</div>
<table class="tableblock frame-all grid-all fit-content">
<caption class="title">Table 1. New vector CSRs</caption>
<colgroup>
<col>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Address</th>
<th class="tableblock halign-left valign-top">Privilege</th>
<th class="tableblock halign-left valign-top">Name</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x008</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">URW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vstart</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector start position</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x009</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">URW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vxsat</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Fixed-Point Saturate Flag</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0x00A</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">URW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vxrm</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Fixed-Point Rounding Mode</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0xC20</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">URO</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector length</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0xC21</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">URO</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vtype</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector data type register</p></td>
</tr>
</tbody>
</table>
<div class="sect2">
<h3 id="_vector_registers">3.1. Vector Registers</h3>
<div class="paragraph">
<p>The vector extension adds 32 architectural vector registers,
<code>v0</code>-<code>v31</code> to the base scalar RISC-V ISA.</p>
</div>
<div class="paragraph">
<p>Each vector register has a fixed VLEN bits of state.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Zfinx ("F in X") is a new ISA option under consideration where
floating-point instructions take their arguments from the integer
register file.  The 0.7 vector extension is also compatible with this
option.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_type_register_vtype">3.2. Vector type register, <code>vtype</code></h3>
<div class="paragraph">
<p>The read-only XLEN-wide <em>vector</em> <em>type</em> CSR, <code>vtype</code> provides the
default type used to interpret the contents of the vector register
file, and can only be updated by <code>vsetvl{i}</code> instructions. The vector
type also determines the organization of elements in each vector
register, and how multiple vector registers are grouped.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Earlier drafts allowed the <code>vtype</code> register to be written using
regular CSR writes.  Allowing updates only via the <code>vsetvl{i}</code>
instructions simplifies maintenance of the <code>vtype</code> register state.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>In the base vector extension, the <code>vtype</code> register has three fields,
<code>vill</code>, <code>vsew[2:0]</code>, and <code>vlmul[1:0]</code>.</p>
</div>
<table class="tableblock frame-all grid-all fit-content">
<caption class="title">Table 2. <code>vtype</code> register layout</caption>
<colgroup>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-right valign-top">Bits</th>
<th class="tableblock halign-left valign-top">Name</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">XLEN-1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vill</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Illegal value if set</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">XLEN-2:7</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Reserved (write 0)</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">6:5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vediv[1:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Used by EDIV extension</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">4:2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsew[2:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard element width (SEW) setting</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vlmul[1:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector register group multiplier (LMUL) setting</p></td>
</tr>
</tbody>
</table>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The smallest base implementation requires storage for only four
bits of storage in <code>vtype</code>, two bits for <code>vsew[1:0]</code> and two bits for
<code>vlmul[1:0]</code>.  The illegal value represented by <code>vill</code> can be encoded
using the illegal 64-bit combination in <code>vsew[1:0]</code> without requiring
an additional storage bit.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The vediv[1:0] field is used by the EDIV extension described below.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Further standard and custom extensions to the vector base will
extend these fields to support a greater variety of data types.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
It is anticipated that an extended 64-bit instruction encoding
would allow these fields to be specified statically in the instruction
encoding.
</td>
</tr>
</table>
</div>
<div class="sect3">
<h4 id="_vector_standard_element_width_vsew">3.2.1. Vector standard element width <code>vsew</code></h4>
<div class="paragraph">
<p>The value in <code>vsew</code> sets the dynamic <em>standard</em> <em>element</em> <em>width</em>
(SEW).  By default, a vector register is viewed as being divided into
VLEN / SEW standard-width elements.  In the base vector extension,
only SEW up to max(XLEN,FLEN) are required to be supported.</p>
</div>
<table class="tableblock frame-all grid-all fit-content">
<caption class="title">Table 3. vsew[2:0] (standard element width) encoding</caption>
<colgroup>
<col>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="3">vsew[2:0]</th>
<th class="tableblock halign-left valign-top">SEW</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">8</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">32</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">64</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">128</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">256</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">512</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">1024</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all fit-content">
<caption class="title">Table 4. Example VLEN = 128 bits</caption>
<colgroup>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-right valign-top">SEW</th>
<th class="tableblock halign-right valign-top">Elements per vector register</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">64</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">32</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">4</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">8</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-right valign-top"><p class="tableblock">16</p></td>
</tr>
</tbody>
</table>
</div>
<div class="sect3">
<h4 id="_vector_register_grouping_vlmul">3.2.2. Vector Register Grouping (<code>vlmul</code>)</h4>
<div class="paragraph">
<p>Multiple vector registers can be grouped together to form a <em>vector</em>
<em>register</em> <em>group</em>, so that a single vector instruction can operate on
multiple vector registers.  Vector register groups allow double-width
or larger elements to be operated on with the same vector length as
standard-width elements.  Vector register groups also provide greater
execution efficiency for longer application vectors.</p>
</div>
<div class="paragraph">
<p>The number of vector registers in a group, <em>LMUL</em>, is an integer power
of two set by the <code>vlmul</code> field in <code>vtype</code> (LMUL = 2<sup><code>vlmul[1:0]</code></sup>).</p>
</div>
<div class="paragraph">
<p>The derived value VLMAX = LMUL*VLEN/SEW represents the maximum number
of elements that can be operated on with a single vector instruction
given the current SEW and LMUL settings.</p>
</div>
<table class="tableblock frame-all grid-all fit-content">
<colgroup>
<col>
<col>
<col>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">vlmul</th>
<th class="tableblock halign-left valign-top">LMUL</th>
<th class="tableblock halign-left valign-top">#groups</th>
<th class="tableblock halign-left valign-top">VLMAX</th>
<th class="tableblock halign-left valign-top">Grouped registers</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VLEN/SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vn (no group)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2*VLEN/SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vn, vn+1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4*VLEN/SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vn, &#8230;&#8203;, vn+3</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8*VLEN/SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vn, &#8230;&#8203;, vn+7</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>When <code>vlmul=01</code>, then vector operations on register <code>v</code> <em>n</em> also
operate on vector register <code>v</code> <em>n</em>+1, giving twice the vector length
in bits.  Instructions specifying a vector operand with an
odd-numbered vector register will raise an illegal instruction
exception.</p>
</div>
<div class="paragraph">
<p>Similarly, when <code>vlmul=10</code>, vector instructions operate on four
vector registers at a time, and instructions specifying vector
operands using vector register numbers that are not multiples of four
will raise an illegal instruction exception.  When <code>vlmul=11</code>,
operations operate on eight vector registers at a time, and
instructions specifying vector operands using register numbers that
are not multiples of eight will raise an illegal instruction
exception.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This grouping pattern (LMUL=8 has groups <code>v0</code>,<code>v8</code>,<code>v16</code>,<code>v24</code>)
was adopted in 0.6 initially to avoid issues with the floating-point
calling convention when floating-point values were overlaid on the
vector registers, whereas earlier versions kept the vector register
group names contiguous (LMUL=8 has groups <code>v0</code>, <code>v1</code>, <code>v2</code>, <code>v3</code>).  In
v0.7, the floating-point registers are separate again.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Mask register instructions always operate on a single vector register,
regardless of LMUL setting.</p>
</div>
</div>
<div class="sect3">
<h4 id="_vector_type_illegal_vill">3.2.3. Vector Type Illegal <code>vill</code></h4>
<div class="paragraph">
<p>The <code>vill</code> bit is used to encode that a previous <code>vsetvl{i}</code>
instruction attempted to write an unsupported value to <code>vtype</code>.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The <code>vill</code> bit is held in bit XLEN-1 of the CSR to support
checking for illegal values with a branch on the sign bit.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>If the <code>vill</code> bit is set, then any attempt to execute a vector
instruction (other than a vector configuration instruction) will raise
an illegal instruction exception.</p>
</div>
<div class="paragraph">
<p>When the <code>vill</code> bit is set, the other XLEN-1 bits in <code>vtype</code> shall be
zero.</p>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_length_register_vl">3.3. Vector Length Register <code>vl</code></h3>
<div class="paragraph">
<p>The <em>XLEN</em>-bit-wide read-only <code>vl</code> CSR can only be updated by the
<code>vsetvli</code> and <code>vsetvl</code> instructions, and the <em>fault-only-first</em> vector load
instruction variants.</p>
</div>
<div class="paragraph">
<p>The <code>vl</code> register holds an unsigned integer specifying the number of
elements to be updated by a vector instruction.  Elements in any
destination vector register group with indices &#8805; <code>vl</code> are zeroed during
execution of a vector instruction.  When <code>vstart</code> &#8805; <code>vl</code>,
no elements are updated in any destination vector register group.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
As a consequence, when <code>vl</code>=0, no elements are updated in the
destination vector register group, regardless of <code>vstart</code>.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The number of bits implemented in <code>vl</code> depends on the
implementation&#8217;s maximum vector length of the smallest supported
type. The smallest vector implementation, RV32IV, would need at least
six bits in <code>vl</code> to hold the values 0-32 (with VLEN=32, LMUL=8 and
SEW=8 results in VLMAX of 32).
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_start_index_csr_vstart">3.4. Vector Start Index CSR <code>vstart</code></h3>
<div class="paragraph">
<p>The <code>vstart</code> read-write CSR specifies the index of the first element
to be executed by a vector instruction.</p>
</div>
<div class="paragraph">
<p>Normally, <code>vstart</code> is only written by hardware on a trap on a vector
instruction, with the <code>vstart</code> value representing the element on which
the trap was taken (either a synchronous exception or an asynchronous
interrupt), and at which execution should resume after a resumable
trap is handled.</p>
</div>
<div class="paragraph">
<p>All vector instructions are defined to begin execution with the
element number given in the <code>vstart</code> CSR, leaving earlier elements in
the destination vector undisturbed, and to reset the <code>vstart</code> CSR to
zero at the end of execution.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
All vector instructions, including <code>vsetvl{i}</code>, reset the <code>vstart</code>
CSR to zero.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>If the value in the <code>vstart</code> register is greater than or equal to the
vector length <code>vl</code> then no element operations are performed, nor are the
elements at the end of the destination vector past <code>vl</code> zeroed.  The
<code>vstart</code> register is then reset to zero.</p>
</div>
<div class="paragraph">
<p>The <code>vstart</code> CSR is defined to have only enough writable bits to hold
the largest element index (one less than the maximum VLMAX) or
lg2(VLEN) bits.  The upper bits of the <code>vstart</code> CSR are hardwired to
zero (reads zero, writes ignored).</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The maximum vector length is obtained with the largest LMUL
setting (8) and the smallest SEW setting (8), so VLMAX_max = 8*VLEN/8
= VLEN.  For example, for VLEN=256, <code>vstart</code> would have 8 bits to
represent indices from 0 through 255.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The <code>vstart</code> CSR is writable by unprivileged code, but non-zero
<code>vstart</code> values may cause vector instructions to run substantially
slower on some implementations, so <code>vstart</code> should not be used by
application programmers.  A few vector instructions can not be
executed with a non-zero <code>vstart</code> value and will raise an illegal
instruction exception as defined below.</p>
</div>
<div class="paragraph">
<p>Implementations are permitted to raise illegal instruction exceptions when
attempting to execute a vector instruction with a value of <code>vstart</code> that the
implementation can never produce when executing that same instruction with
the same <code>vtype</code> setting.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
For example, some implementations will never take interrupts during
execution of a vector arithmetic instruction, instead waiting until the
instruction completes to take the interrupt.  Such implementations are
permitted to raise an illegal instruction exception when attempting to execute
a vector arithmetic instruction when <code>vstart</code> is nonzero.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_fixed_point_rounding_mode_register_vxrm">3.5. Vector Fixed-Point Rounding Mode Register <code>vxrm</code></h3>
<div class="paragraph">
<p>The vector fixed-point rounding-mode register holds a two-bit
read-write rounding-mode field.  The vector fixed-point rounding-mode
is given a separate CSR address to allow independent access, but is
also reflected as a field in the upper bits of <code>fcsr</code>.  Systems
without floating-point must add <code>fcsr</code> when adding the vector
extension.</p>
</div>
<table class="tableblock frame-all grid-all fit-content">
<caption class="title">Table 5. vxrm encoding</caption>
<colgroup>
<col>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="2">Bits [1:0]</th>
<th class="tableblock halign-left valign-top">Abbreviation</th>
<th class="tableblock halign-left valign-top">Rounding Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rnu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">round-to-nearest-up (add +0.5 LSB)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rne</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">round-to-nearest-even</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rdn</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">round-down (truncate)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">rod</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">round-to-odd (OR bits into LSB, aka "jam")</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Bits[XLEN-1:2] should be written as zeros.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The rounding mode can be set with a single <code>csrwi</code> instruction.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_fixed_point_saturation_flag_vxsat">3.6. Vector Fixed-Point Saturation Flag <code>vxsat</code></h3>
<div class="paragraph">
<p>The <code>vxsat</code> CSR holds a single read-write bit that indicates if a
fixed-point instruction has had to saturate an output value to fit
into a destination format.</p>
</div>
<div class="paragraph">
<p>The <code>vxsat</code> bit is mirrored in the upper bits of <code>fcsr</code>.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vector_fixed_point_fields_in_fcsr">3.7. Vector Fixed-Point Fields in <code>fcsr</code></h3>
<div class="paragraph">
<p>The <code>vxrm</code> and <code>vxsat</code> separate CSRs can also be accessed via fields
in the floating-point CSR, <code>fcsr</code>.  The <code>fcsr</code> register must be added
to systems without floating-point that add a vector extension.</p>
</div>
<table class="tableblock frame-all grid-all fit-content">
<caption class="title">Table 6. fcsr layout</caption>
<colgroup>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-right valign-top">Bits</th>
<th class="tableblock halign-left valign-top">Name</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">10:9</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vxrm</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Fixed-point rounding mode</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vxsat</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Fixed-point accrued saturation flag</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">7:5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">frm</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Floating-point rounding mode</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">4:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">fflags</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Floating-point accrued exception flags</p></td>
</tr>
</tbody>
</table>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The fields are packed into <code>fcsr</code> to make context-save/restore
faster.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_state_of_vector_extension_at_reset">3.8. State of Vector Extension at Reset</h3>
<div class="paragraph">
<p>The vector extension must have a consistent state at reset.  In
particular, <code>vtype</code> and <code>vl</code> must have values that can be read and
then restored with a single <code>vsetvl</code> instruction.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
It is recommended that at reset, <code>vtype.vill</code> is set, the
remaining bits in <code>vtype</code> are zero, and <code>vl</code> is set to zero.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The <code>vstart</code>, <code>vxrm</code>, <code>vxsat</code> CSRs can have arbitrary values at reset.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Any use of the vector unit will require an initial <code>vsetvl{i}</code>,
which will reset <code>vstart.  The `vxrm</code> and <code>vxsat</code> fields should be
reset explicitly in software before use.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The vector registers can have arbitrary values at reset.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_mapping_of_vector_elements_to_vector_register_state">4. Mapping of Vector Elements to Vector Register State</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The following diagrams illustrate how different width elements are
packed into the bytes of a vector register depending on the current
SEW and LMUL settings, as well as implementation ELEN and VLEN.
Elements are packed into each vector register with the
least-significant byte in the lowest-numbered bits.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Previous RISC-V vector proposals (&lt; 0.6) hid this mapping from
software, whereas this proposal has a specific mapping for all
configurations, which reduces implementation flexibility but removes
need for zeroing on config changes.  Making the mapping explicit also
has the advantage of simplifying oblivious context save-restore code,
as the code can save the configuration in <code>vl</code> and <code>vtype</code>,
then reset <code>vtype</code> to a convenient value (e.g., four vector groups of
LMUL=8, SEW=ELEN) before saving all vector register bits without
needing to parse the configuration.  The reverse process will restore
the state.
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_mapping_with_lmul1">4.1. Mapping with LMUL=1</h3>
<div class="paragraph">
<p>When LMUL=1, elements are simply packed in order from the
least-significant to most-significant bits of the vector register.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
To increase readability, vector register layouts are drawn with
bytes ordered from right to left with increasing byte address.  Bits
within an element are numbered in a little-endian format with
increasing bit index from right to left corresponding to increasing
magnitude.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre>  The element index is given in hexadecimal and is shown placed at the least-significant byte of the stored element. ELEN &lt;=128 and LMUL=1 throughout.


 VLEN=32b

 Byte         3 2 1 0

 SEW=8b       3 2 1 0
 SEW=16b        1   0
 SEW=32b            0

 VLEN=64b

 Byte        7 6 5 4 3 2 1 0

 SEW=8b      7 6 5 4 3 2 1 0
 SEW=16b       3   2   1   0
 SEW=32b           1       0
 SEW=64b                   0

 VLEN=128b

 Byte        F E D C B A 9 8 7 6 5 4 3 2 1 0

 SEW=8b      F E D C B A 9 8 7 6 5 4 3 2 1 0
 SEW=16b       7   6   5   4   3   2   1   0
 SEW=32b           3       2       1       0
 SEW=64b                   1               0
 SEW=128b                                  0

 VLEN=256b

 Byte     1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0

 SEW=8b   1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0
 SEW=16b     F   E   D   C   B   A   9   8   7   6   5   4   3   2   1   0
 SEW=32b         7       6       5       4       3       2       1       0
 SEW=64b                 3               2               1               0
 SEW=128b                                1                               0</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_mapping_with_lmul_1">4.2. Mapping with LMUL &gt; 1</h3>
<div class="paragraph">
<p>When vector registers are grouped, the elements of the vector register
group are striped across the constituent vector registers.  The
striping distance in bits, SLEN, sets how many bits are packed
contiguously into one vector register before moving to the next in the
group.</p>
</div>
<div class="paragraph">
<p>For example, when SLEN = 128, the striping pattern is repeated in
multiples of 128 bits.  The first 128/SEW elements are packed
contiguously at the start of the first vector register in the group.
The next 128/SEW elements are packed contiguously at the start of the
next vector register in the group.  After packing the first
LMUL*128/SEW elements at the start of each of the LMUL vector
registers in the group, the second LMUL*128/SEW group of elements are
packed into the second 128b segment of each of the vector registers in
the group, and so on.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> Example 1: VLEN=32b, SEW=16b, LMUL=2

 Byte         3 2 1 0
 v2*n           1   0
 v2*n+1         3   2

 Example 2: VLEN=64b, SEW=32b, LMUL=2

 Byte         7 6 5 4 3 2 1 0
 v2*n               1       0
 v2*n+1             3       2

 Example 3: VLEN=128b, SEW=32b, LMUL=2

 Byte        F E D C B A 9 8 7 6 5 4 3 2 1 0
 v2*n              3       2       1       0
 v2*n+1            7       6       5       4

 Example 4: VLEN=256b, SEW=32b, LMUL=2

 Byte     1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0
 v2*n            B       A       9       8       3       2       1       0
 v2*n+1          F       E       D       C       7       6       5       4</pre>
</div>
</div>
<div class="paragraph">
<p>If SEW &gt; SLEN, the striping pattern places one element in each
vector register in the group before moving to the next vector register
in the group.  So, when LMUL=2, the even-numbered vector register
contains the even-numbered elements of the vector and the odd-numbered
vector register contains the odd-numbered elements of the vector.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
In most implementations, the striping distance SLEN &#8805; ELEN.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre> Example: VLEN=256b, SEW=256b, LMUL=2

 Byte     1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0
 v2*n                                                                    0
 v2*n+1                                                                  1</pre>
</div>
</div>
<div class="paragraph">
<p>When LMUL = 4, four vector registers hold elements as shown:</p>
</div>
<div class="listingblock">
<div class="content">
<pre> Example 1: VLEN=32b, SLEN=32b, SEW=16b, LMUL=4,

 Byte         3 2 1 0
 v4*n           1   0
 v4*n+1         3   2
 v4*n+2         5   4
 v4*n+3         7   6

 Example 2: VLEN=64b, SLEN=64b, SEW=32b, LMUL=4

 Byte         7 6 5 4 3 2 1 0
 v4*n               1       0
 v4*n+1             3       2
 v4*n+2             5       4
 v4*n+3             7       6


 Example 3: VLEN=128b, SLEN=64b, SEW=32b, LMUL=4

 Byte          F E D C B A 9 8 7 6 5 4 3 2 1 0
 v4*n                9       8       1       0   32b elements
 v4*n+1              B       A       3       2
 v4*n+2              D       C       5       4
 v4*n+3              F       E       7       6

 Example 4: VLEN=128b, SLEN=128b, SEW=32b, LMUL=4

 Byte          F E D C B A 9 8 7 6 5 4 3 2 1 0
 v4*n                3       2       1       0   32b elements
 v4*n+1              7       6       5       4
 v4*n+2              B       A       9       8
 v4*n+3              F       E       D       C

 Example 5: VLEN=256b, SLEN=128b, SEW=32b, LMUL=4

 Byte     1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0
 v4*n           13      12      11      10       3       2       1       0
 v4*n+1         17      16      15      14       7       6       5       4
 v4*n+2         1B      1A      19      18       B       A       9       8
 v4*n+3         1F      1E      1D      1C       F       E       D       C

 Example 6: VLEN=256b, SLEN=128b, SEW=256b, LMUL=4

 Byte     1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0
 v4*n                                                                    0
 v4*n+1                                                                  1
 v4*n+2                                                                  2
 v4*n+3                                                                  3</pre>
</div>
</div>
<div class="paragraph">
<p>A similar pattern is followed for LMUL = 8.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> Example: VLEN=256b, SLEN=128b, SEW=32b, LMUL=8

 Byte   1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0
 v8*n         23      22      21      20       3       2       1       0
 v8*n+1       27      26      25      24       7       6       5       4
 v8*n+2       2B      2A      29      28       B       A       9       8
 v8*n+3       2F      2E      2D      2C       F       E       D       C
 v8*n+4       33      32      31      30      13      12      11      10
 v8*n+5       37      36      35      34      17      16      15      14
 v8*n+6       3B      3A      39      38      1B      1A      19      18
 v8*n+7       3F      3E      3D      3C      1F      1E      1D      1C</pre>
</div>
</div>
<div class="paragraph">
<p>Different striping patterns are architecturally visible, but software
can be written that produces the same results regardless of striping
pattern. The primary constraint is to not change the LMUL used to
access values held in a vector register group (i.e., do not read
values with a different LMUL than used to write values to the group).</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The striping length SLEN for an implementation is set to
optimize the tradeoff between datapath wiring for mixed-width
operations and buffering needed to corner-turn wide vector unit-stride
memory accesses into parallel accesses for the vector register file.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The previous explicit configuration design allowed these
tradeoffs to be managed at the microarchitectural level and optimized
for each configuration.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_mapping_across_mixed_width_operations">4.3. Mapping across Mixed-Width Operations</h3>
<div class="paragraph">
<p>The pattern used to map elements within a vector register group is
designed to reduce datapath wiring when supporting operations across
multiple element widths.  The recommended software strategy in this
case is to modify <code>vtype</code> dynamically to keep SEW/LMUL constant (and
hence VLMAX constant).</p>
</div>
<div class="paragraph">
<p>The following example shows four different packed element widths (8b,
16b, 32b, 64b) in a VLEN=256b/SLEN=128b implementation.  The vector
register grouping factor (LMUL) is increased by the relative element
size such that each group can hold the same number of vector elements
(32 in this example) to simplify stripmining code.  Any operation
between elements with the same index only touches operand bits located
within the same 128b portion of the datapath.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> VLEN=256b, SLEN=128b
 Byte     1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0

 SEW=8b, LMUL=1, VLMAX=32

 v1       1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0

 SEW=16b, LMUL=2, VLMAX=32

 v2*n       17  16  15  14  13  12  11  10   7   6   5   4   3   2   1   0
 v2*n+1     1F  1E  1D  1C  1B  1A  19  18   F   E   D   C   B   A   9   8

 SEW=32b, LMUL=4, VLMAX=32

 v4*n           13      12      11      10       3       2       1       0
 v4*n+1         17      16      15      14       7       6       5       4
 v4*n+2         1B      1A      19      18       B       A       9       8
 v4*n+3         1F      1E      1D      1C       F       E       D       C

 SEW=64b, LMUL=8, VLMAX=32

 v8*n                   11              10               1               0
 v8*n+1                 13              12               3               2
 v8*n+2                 15              14               5               4
 v8*n+3                 17              16               7               6
 v8*n+4                 19              18               9               8
 v8*n+5                 1B              1A               B               A
 v8*n+6                 1D              1C               D               C
 v8*n+7                 1F              1E               F               E</pre>
</div>
</div>
<div class="paragraph">
<p>Larger LMUL settings can also used to simply increase vector length to
reduce instruction fetch and dispatch overheads, in cases where fewer
logical vector registers are required.</p>
</div>
<div class="paragraph">
<p>The following table shows each possible constant SEW/LMUL operating
point for loops with mixed-width operations.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>       Numbers in columns are LMUL values, and each column
       represents constant SEW/LMUL operating point

 SEW/LMUL    1   2   4   8  16  32  64 128 256 512 1024

      SEW
        8    8   4   2   1
       16        8   4   2   1
       32            8   4   2   1
       64                8   4   2   1
      128                    8   4   2   1
      256                        8   4   2   1
      512                            8   4   2   1
     1024                                8   4   2   1</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Larger LMUL values can cause lower datapath utilization for
short vectors if SLEN is less than the spatial datapath width.  In the
example above with VLEN=256b, SLEN=128b, and LMUL=8, if the
implementation is purely spatial with a 256b-wide vector datapath,
then for an application vector length less than 17, only half of the
datapath will be active.  The <code>vsetvl</code> instructions below could have a
facility added to dynamically select an appropriate LMUL according to
the required application vector length (AVL) and range of element
widths.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Narrower machines will set SLEN to be at least as large as the
datapath spatial width, so there is no need to reduce LMUL. Wider
machines might set SLEN lower than the spatial datapath width to
reduce wiring for mixed-width operations (e.g., width=1024, ELEN=32,
SLEN=128), in which case optimizing LMUL will be important.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="sec-mask-register-layout">4.4. Mask Register Layout</h3>
<div class="paragraph">
<p>A vector mask occupies only one vector register regardless of SEW and
LMUL.  The mask bits that are used for each vector operation depends
on the current SEW and LMUL setting.</p>
</div>
<div class="paragraph">
<p>The maximum number of elements in a vector operand is:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>               VLMAX = LMUL * VLEN/SEW</pre>
</div>
</div>
<div class="paragraph">
<p>A mask is allocated for each element by dividing the mask register
into VLEN/VLMAX fields.  The size of each mask element in bits, <em>MLEN</em>,
is:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>                MLEN = VLEN/VLMAX
                     = VLEN/(LMUL * VLEN/SEW)
                     = SEW/LMUL</pre>
</div>
</div>
<div class="paragraph">
<p>The size of MLEN varies from ELEN (SEW=ELEN, LMUL=1) down to 1
(SEW=8b,LMUL=8), and hence a single vector register can always hold
the entire mask register.</p>
</div>
<div class="paragraph">
<p>The mask bits for element <em>i</em> are located in bits [MLEN*<em>i</em>+(MLEN-1) :
MLEN*<em>i</em>] of the mask register.  When a mask element is written by a
compare instruction, the low bit in the mask element is written with
the compare result and the upper bits of the mask element are zeroed.
When a value is read as a mask, only the least-significant bit of the
mask element is used to control masking and the upper bits are
ignored.  Mask elements past the end of the current vector length are
zeroed.</p>
</div>
<div class="paragraph">
<p>The pattern is such that for constant SEW/LMUL values, the effective
predicate bits are located in the same bit of the mask vector
register, which simplifies use of masking in loops with mixed-width
elements.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> VLEN=32b

          Byte    3   2   1   0
 LMUL=1,SEW=8b
                  3   2   1   0  Element
                [24][16][08][00] Mask bit position in decimal

 LMUL=2,SEW=16b
                      1       0
                    [08]    [00]
                      3       2
                    [24]    [16]

 LMUL=4,SEW=32b               0
                            [00]
                              1
                            [08]
                              2
                            [16]
                              3
                            [24]</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre> LMUL=2,SEW=8b
                  3   2   1   0
                [12][08][04][00]
                  7   6   5   4
                [28][24][20][16]

 LMUL=8,SEW=32b
                              0
                            [00]
                              1
                            [04]
                              2
                            [08]
                              3
                            [12]
                              4
                            [16]
                              5
                            [20]
                              6
                            [24]
                              7
                            [28]

 LMUL=8,SEW=8b
                  3   2   1   0
                [03][02][01][00]
                  7   6   5   4
                [07][06][05][04]
                  B   A   9   8
                [11][10][09][08]
                  F   E   D   C
                [15][14][13][12]
                 13  12  11  10
                [19][18][17][16]
                 17  16  15  14
                [23][22][21][20]
                 1B  1A  19  18
                [27][26][25][24]
                 1F  1E  1D  1C
                [31][30][29][28]</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre> VLEN=256b, SLEN=128b
 Byte     1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0

 SEW=8b, LMUL=1, VLMAX=32

 v1       1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0
        [248]          ...            [128] ...[96] ...[64] ...[32] ... [0] Mask bit positions in decimal

 SEW=16b, LMUL=2, VLMAX=32

 v2*n       17  16  15  14  13  12  11  10   7   6   5   4   3   2   1   0
          [184]          ...          [128]    ...     [32]    ...      [0]
 v2*n+1     1F  1E  1D  1C  1B  1A  19  18   F   E   D   C   B   A   9   8
          [248]          ...          [196]    ...     [96]    ...     [64]

 SEW=32b, LMUL=4, VLMAX=32

 v4*n           13      12      11      10       3       2       1       0
              [152]        ...        [128]    [24]        ...          [0]
 v4*n+1         17      16      15      14       7       6       5       4
              [184]        ...        [160]    [56]        ...         [32]
 v4*n+2         1B      1A      19      18       B       A       9       8
              [116]        ...        [192]    [88]        ...         [64]
 v4*n+3         1F      1E      1D      1C       F       E       D       C
              [248]        ...        [224]   [120]        ...         [96]

 SEW=64b, LMUL=8, VLMAX=32

 v8*n                   11              10               1               0
                      [136]           [128]             [8]             [0]
 v8*n+1                 13              12               3               2
                      [152]           [144]            [24]            [16]
 v8*n+2                 15              14               5               4
                      [168]           [160]            [40]            [32]
 v8*n+3                 17              16               7               6
                      [184]           [176]            [56]            [48]
 v8*n+4                 19              18               9               8
                      [200]           [192]            [72]            [64]
 v8*n+5                 1B              1A               B               A
                      [216]           [208]            [88]            [80]
 v8*n+6                 1D              1C               D               C
                      [232]           [224]           [104]            [96]
 v8*n+7                 1F              1E               F               E
                      [248]           [240]           [120]           [112]</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_instruction_formats">5. Vector Instruction Formats</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The instructions in the vector extension fit under four existing major
opcodes (LOAD-FP, STORE-FP, AMO) and one new major opcode (OP-V).</p>
</div>
<div class="paragraph">
<p>Vector loads and stores are encoding within the scalar floating-point
load and store major opcodes (LOAD-FP/STORE-FP).  The vector load and
store encodings repurpose a portion of the standard scalar
floating-point load/store 12-bit immediate field to provide further
vector instruction encoding, with bit 25 holding the standard vector
mask bit (see <a href="#sec-vector-mask-encoding">Mask Encoding</a>).</p>
</div>
<div class="listingblock">
<div class="content">
<pre>Format for Vector Load Instructions under LOAD-FP major opcode
31 29 28 26  25  24      20 19       15 14   12 11      7 6     0
 nf  | mop | vm |  lumop   |    rs1    | width |    vd   |0000111| VL*  unit-stride
 nf  | mop | vm |   rs2    |    rs1    | width |    vd   |0000111| VLS* strided
 nf  | mop | vm |   vs2    |    rs1    | width |    vd   |0000111| VLX* indexed
  3     3     1      5           5         3         5       7

Format for Vector Store Instructions under STORE-FP major opcode
31 29 28 26  25  24      20 19       15 14   12 11      7 6     0
 nf  | mop | vm |  sumop   |    rs1    | width |   vs3   |0100111| VS*  unit-stride
 nf  | mop | vm |   rs2    |    rs1    | width |   vs3   |0100111| VSS* strided
 nf  | mop | vm |   vs2    |    rs1    | width |   vs3   |0100111| VSX* indexed
  3     3     1      5           5         3         5        7</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre>Format for Vector AMO Instructions under AMO major opcode
31    27 26  25  24      20 19       15 14   12 11      7 6     0
 amoop  |wd| vm |   vs2    |    rs1    | width | vs3/vd  |0101111| VAMO*
   5      1   1      5           5         3        5        7</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre>Formats for Vector Arithmetic Instructions under OP-V major opcode

31       26  25   24      20 19      15 14   12 11      7 6     0
  funct6   | vm  |   vs2    |    vs1   | 0 0 0 |    vd   |1010111| OP-V (OPIVV)
  funct6   | vm  |   vs2    |    vs1   | 0 0 1 |    vd   |1010111| OP-V (OPFVV)
  funct6   | vm  |   vs2    |    vs1   | 0 1 0 |  vd/rd  |1010111| OP-V (OPMVV)
  funct6   | vm  |   vs2    |   simm5  | 0 1 1 |    vd   |1010111| OP-V (OPIVI)
  funct6   | vm  |   vs2    |    rs1   | 1 0 0 |    vd   |1010111| OP-V (OPIVX)
  funct6   | vm  |   vs2    |    rs1   | 1 0 1 |    vd   |1010111| OP-V (OPFVF)
  funct6   | vm  |   vs2    |    rs1   | 1 1 0 |  vd/rd  |1010111| OP-V (OPMVX)
     6        1        5          5        3        5        7</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre>Formats for Vector Configuration Instructions under OP-V major opcode

 31 30         25 24      20 19      15 14   12 11      7 6     0
 0 |        zimm[10:0]      |    rs1   | 1 1 1 |    rd   |1010111| vsetvli
 1 |   000000    |   rs2    |    rs1   | 1 1 1 |    rd   |1010111| vsetvl
 1        6            5          5        3        5        7</pre>
</div>
</div>
<div class="paragraph">
<p>Vector instructions can have scalar or vector source operands and
produce scalar or vector results, and most vector instructions can be
performed either unconditionally or conditionally under a mask.</p>
</div>
<div class="paragraph">
<p>Vector loads and stores move bit patterns between vector register
elements and memory.  Vector arithmetic instructions operate on values
held in vector register elements.</p>
</div>
<div class="sect2">
<h3 id="_scalar_operands">5.1. Scalar operands</h3>
<div class="paragraph">
<p>Scalar operands can be immediates, or taken from the <code>x</code> registers,
the <code>f</code> registers, or element 0 of a vector register.  Scalar results
are written to an <code>x</code> or <code>f</code> register or to element 0 of a vector
register.  Any vector register can be used to hold a scalar regardless
of the current LMUL setting.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
In a change from v0.6, the floating-point registers no longer
overlay the vector registers and scalars can now come from the integer
or floating-point registers.  Not overlaying the <code>f</code> registers reduces
vector register pressure, avoids interactions with the standard
calling convention, simplifies high-performance scalar floating-point
design, and provides compatibility with the Zfinx ISA option.
Overlaying <code>f</code> with <code>v</code> would provide the advantage of lowering the
number of state bits in some implementations, but complicates
high-performance designs and would prevent compatibility with the
Zfinx ISA option.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_operands">5.2. Vector Operands</h3>
<div class="paragraph">
<p>Vector operands or results may occupy one or more vector registers
depending on LMUL, but are always specified using the lowest-numbered
vector register in the group.  Using other than the lowest-numbered
vector register to specify a vector register group will result in an
illegal instruction exception.</p>
</div>
<div class="paragraph">
<p>Some vector instructions consume and produce wider-width elements and
so operate on a larger vector register group than that specified in
<code>vlmul</code>.  The largest vector register group used by an instruction can
not be greater than 8 vector registers, and if an vector instruction
would require greater than 8 vector registers in a group, an illegal
instruction exception is raised.  For example, attempting a widening
operation with LMUL=8 will raise an illegal instruction exception.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vector_masking">5.3. Vector Masking</h3>
<div class="paragraph">
<p>Masking is supported on many vector instructions.  Element operations
that are masked off do not modify the destination vector register
element and never generate exceptions.</p>
</div>
<div class="paragraph">
<p>In the base vector extension, the mask value used to control execution
of a masked vector instruction is always supplied by vector register
<code>v0</code>.  Only the least-significant bit of each element of the mask
vector is used to control execution.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Future vector extensions may provide longer instruction
encodings with space for a full mask register specifier.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The destination vector register group for a masked vector instruction
can only overlap the source mask register (<code>v0</code>) when
LMUL=1. Otherwise, an illegal vector instruction exception is raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This constraint supports restart with a non-zero <code>vstart</code> value.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Other vector registers can be used to hold working mask values, and
mask vector logical operations are provided to perform predicate
calculations. <a id="sec-mask-vector-logical"></a></p>
</div>
<div class="sect3">
<h4 id="sec-vector-mask-encoding">5.3.1. Mask Encoding</h4>
<div class="paragraph">
<p>Where available, masking is encoded in a single-bit <code>vm</code> field in the
 instruction (<code>inst[25]</code>).</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 6.25%;">
<col style="width: 93.75%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">vm</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vector result, only where v0[i].LSB = 1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unmasked</p></td>
</tr>
</tbody>
</table>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
In earlier proposals, <code>vm</code> was a two-bit field <code>vm[1:0]</code> that
provided both true and complement masking using <code>v0</code> as well as
encoding scalar operations.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Vector masking is represented in assembler code as another vector
operand, with <code>.t</code> indicating if operation occurs when <code>v0[i].LSB</code> is
<code>1</code>.  If no masking operand is specified, unmasked vector execution
(<code>vm=1</code>) is assumed.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vop.v*    v1, v2, v3, v0.t  # enabled where v0[i].LSB=1, m=0
    vop.v*    v1, v2, v3        # unmasked vector operation, m=1</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Even though the base only supports one vector mask register <code>v0</code>
and only the true form of predication, the assembly syntax writes it
out in full to be compatible with future extensions that might add a
mask register specifier and supporting both true and complement
masking. The <code>.t</code> suffix on the masking operand also helps to visually
encode the use of a mask.
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_prestart_active_inactive_body_and_tail_element_definitions">5.4. Prestart, Active, Inactive, Body, and Tail Element Definitions</h3>
<div class="paragraph">
<p>The elements operated on during a vector instruction&#8217;s execution can
be divided into four disjoint subsets.</p>
</div>
<div class="ulist">
<ul>
<li>
<p>The <em>prestart</em> elements are those whose element index is less than the
initial value in the <code>vstart</code> register.  The prestart elements do not
raise exceptions and do not update the destination vector register.</p>
</li>
<li>
<p>The <em>active</em> elements during a vector instruction&#8217;s execution are the
elements within the current vector length setting and where the
current mask is enabled at that element position.  The active elements
can raise exceptions and update the destination vector register group.</p>
</li>
<li>
<p>The <em>inactive</em> elements are the elements within the current vector
length setting but where the current mask is disabled at that element
position.  The inactive elements do not raise exceptions and do not
update any destination vector register.</p>
</li>
<li>
<p>The <em>tail</em> elements during a vector instruction&#8217;s execution are the
elements past the current vector length setting.  The tail elements do
not raise exceptions, but do zero the results in any destination
vector register group.</p>
</li>
<li>
<p>In addition, another term, <em>body</em>, is used for the set of elements
that are either active or inactive, i.e., after prestart but before
the tail.</p>
</li>
</ul>
</div>
<div class="listingblock">
<div class="content">
<pre>    for element index x
    prestart    = (0 &lt;= x &lt; vstart)
    mask(x)     = unmasked || v0[x].LSB == 1
    active(x)   = (vstart &lt;= x &lt; vl) &amp;&amp; mask(x)
    inactive(x) = (vstart &lt;= x &lt; vl) &amp;&amp; !mask(x)
    body(x)     = active(x) || inactive(x)
    tail(x)     = (vl &lt;= x &lt; VLMAX)</pre>
</div>
</div>
<div class="paragraph">
<p>All regular vector instructions place zeros in the tail elements of
the destination vector register group.  Some vector arithmetic
instructions are not maskable, so have no inactive elements, but still
zero the tail elements.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The inactive and tail update rules were designed to provide an
efficient compromise between requirements of implementations with and
without vector register ECC and/or renaming.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Not zeroing past <code>vl</code> would penalize renamed implementations that
would have to copy all elements past VL on every instruction
execution, whereas it&#8217;s a small penalty for non-renamed
implementations to implement the tail zeroing.  While a renamed
machine could avoid copying for whole vector registers in a group by
not renaming, operations on individual registers may be deep enough
that requiring full occupancy for any vector length would be
problematic.  Zeroing values past <code>vl</code> does not impact most software,
except for a small cost in some reduction cases.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
For zeroing tail updates, implementations with temporally long
vector registers, either with or without register renaming, will be
motivated to add microarchitectural state to avoid actually writing
zeros to all tail elements, but this is a relatively simple
microarchitectural optimization.  For example, one bit per element
group or a quantized VL can be used to track the extent of zeroing.
An element group is the set of elements comprising the smallest atomic
unit of execution in the microarchitecture (often equivalent to the
width of the physical datapath in the machine).  The
microarchitectural state for an element group indicates that zero
should be returned for the element group on a read, and that zero
should be substituted in for any masked-off elements in the group on
the first write to that element group (after which the element group
zero bit can be cleared).
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Providing merging predication instead of zeroing inactive
elements on a masked operation reduces code path length for many code
blocks, and reduces register pressure by allowing different code paths
to use disjoint sets of elements in the same vector register.
Implementations with vector register ECC or renaming will have to
perform read-update-write on the destination register value to
preserve inactive elements on arithmetic instructions, so would appear
to need an extra vector register read port.  However, the arithmetic
instructions are designed such that the largest read-port requirement
is for fused multiply-add instructions that are destructive and
overwrite one source, and hence do not need an extra read port to
preserve inactive elements.  Given that linear algebra is one of the
more important applications for vector units, and that fused
multiply-add is the dominant operation in linear algebra routines,
microarchitectures will be optimized for fused multiply-add operations
and so should be able to preserve inactive elements on other
arithmetic operations without large additional cost.  However, masked
vector load instructions incur the cost of an additional read port on
their destination register.  The need to support resumable vector
loads with non-zero <code>vstart</code> values also drives the need to preserve
vector load destination register values.  The AMOs have been defined
to be destructive in their source operand to reduce the maximum read
port requirement for the memory pipe. An option that was considered
was to have loads behave differently from arithmetic instructions and
to zero any masked-off elements. However, this would require
additional instructions and increase register pressure, and vector
loads must in any case still cope with non-zero <code>vstart</code> values
through some mechanism.
</td>
</tr>
</table>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_configuration_setting_instructions">6. Configuration-Setting Instructions</h2>
<div class="sectionbody">
<div class="paragraph">
<p>A set of instructions are provided to allow rapid configuration of the
values in <code>vl</code> and <code>vtype</code> to match application needs.</p>
</div>
<div class="sect2">
<h3 id="_vsetvlivsetvl_instructions">6.1. <code>vsetvli</code>/<code>vsetvl</code> instructions</h3>
<div class="listingblock">
<div class="content">
<pre> vsetvli rd, rs1, vtypei # rd = new vl, rs1 = AVL, vtypei = new vtype setting
                         # if rs1 = x0, then use maximum vector length
 vsetvl  rd, rs1, rs2    # rd = new vl, rs1 = AVL, rs2 = new vtype value
                         # if rs1 = x0, then use maximum vector length</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vsetvli</code> instruction sets the <code>vtype</code> and <code>vl</code> CSRs based on its
arguments, and writes the new value of <code>vl</code> into <code>rd</code>.</p>
</div>
<div class="paragraph">
<p>The new <code>vtype</code> setting is encoded in the immediate fields of
<code>vsetvli</code> and in the <code>rs2</code> register for <code>vsetvl</code>.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>Formats for Vector Configuration Instructions under OP-V major opcode

 31 30         25 24      20 19      15 14   12 11      7 6     0
 0 |        zimm[10:0]      |    rs1   | 1 1 1 |    rd   |1010111| vsetvli
 1 |   000000    |   rs2    |    rs1   | 1 1 1 |    rd   |1010111| vsetvl
 1        6            5          5        3        5        7</pre>
</div>
</div>
<table class="tableblock frame-all grid-all fit-content">
<caption class="title">Table 7. <code>vtype</code> register layout</caption>
<colgroup>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-right valign-top">Bits</th>
<th class="tableblock halign-left valign-top">Name</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">XLEN-1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vill</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Illegal value if set</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">XLEN-2:7</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Reserved (write 0)</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">6:5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vediv[1:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Used by EDIV extension</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">4:2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsew[2:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard element width (SEW) setting</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vlmul[1:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector register group multiplier (LMUL) setting</p></td>
</tr>
</tbody>
</table>
<div class="listingblock">
<div class="content">
<pre> Suggested assembler names used for vtypei setting

 e8    #   8b elements
 e16   #  16b elements
 e32   #  32b elements
 e64   #  64b elements
 e128  # 128b elements

 m1   # Vlmul x1, assumed if m setting absent
 m2   # Vlmul x2
 m4   # Vlmul x4
 m8   # Vlmul x8

 d1   # EDIV 1, assumed if d setting absent
 d2   # EDIV 2
 d4   # EDIV 4
 d8   # EDIV 8

Examples:
    vsetvli t0, a0, e8          # SEW= 8, LMUL=1, EDIV=1
    vsetvli t0, a0, e8,m2       # SEW= 8, LMUL=2, EDIV=1
    vsetvli t0, a0, e32,m2,d4   # SEW=32, LMUL=2, EDIV=4</pre>
</div>
</div>
<div class="paragraph">
<p>If the <code>vtype</code> setting is not supported by the implementation, then
the <code>vill</code> bit is set in <code>vtype</code>, the remaining bits in <code>vtype</code> are
set to zero, and the <code>vl</code> register is also set to zero.</p>
</div>
<div class="paragraph">
<p>The requested application vector length (AVL) is passed in <code>rs1</code> as an
unsigned integer.  Using <code>x0</code> as the <code>rs1</code> register specifier, encodes
an infinite AVL, and so requests the maximum possible vector length.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
A <code>vsetvl{i}</code> with AVL=<code>x0</code> can be used to read current VLMAX,
though this does overwrite <code>vl</code>.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The behavior of <code>vsetvl{i}</code> does not depend on whether <code>rd</code>=<code>x0</code>.
Setting <code>rd</code>=<code>x0</code> can be useful when the application already knows what value
<code>vl</code> will assume, e.g., when changing SEW and LMUL with constant AVL.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Earlier drafts required a trap when setting <code>vtype</code> to an
illegal value.  However, this would have added the first
data-dependent trap on a CSR write to the ISA.  The current scheme
also supports light-weight runtime interrogation of the supported
vector unit configurations by checking if <code>vill</code> is clear for a given
setting.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_constraints_on_setting_vl">6.2. Constraints on Setting <code>vl</code></h3>
<div class="paragraph">
<p>The <code>vsetvl{i}</code> instructions first set VLMAX according to the <code>vtype</code>
argument, then set <code>vl</code> obeying the following constraints:</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p><code>vl = AVL</code> if <code>AVL &#8804; VLMAX</code></p>
</li>
<li>
<p><code>vl &#8805; ceil(AVL / 2)</code> if <code>AVL &lt; (2 * VLMAX)</code></p>
</li>
<li>
<p><code>vl = VLMAX</code> if <code>AVL &#8805; (2 * VLMAX)</code></p>
</li>
<li>
<p>Deterministic on any given implementation for same input AVL and VLMAX values</p>
</li>
<li>
<p>These specific properties follow from the prior rules:</p>
<div class="olist loweralpha">
<ol class="loweralpha" type="a">
<li>
<p><code>vl = 0</code> if  <code>AVL = 0</code></p>
</li>
<li>
<p><code>vl &gt; 0</code> if <code>AVL &gt; 0</code></p>
</li>
<li>
<p><code>vl &#8804; VLMAX</code></p>
</li>
<li>
<p><code>vl &#8804; AVL</code></p>
</li>
<li>
<p>a value read from <code>vl</code> when used as the AVL argument to <code>vsetvl{i}</code> results in the same
value in <code>vl</code>, provided the resultant VLMAX equals the value of VLMAX at the time that <code>vl</code> was read</p>
</li>
</ol>
</div>
</li>
</ol>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
<div class="paragraph">
<p>The <code>vl</code> setting rules are designed to be sufficiently strict to
preserve <code>vl</code> behavior across register spills and context swaps for
<code>AVL &#8804; VLMAX</code>, yet flexible enough to enable implementations to improve
vector lane utilization for <code>AVL &gt; VLMAX</code>.</p>
</div>
<div class="paragraph">
<p>For example, this permits an implementation to set <code>vl = ceil(AVL / 2)</code>
for <code>VLMAX &lt; AVL &lt; 2*VLMAX</code> in order to evenly distribute work over the
last two iterations of a stripmine loop.
Requirement 2 ensures that the first stripmine iteration of reduction
loops uses the largest vector length of all iterations, even in the case
of <code>AVL &lt; 2*VLMAX</code>.
This allows software to avoid needing to explicitly calculate a running
maximum of vector lengths observed during a stripmined loop.</p>
</div>
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vsetvl_instruction">6.3. <code>vsetvl</code> Instruction</h3>
<div class="paragraph">
<p>The <code>vsetvl</code> variant operates similarly to <code>vsetvli</code> except that it
takes a <code>vtype</code> value from <code>rs2</code> and can be used for context restore,
and when the <code>vtypei</code> field is too small to hold the desired setting.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Several active complex types can be held in different <code>x</code>
registers and swapped in as needed using <code>vsetvl</code>.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_examples">6.4. Examples</h3>
<div class="paragraph">
<p>The SEW and LMUL settings can be changed dynamically to provide high
throughput on mixed-width operations in a single loop.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Example: Load 16-bit values, widen multiply to 32b, shift 32b result
# right by 3, store 32b values.

# Loop using only widest elements:

loop:
    vsetvli a3, a0, e32,m8  # Use only 32-bit elements
    vlh.v v8, (a1)          # Sign-extend 16b load values to 32b elements
      sll t1, a3, 1         # Multiply length by two bytes/element
      add a1, a1, t1        # Bump pointer
    vmul.vx  v8, v8, x10    # 32b multiply result
    vsrl.vi  v8, v8, 3      # Shift elements
    vsw.v v8, (a2)          # Store vector of 32b results
      sll t1, a3, 2         # Multiply length by four bytes/element
      add a2, a2, t1        # Bump pointer
      sub a0, a0, a3        # Decrement count
      bnez a0, loop         # Any more?

# Alternative loop that switches element widths.

loop:
    vsetvli a3, a0, e16,m4  # vtype = 16-bit integer vectors
    vlh.v v4, (a1)          # Get 16b vector
      slli t1, a3, 1        # Multiply length by two bytes/element
      add a1, a1, t1        # Bump pointer
    vwmul.vx v8, v4, x10    # 32b in &lt;v8--v15&gt;

    vsetvli x0, a0, e32,m8  # Operate on 32b values
    vsrl.vi v8, v8, 3
    vsw.v v8, (a2)          # Store vector of 32b
      slli t1, a3, 2        # Multiply length by four bytes/element
      add a2, a2, t1        # Bump pointer
      sub a0, a0, a3        # Decrement count
      bnez a0, loop         # Any more?</pre>
</div>
</div>
<div class="paragraph">
<p>The second loop is more complex but will have greater performance on
machines where 16b widening multiplies are faster than 32b integer
multiplies, and where 16b vector load can run faster due to the
narrower writes to the vector regfile.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_loads_and_stores">7. Vector Loads and Stores</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Vector loads and stores move values between vector registers and
memory.  Vector loads and stores are masked and do not raise
exceptions on inactive elements.  Masked vector loads do not update
inactive elements in the destination vector register group.  Masked
vector stores only update active memory elements.</p>
</div>
<div class="sect2">
<h3 id="_vector_loadstore_instruction_encoding">7.1. Vector Load/Store Instruction Encoding</h3>
<div class="paragraph">
<p>Vector loads and stores are encoded within the scalar floating-point
load and store major opcodes (LOAD-FP/STORE-FP).  The vector load and
store encodings repurpose a portion of the standard scalar
floating-point load/store 12-bit immediate field to provide further
vector instruction encoding, with bit 25 holding the standard vector
mask bit (see <a href="#sec-vector-mask-encoding">Mask Encoding</a>).</p>
</div>
<div class="listingblock">
<div class="content">
<pre>Format for Vector Load Instructions under LOAD-FP major opcode
31 29 28 26  25  24      20 19       15 14   12 11      7 6     0
 nf  | mop | vm |  lumop   |    rs1    | width |    vd   |0000111| VL*  unit-stride
 nf  | mop | vm |   rs2    |    rs1    | width |    vd   |0000111| VLS* strided
 nf  | mop | vm |   vs2    |    rs1    | width |    vd   |0000111| VLX* indexed
  3     3     1      5           5         3         5       7

Format for Vector Store Instructions under STORE-FP major opcode
31 29 28 26  25  24      20 19       15 14   12 11      7 6     0
 nf  | mop | vm |  sumop   |    rs1    | width |   vs3   |0100111| VS*  unit-stride
 nf  | mop | vm |   rs2    |    rs1    | width |   vs3   |0100111| VSS* strided
 nf  | mop | vm |   vs2    |    rs1    | width |   vs3   |0100111| VSX* indexed
  3     3     1      5           5         3         5        7</pre>
</div>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 25%;">
<col style="width: 75%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Field</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs1[4:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies x register holding base address</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">rs2[4:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies x register holding stride</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">vs2[4:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies v register holding address offsets</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">vs3[4:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies v register holding store data</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">vd[4:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies v register destination of load</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">vm</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies vector mask</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">width[2:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies size of memory elements, and distinguishes from FP scalar</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">mop[2:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies memory addressing mode</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">nf[2:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">specifies the number of fields in each segment, for segment load/stores</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">lumop[4:0]/sumop[4:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">are additional fields encoding variants of unit-stride instructions</p></td>
</tr>
</tbody>
</table>
</div>
<div class="sect2">
<h3 id="_vector_loadstore_addressing_modes">7.2. Vector Load/Store Addressing Modes</h3>
<div class="paragraph">
<p>The base vector extension supports unit-stride, strided, and
indexed (scatter/gather) addressing modes.  Vector load/store base
registers and strides are taken from the GPR <code>x</code> registers.</p>
</div>
<div class="paragraph">
<p>The base effective address for all vector accesses is given by the
contents of the <code>x</code> register named in <code>rs1</code>.</p>
</div>
<div class="paragraph">
<p>Vector unit-stride operations access elements stored contiguously in
memory starting from the base effective address.</p>
</div>
<div class="paragraph">
<p>Vector strided operations access the first memory element at the base
effective address, and then access subsequent elements at address
increments given by the byte offset contained in the <code>x</code> register
specified by <code>rs2</code>.</p>
</div>
<div class="paragraph">
<p>Vector indexed operations add the contents of each element of the
vector offset operand specified by <code>vs2</code> to the base effective address
to give the effective address of each element.  The vector offset
operand is treated as a vector of byte offsets.  If the vector offset
elements are narrower than XLEN, they are sign-extended to XLEN before
adding to the base effective address.  If the vector offset elements
are wider than XLEN, the least-significant XLEN bits are used in the
address calculation.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Current PoR for vector indexed instructions requires that vector
byte offset (vs2) and vector read/write data (vs3/vd) are of same
width.  One question is whether and how to allow for two sizes of
vector operand in a vector indexed instruction?  For example, for
scatter/gather of byte values in a 64-bit address space without
requiring bytes use 64b of space in a vector register.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The vector addressing modes are encoded using the 3-bit <code>mop[2:0]</code>
field.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 8. encoding for loads</caption>
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 43.75%;">
<col style="width: 37.5%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="3">mop [2:0]</th>
<th class="tableblock halign-left valign-top">Description</th>
<th class="tableblock halign-left valign-top">Opcodes</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">zero-extended unit-stride</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VLxU,VLE</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">zero-extended strided</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VLSxU, VLSE</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">zero-extended indexed</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VLXxU, VLXE</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">sign-extended unit-stride</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VLx  (x!=E)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">sign-extended strided</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VLSx (x!=E)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">sign-extended indexed</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VLXx (x!=E)</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 9. encoding for stores</caption>
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 43.75%;">
<col style="width: 37.5%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="3">mop [2:0]</th>
<th class="tableblock halign-left valign-top">Description</th>
<th class="tableblock halign-left valign-top">Opcodes</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unit-stride</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VSx</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">strided</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VSSx</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">indexed-ordered</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VSXx</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">indexed-unordered</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VSUXx</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>The vector indexed memory operations have two forms, ordered and
unordered.  The indexed-unordered stores do not preserve element
ordering on stores.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The indexed-unordered variant is provided as a potential
implementation optimization.  Implementations are free to ignore the
optimization and implement indexed-unordered identically to
indexed-ordered.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Additional unit-stride vector addressing modes are encoded using the
5-bit <code>lumop</code> and <code>sumop</code> fields in the unit-stride load and store
instruction encodings respectively.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 10. lumop</caption>
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 68.75%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="5">lumop[4:0]</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unit-stride</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved, x!=0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unit-stride fault-only-first</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved, x!=0</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 11. sumop</caption>
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 68.75%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="5">sumop[4:0]</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">unit-stride</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved, x!=0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">reserved</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>The <code>nf[2:0]</code> field encodes the number of fields in each segment.  For
regular vector loads and stores, <code>nf</code>=0, indicating that a single
value is moved between a vector register group and memory at each
element position.  Larger values in the <code>nf</code> field are used to access
multiple contiguous fields within a segment as described below in
Section <a href="#sec-aos">Vector Load/Store Segment Instructions (<code>Zvlsseg</code>)</a>.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The <code>nf</code> field for segment load/stores has replaced the use of
the same bits for an address offset field.  The offset can be replaced
with a single scalar integer calculation, while segment load/stores
add more powerful primitives to move items to and from memory.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_loadstore_width_encoding">7.3. Vector Load/Store Width Encoding</h3>
<div class="paragraph">
<p>The vector loads and stores are encoded using the width values that
are not claimed by the standard scalar floating-point loads and
stores.  Three of the width types encode vector loads and stores that
move fixed-size memory elements of 8 bits, 16 bits, or 32 bits, while
the fourth encoding moves SEW-bit memory elements.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 18.75%;">
<col style="width: 18.75%;">
<col style="width: 18.75%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top"></th>
<th class="tableblock halign-left valign-top" colspan="3">Width [2:0]</th>
<th class="tableblock halign-left valign-top">Mem bits</th>
<th class="tableblock halign-left valign-top">Reg bits</th>
<th class="tableblock halign-left valign-top">Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard scalar FP</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLEN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLH/FSH</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard scalar FP</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLEN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLW/FSW</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard scalar FP</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLEN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLD/FSD</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard scalar FP</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLEN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLQ/FSQ</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector byte</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VxB</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector halfword</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VxH</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector word</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VxW</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector element</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VxE</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Mem bits is the size of element accessed in memory</p>
</div>
<div class="paragraph">
<p>Reg bits is the size of element accessed in register</p>
</div>
<div class="paragraph">
<p>Fixed-sized vector loads can optionally sign or zero-extend their
memory element into the destination register element if the register
element is wider than the memory element.  A fixed-size vector load
raises an illegal instruction exception if the destination register
element is narrower than the memory element.  The variable-sized load
is encoded as if a zero-extended load, with what would be the
sign-extended encoding of a variable-sized load currently reserved.</p>
</div>
<div class="paragraph">
<p>Fixed-size vector stores take their operand from the least-significant
bits of the register element if the register element if wider than the
memory element.  Fixed-sized vector stores raise an illegal
instruction exception if the memory element is wider than the register
element.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vector_unit_stride_instructions">7.4. Vector Unit-Stride Instructions</h3>
<div class="listingblock">
<div class="content">
<pre>    # Vector unit-stride loads and stores

    # vd destination, rs1 base address, vm is mask encoding (v0.t or &lt;missing&gt;)
    vlb.v  vd, (rs1), vm # 8b signed
    vlh.v  vd, (rs1), vm # 16b signed
    vlw.v  vd, (rs1), vm # 32b signed

    vlbu.v vd, (rs1), vm # 8b unsigned
    vlhu.v vd, (rs1), vm # 16b unsigned
    vlwu.v vd, (rs1), vm # 32b unsigned

    vle.v  vd, (rs1), vm # SEW

    # vs3 store data, rs1 base address, vm is mask encoding (v0.t or &lt;missing&gt;)
    vsb.v  vs3, (rs1), vm  # 8b store
    vsh.v  vs3, (rs1), vm  # 16b store
    vsw.v  vs3, (rs1), vm  # 32b store
    vse.v  vs3, (rs1), vm  # SEW store</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_strided_instructions">7.5. Vector Strided Instructions</h3>
<div class="listingblock">
<div class="content">
<pre>    # Vector strided loads and stores

    # vd destination, rs1 base address, rs2 byte stride
    vlsb.v  vd, (rs1), rs2, vm # 8b
    vlsh.v  vd, (rs1), rs2, vm # 16b
    vlsw.v  vd, (rs1), rs2, vm # 32b

    vlsbu.v vd, (rs1), rs2, vm # unsigned 8b
    vlshu.v vd, (rs1), rs2, vm # unsigned 16b
    vlswu.v vd, (rs1), rs2, vm # unsigned 32b

    vlse.v  vd, (rs1), rs2, vm  # SEW

    # vs3 store data, rs1 base address, rs2 byte stride
    vssb.v vs3, (rs1), rs2, vm  # 8b
    vssh.v vs3, (rs1), rs2, vm  # 16b
    vssw.v vs3, (rs1), rs2, vm  # 32b
    vsse.v vs3, (rs1), rs2, vm  # SEW</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Negative and zero strides are supported.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_indexed_instructions">7.6. Vector Indexed Instructions</h3>
<div class="listingblock">
<div class="content">
<pre>    # Vector indexed loads and stores

    # vd destination, rs1 base address, vs2 indices
    vlxb.v  vd, (rs1), vs2, vm  # 8b
    vlxh.v  vd, (rs1), vs2, vm  # 16b
    vlxw.v  vd, (rs1), vs2, vm  # 32b

    vlxbu.v vd, (rs1), vs2, vm  # 8b unsigned
    vlxhu.v vd, (rs1), vs2, vm  # 16b unsigned
    vlxwu.v vd, (rs1), vs2, vm  # 32b unsigned

    vlxe.v  vd, (rs1), vs2, vm  # SEW

    # Vector ordered-indexed store instructions
    # vs3 store data, rs1 base address, vs2 indices
    vsxb.v vs3, (rs1), vs2, vm  # 8b
    vsxh.v vs3, (rs1), vs2, vm  # 16b
    vsxw.v vs3, (rs1), vs2, vm  # 32b
    vsxe.v vs3, (rs1), vs2, vm  # SEW

    # Vector unordered-indexed store instructions
    vsuxb.v vs3, (rs1), vs2, vm  # 8b
    vsuxh.v vs3, (rs1), vs2, vm  # 16b
    vsuxw.v vs3, (rs1), vs2, vm  # 32b
    vsuxe.v vs3, (rs1), vs2, vm  # SEW</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_unit_stride_fault_only_first_loads">7.7. Unit-stride Fault-Only-First Loads</h3>
<div class="paragraph">
<p>The unit-stride fault-only-first load instructions are used to vectorize
loops with data-dependent exit conditions (while loops).  These
instructions execute as a regular load except that they will only take
a trap on element 0.  If an element &gt; 0 raises an exception, that
element and all following elements in the destination vector
register are not modified, and the vector length <code>vl</code> is reduced to the
number of elements processed without a trap.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vlbff.v  vd, (rs1), vm # 8b
    vlhff.v  vd, (rs1), vm # 16b
    vlwff.v  vd, (rs1), vm # 32b

    vlbuff.v vd, (rs1), vm # unsigned 8b
    vlhuff.v vd, (rs1), vm # unsigned 16b
    vlwuff.v vd, (rs1), vm # unsigned 32b

    vleff.v  vd, (rs1), vm # SEW</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre>strlen example using unit-stride fault-only-first instruction

# size_t strlen(const char *str)
# a0 holds *str

strlen:
    mv a3, a0             # Save start
loop:
    vsetvli a1, x0, e8  # Vector of bytes of maximum length
    vlbff.v v1, (a3)      # Load bytes
    csrr a1, vl           # Get bytes read
    vmseq.vi v0, v1, 0    # Set v0[i] where v1[i] = 0
    vmfirst.m a2, v0      # Find first set bit
    add a3, a3, a1        # Bump pointer
    bltz a2, loop         # Not found?

    add a0, a0, a1        # Sum start + bump
    add a3, a3, a2        # Add index
    sub a0, a3, a0        # Subtract start address+bump

    ret</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Strided and scatter/gather fault-only-first instructions are not
provided as they represent a large security hole, allowing software to
check multiple random pages for accessibility without experiencing a
trap. The unit-stride versions only allow probing a region immediately
contiguous to a known region, and so do not appreciably impact
security.  It is possible that security mitigations can be
implemented to allow fault-only-first variants of non-contiguous accesses
in future vector extensions.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="sec-aos">7.8. Vector Load/Store Segment Instructions (<code>Zvlsseg</code>)</h3>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This is being written as an extension but will likely be
mandated in most profiles, as the operation is too generally useful to
omit.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The vector load/store segment instructions move multiple contiguous
fields in memory to and from consecutively numbered vector registers.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
These operations support operations on "array-of-structures"
datatypes by unpacking each field in a structure into separate vector
registers.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>As for regular vector loads and stores, the width encoding gives the
size of the memory elements, which are homogeneous in size, while SEW
encodes the size of the register elements.</p>
</div>
<div class="paragraph">
<p>The three-bit <code>nf</code> field in the vector instruction encoding is an
unsigned integer that contains one less than the number of fields per
segment, <em>NFIELDS</em>.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 81.25%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="3">nf[2:0]</th>
<th class="tableblock halign-left valign-top">NFIELDS</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">3</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">5</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">6</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">7</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>The LMUL setting must be such that LMUL * NFIELDS &#8656; 8, otherwise an
illegal instruction exception is raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The product LMUL * NFIELDS represents the number of underlying
vector registers that will be touched by a segmented load or store
instruction.  This constraint makes this total no larger than 1/4 of
the architectural register file, and the same as for regular
operations with LMUL=8. This constraint could be weakened in a future
draft.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Each field will be held in successively numbered vector register
groups.  When LMUL&gt;1, each field will occupy a vector register group
held in multiple successively numbered vector registers, and the
vector register group for each field must follow the usual vector
register alignment constraints (e.g., when LMUL=2 and NFIELDS=4, each
field&#8217;s vector register group must start at an even vector register,
but does not have to start at a multiple of 8 vector register number).</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
An earlier version imposed a vector register number constraint,
but this decreased ability to make use of all registers when NFIELDS
was not a power of 2.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>If the vector register numbers accessed by the segment load or store
would increment past 31, then an illegal instruction exception is
raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This constraint is to help provide forward-compatibility with a
future longer instruction encoding that has more addressable vector
registers.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The <code>vl</code> register gives the number of structures to move, which is
equal to the number of elements transferred to each vector register
group.  Masking is also applied at the level of whole structures.</p>
</div>
<div class="paragraph">
<p>If a trap is taken, <code>vstart</code> is in units of structures.</p>
</div>
<div class="sect3">
<h4 id="_vector_unit_stride_segment_loads_and_stores">7.8.1. Vector Unit-Stride Segment Loads and Stores</h4>
<div class="paragraph">
<p>The vector unit-stride load and store segment instructions move packed
contiguous segments ("array-of-structures") into multiple destination
vector register groups.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
For segments with heterogeneous-sized fields, software can later
unpack fields using additional instructions after the segment load
brings the values into the separate vector registers.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The assembler prefixes <code>vlseg</code>/<code>vsseg</code> are used for unit-stride
segment loads and stores respectively.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Format
    vlseg&lt;nf&gt;{b,h,w}.v vd, (rs1),  vm    # Unit-stride signed segment load template
    vlseg&lt;nf&gt;e.v vd, (rs1), vm           # Unit-stride segment load template
    vlseg&lt;nf&gt;{b,h,w}u.v vd, (rs1), vm    # Unit-stride unsigned segment load template
    vsseg&lt;nf&gt;{b,h,w,e}.v vs3, (rs1), vm  # Unit-stride segment store template

    # Examples
    vlseg2b.v vd, (rs1), vm   # Load vector of signed 2*1-byte segments into vd, vd+1
    vlseg3bu.v vd, (rs1), vm  # Load vector of unsigned 3*1-byte segments into vd, vd+1, vd+2
    vlseg7w.v vd, (rs1), vm   # Load vector of 7*4-byte segments into vd, vd+1, ... vd+6
    vlseg8e.v vd, (rs1), vm   # Load vector of 8*SEW-byte segments into vd, vd+1, .. vd+7

    vsseg3b.v vs3, (rs1), vm  # Store packed vector of 3*1-byte segments from vs3,vs3+1,vs3+2 to memory</pre>
</div>
</div>
<div class="paragraph">
<p>For loads, the <code>vd</code> register will hold the first field loaded from the
segment.  For stores, the <code>vs3</code> register is read to provide the first
field to be stored in each segment.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Example 1
    # Memory structure holds packed RGB pixels (24-bit data structure, 8bpp)
    vlseg3bu.v v8, (a0), vm
    # v8 holds the red pixels
    # v9 holds the green pixels
    # v10 holds the blue pixels

    # Example 2
    # Memory structure holds complex values, 32b for real and 32b for imaginary
    vlseg2w.v v8, (a0), vm
    # v8 holds real
    # v9 holds imaginary</pre>
</div>
</div>
<div class="paragraph">
<p>There are also fault-only-first versions of the unit-stride instructions.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Template for vector fault-only-first unit-stride segment loads and stores.
    vlseg&lt;nf&gt;{b,h,w}ff.v vd, (rs1),  vm    # Unit-stride signed fault-only-first segment loads
    vlseg&lt;nf&gt;eff.v vd, (rs1),  vm          # Unit-stride fault-only-first segment loads
    vlseg&lt;nf&gt;{b,h,w}uff.v vd, (rs1),   vm  # Unit-stride unsigned fault-only-first segment loads</pre>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_vector_strided_segment_loads_and_stores">7.8.2. Vector Strided Segment Loads and Stores</h4>
<div class="paragraph">
<p>Vector strided segment loads and stores move contiguous segments where
each segment is separated by the byte stride offset given in the <code>rs2</code>
GPR argument.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Negative and zero strides are supported.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Format
    vlsseg&lt;nf&gt;{b,h,w}.v vd, (rs1), rs2, vm    # Strided signed segment loads
    vlsseg&lt;nf&gt;e.v vd, (rs1), rs2, vm          # Strided segment loads
    vlsseg&lt;nf&gt;{b,h,w}u.v vd, (rs1), rs2, vm   # Strided unsigned segment loads
    vssseg&lt;nf&gt;{b,h,w,e}.v vs3, (rs1), rs2, vm # Strided segment stores

    # Examples
    vlsseg3b.v v4, (x5), x6   # Load bytes at addresses x5+i*x6   into v4[i],
                              #  and bytes at addresses x5+i*x6+1 into v5[i],
                              #  and bytes at addresses x5+i*x6+2 into v6[i].

    # Examples
    vssseg2w.v v2, (x5), x6   # Store words from v2[i] to address x5+i*x6
                              #   and words from v3[i] to address x5+i*x6+4</pre>
</div>
</div>
<div class="paragraph">
<p>For strided segment stores where the byte stride is such that segments
could overlap in memory, the segments must appear to be written in
element order.</p>
</div>
</div>
<div class="sect3">
<h4 id="_vector_indexed_segment_loads_and_stores">7.8.3. Vector Indexed Segment Loads and Stores</h4>
<div class="paragraph">
<p>Vector indexed segment loads and stores move contiguous segments where
each segment is located at an address given by adding the scalar base
address in the <code>rs1</code> field to byte offsets in vector register <code>vs2</code>.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Format
    vlxseg&lt;nf&gt;{b,h,w}.v vd, (rs1), vs2, vm    # Indexed signed segment loads
    vlxseg&lt;nf&gt;e.v vd, (rs1), vs2, vm          # Indexed segment loads
    vlxseg&lt;nf&gt;{b,h,w}u.v vd, (rs1), vs2, vm   # Indexed unsigned segment loads
    vsxseg&lt;nf&gt;{b,h,w,e}.v vs3, (rs1), vs2, vm # Indexed segment stores

    # Examples
    vlxseg3bu.v v4, (x5), v3   # Load bytes at addresses x5+v3[i]   into v4[i],
                              #  and bytes at addresses x5+v3[i]+1 into v5[i],
                              #  and bytes at addresses x5+v3[i]+2 into v6[i].

    # Examples
    vsxseg2w.v v2, (x5), v5   # Store words from v2[i] to address x5+v5[i]
                              #   and words from v3[i] to address x5+v5[i]+4</pre>
</div>
</div>
<div class="paragraph">
<p>Only ordered indexed segment stores are provided. The segments must
appear to be written in element order.</p>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_amo_operations_zvamo">8. Vector AMO Operations (<code>Zvamo</code>)</h2>
<div class="sectionbody">
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Profiles will dictate whether vector AMO operations are
supported.  The expectation is that the Unix profile will require
vector AMO operations.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>If vector AMO instructions are supported, then the scalar Zaamo
instructions (atomic operations from the standard A extension) must be
present.</p>
</div>
<div class="paragraph">
<p>Vector AMO operations are encoded using the unused width encodings
under the standard AMO major opcode.  Each active element performs an
atomic read-modify-write of a single memory location.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>Format for Vector AMO Instructions under AMO major opcode
31    27 26  25  24      20 19       15 14   12 11      7 6     0
 amoop  |wd| vm |   vs2    |    rs1    | width | vs3/vd  |0101111| VAMO*
   5      1   1      5           5         3        5        7</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre>vs2[4:0] specifies v register holding address
vs3/vd[4:0] specifies v register holding source operand and destination

vm specifies vector mask
width[2:0] specifies size of memory elements, and distinguishes from scalar AMO
amoop[4:0] specifies the AMO operation
wd specifies whether the original memory value is written to vd (1=yes, 0=no)</pre>
</div>
</div>
<div class="paragraph">
<p>AMOs have the same addressing mode as indexed operations except with
no immediate offset.  A vector of byte offsets in register <code>vs2</code> are
added to the scalar base register in <code>rs1</code> to give the addresses of
the AMO operations.</p>
</div>
<div class="paragraph">
<p>The <code>vs2</code> vector register supplies the byte offset of each element,
while the <code>vs3</code> vector register supplies the source data for the
atomic memory operation.</p>
</div>
<div class="paragraph">
<p>If the <code>wd</code> bit is set, the <code>vd</code> register is written with the initial
value of the memory element.  If the <code>wd</code> bit is clear, the <code>vd</code>
register is not written.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
When <code>wd</code> is clear, the memory system does not need to return
the original memory value, and the original values in <code>vd</code> will be
preserved.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The AMOs were defined to overwrite source data partly to reduce
total memory pipeline read port count for implementations with
register renaming.  Also, to support the same addressing mode as vector
indexed operations, and because vector AMOs are less likely to need
results given that the primary use is parallel in-memory reductions.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Vector AMOs operate as if <code>aq</code> and <code>rl</code> bits were zero on each element
with regard to ordering relative to other instructions in the same
hart.</p>
</div>
<div class="paragraph">
<p>Vector AMOs provide no ordering guarantee between element operations
in the same vector AMO instruction.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 12. Vector AMO width encoding</caption>
<colgroup>
<col style="width: 25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 18.75%;">
<col style="width: 18.75%;">
<col style="width: 18.75%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top"></th>
<th class="tableblock halign-left valign-top" colspan="3">Width [2:0]</th>
<th class="tableblock halign-left valign-top">Mem bits</th>
<th class="tableblock halign-left valign-top">Reg bits</th>
<th class="tableblock halign-left valign-top">Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard scalar AMO</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">XLEN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">AMO*.W</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard scalar AMO</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">XLEN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">AMO*.D</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard scalar AMO</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">XLEN</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">AMO*.Q</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector AMO</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VAMO*W.V</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector AMO</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VAMO*D.V</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector AMO</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vl*SEW</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VAMO*Q.V</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Mem bits is the size of element accessed in memory</p>
</div>
<div class="paragraph">
<p>Reg bits is the size of element accessed in register</p>
</div>
<div class="paragraph">
<p>The vector AMO width encoding flips the high bit of the corresponding
scalar AMO width encoding.  SEW must be at least as wide as the AMO
memory element size, otherwise an illegal instruction exception is
raised.  If the AMO memory element width is less than SEW, the value
returned from memory is sign-extended to fill SEW.</p>
</div>
<div class="paragraph">
<p>If SEW is less than XLEN, then addresses in the vector <code>vs2</code> are
sign-extended to XLEN.  If SEW is greater than XLEN, an illegal
instruction exception is raised.</p>
</div>
<div class="paragraph">
<p>Note, the AMO instruction encoding does not support arbitrary SEW-bit
memory elements, only the standard 32-bit, 64-bit, 128-bit sizes
required by the standard scalar base architecture.</p>
</div>
<div class="paragraph">
<p>The vector <code>amoop[4:0]</code> field uses the same encoding as the scalar
5-bit AMO instruction field, except that LR and SC are not supported.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 13. amoop</caption>
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 68.75%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="5">amoop</th>
<th class="tableblock halign-left valign-top">opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamoswap</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamoadd</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamoxor</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamoand</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamoor</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamomin</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamomax</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamominu</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vamomaxu</p></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="sect1">
<h2 id="_vector_memory_alignment_constraints">9. Vector Memory Alignment Constraints</h2>
<div class="sectionbody">
<div class="paragraph">
<p>If the elements accessed by a vector memory instruction are not
naturally aligned to the memory element size, either an address
misaligned exception is raised on that element or the element is
transferred successfully.</p>
</div>
<div class="paragraph">
<p>Vector memory accesses follow the same rules for atomicity as scalar
memory accesses.</p>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_memory_consistency_model">10. Vector Memory Consistency Model</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Vector memory instructions appear to execute in program order on the
local hart.  Vector memory instructions follow RVWMO at the
instruction level, and element operations are ordered within the
instruction as if performed by an element-ordered sequence of
syntactically independent scalar instructions.  Vector indexed-ordered
stores write elements to memory in element order.  Vector
indexed-unordered stores do not preserve element order for writes
within a single vector store instruction.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Need to flesh out details.
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_arithmetic_instruction_formats">11. Vector Arithmetic Instruction Formats</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The vector arithmetic instructions use a new major opcode (OP-V =
1010111<sub>2</sub>) which neighbors OP-FP.  The three-bit <code>funct3</code> field is
used to define sub-categories of vector instructions.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>Formats for Vector Arithmetic Instructions under OP-V major opcode

31       26  25   24      20 19      15 14   12 11      7 6     0
  funct6   | vm  |   vs2    |    vs1   | 0 0 0 |    vd   |1010111| OP-V (OPIVV)
  funct6   | vm  |   vs2    |    vs1   | 0 0 1 |    vd   |1010111| OP-V (OPFVV)
  funct6   | vm  |   vs2    |    vs1   | 0 1 0 |  vd/rd  |1010111| OP-V (OPMVV)
  funct6   | vm  |   vs2    |   simm5  | 0 1 1 |    vd   |1010111| OP-V (OPIVI)
  funct6   | vm  |   vs2    |    rs1   | 1 0 0 |    vd   |1010111| OP-V (OPIVX)
  funct6   | vm  |   vs2    |    rs1   | 1 0 1 |    vd   |1010111| OP-V (OPFVF)
  funct6   | vm  |   vs2    |    rs1   | 1 1 0 |  vd/rd  |1010111| OP-V (OPMVX)
     6        1        5          5        3        5        7</pre>
</div>
</div>
<div class="sect2">
<h3 id="_vector_arithmetic_instruction_encoding">11.1. Vector Arithmetic Instruction encoding</h3>
<div class="paragraph">
<p>The <code>funct3</code> field encodes the operand type and source locations.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 14. funct3</caption>
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 18.75%;">
<col style="width: 31.25%;">
<col style="width: 31.25%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="3">funct3[2:0]</th>
<th class="tableblock halign-left valign-top">Operands</th>
<th class="tableblock halign-left valign-top">Source of scalar(s)</th>
<th class="tableblock halign-left valign-top"></th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPIVV</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vector-vector</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPFVV</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vector-vector</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPMVV</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vector-vector</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPIVI</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vector-immediate</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">imm[4:0]</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPIVX</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vector-scalar</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">GPR x register rs1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPFVF</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vector-scalar</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FP f register rs1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPMVX</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vector-scalar</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">GPR x register rs1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPCFG</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">scalars-imms</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">GPR x register rs1 &amp; rs2/imm</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Integer operations are performed using unsigned or two&#8217;s-complement
signed integer arithmetic depending on the opcode.</p>
</div>
<div class="paragraph">
<p>All standard vector floating-point arithmetic operations follow the
IEEE-754/2008 standard.  All vector floating-point operations use the
dynamic rounding mode in the <code>frm</code> register.</p>
</div>
<div class="paragraph">
<p>Vector-vector operations take two vectors of operands from vector
register groups specified by <code>vs2</code> and <code>vs1</code> respectively.</p>
</div>
<div class="paragraph">
<p>Vector-scalar operations can have three possible forms, but in all
cases take one vector of operands from a vector register group
specified by <code>vs2</code> and a second scalar source operand from one of
three alternative sources.</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>For integer operations, the scalar can be a 5-bit immediate encoded
in the <code>rs1</code> field.  The value is sign- or zero-extended to SEW bits.</p>
</li>
<li>
<p>For integer operations, the scalar can be taken from the scalar <code>x</code>
register specified by <code>rs1</code>.  If XLEN&gt;SEW, the least-significant bits
of the <code>x</code> register are used.  If XLEN&lt;SEW, the value from the <code>x</code>
register is sign-extended to SEW bits.</p>
</li>
<li>
<p>For floating-point
operations, the scalar can be taken from a scalar <code>f</code> register.  If
FLEN&gt;SEW, the value in the <code>f</code> registers is checked for a valid
NaN-boxed value, in which case the least-significant bits of the
`f`register are used, else the canonical NaN value is used.  If
FLEN&lt;SEW, the value is NaN-boxed (one-extended) to SEW.</p>
</li>
</ol>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The proposed Zfinx variants will take the floating-point scalar
argument from the <code>x</code> registers.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Vector arithmetic instructions are masked under control of the <code>vm</code>
field.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Assembly syntax pattern for vector binary arithmetic instructions

# Operations returning vector results, masked by vm (v0.t, &lt;nothing&gt;)
vop.vv  vd, vs2, vs1, vm  # integer vector-vector      vd[i] = vs2[i] op vs1[i]
vop.vx  vd, vs2, rs1, vm  # integer vector-scalar      vd[i] = vs2[i] op x[rs1]
vop.vi  vd, vs2, imm, vm  # integer vector-immediate   vd[i] = vs2[i] op imm

vfop.vv  vd, vs2, vs1, vm # FP vector-vector operation vd[i] = vs2[i] fop vs1[i]
vfop.vf  vd, vs2, rs1, vm # FP vector-scalar operation vd[i] = vs2[i] fop f[rs1]</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
In the encoding, <code>vs2</code> is the first operand, while <code>rs1/simm5</code>
is the second operand. This is the opposite to the standard scalar
ordering.  This arrangement retains the existing encoding conventions
that instructions that read only one scalar register, read it from
<code>rs1</code>, and that 5-bit immediates are sourced from the <code>rs1</code> field.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre># Assembly syntax pattern for vector ternary arithmetic instructions (multiply-add)

# Integer operations overwriting sum input
vop.vv vd, vs1, vs2, vm  # vd[i] = vs1[i] * vs2[i] + vd[i]
vop.vx vd, rs1, vs2, vm  # vd[i] = x[rs1] * vs2[i] + vd[i]

# Integer operations overwriting product input
vop.vv vd, vs1, vs2, vm  # vd[i] = vs1[i] * vd[i] + vs2[i]
vop.vx vd, rs1, vs2, vm  # vd[i] = x[rs1] * vd[i] + vs2[i]

# Floating-point operations overwriting sum input
vfop.vv vd, vs1, vs2, vm  # vd[i] = vs1[i] * vs2[i] + vd[i]
vfop.vf vd, rs1, vs2, vm  # vd[i] = f[rs1] * vs2[i] + vd[i]

# Floating-point operations overwriting product input
vfop.vv vd, vs1, vs2, vm  # vd[i] = vs1[i] * vd[i] + vs2[i]
vfop.vf vd, rs1, vs2, vm  # vd[i] = f[rs1] * vd[i] + vs2[i]</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
For ternary multiply-add operations, the assembler syntax always
places the destination vector register first, followed by either <code>rs1</code>
or <code>vs1</code>, then <code>vs2</code>.  This ordering provides a more natural reading
of the assembler for these ternary operations, as the multiply
operands are always next to each other.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_widening_vector_arithmetic_instructions">11.2. Widening Vector Arithmetic Instructions</h3>
<div class="paragraph">
<p>A few vector arithmetic instructions are defined to be <em>widening</em>
operations where the destination elements are 2*SEW wide and are
stored in a vector register group with twice the number of vector
registers.</p>
</div>
<div class="paragraph">
<p>The first operand can be either single or double-width. These are
generally written with a <code>vw*</code> prefix on the opcode or <code>vfw*</code> for
vector floating-point operations.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>Assembly syntax pattern for vector widening arithmetic instructions

# Double-width result, two single-width sources: 2*SEW = SEW op SEW
vwop.vv  vd, vs2, vs1, vm  # integer vector-vector      vd[i] = vs2[i] op vs1[i]
vwop.vx  vd, vs2, rs1, vm  # integer vector-scalar      vd[i] = vs2[i] op x[rs1]

# Double-width result, first source double-width, second source single-width: 2*SEW = 2*SEW op SEW
vwop.wv  vd, vs2, vs1, vm  # integer vector-vector      vd[i] = vs2[i] op vs1[i]
vwop.wx  vd, vs2, rs1, vm  # integer vector-scalar      vd[i] = vs2[i] op x[rs1]</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Originally, a <code>w</code> suffix was used on opcode, but this could be
confused with the use of a <code>w</code> suffix to mean word-sized operations in
doubleword integers, so the <code>w</code> was moved to prefix.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The floating-point widening operations were changed to <code>vfw*</code>
from <code>vwf*</code> to be more consistent with any scalar widening
floating-point operations that will be written as <code>fw*</code>.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
For integer multiply-add, another possible widening option
increases the size of the accumulator to 4*SEW (i.e., 4*SEW +=
SEW*SEW).  These would be distinguished by a <code>vw4*</code> prefix on the
opcode.  These are not included at this time, but are a possible
addition to spec.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The destination vector register group results are arranged as if both
SEW and LMUL were at twice their current settings (i.e., the
destination element width is 2*SEW, and the destination vector
register group LMUL is 2*LMUL).</p>
</div>
<div class="paragraph">
<p>For all widening instructions, the destination element width must be a
supported element width and the destination LMUL value must also be a
supported LMUL value (&#8804;8, i.e., current LMUL must be &#8804;4),
otherwise an illegal instruction exception is raised.</p>
</div>
<div class="paragraph">
<p>The destination vector register group must be specified using a vector
register number that is valid for the destination&#8217;s LMUL value,
otherwise an illegal instruction exception is raised.</p>
</div>
<div class="paragraph">
<p>The destination vector register group cannot overlap a source vector
register group of a different element width (including the mask
register if masked), otherwise an illegal instruction exception is
raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This constraint is necessary to support restart with non-zero
<code>vstart</code>.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
For the <code>vw&lt;op&gt;.wv vd, vs2, vs1</code> format instructions, it is legal
for vd to equal vs2.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_narrowing_vector_arithmetic_instructions">11.3. Narrowing Vector Arithmetic Instructions</h3>
<div class="paragraph">
<p>A few instructions are provided to convert double-width source vectors
into single-width destination vectors.  These instructions convert a
vector register group organized as if LMUL and SEW were twice the
current settings, and convert to a vector register group with the
current LMUL/SEW vectors/elements.</p>
</div>
<div class="paragraph">
<p>If (2*LMUL &gt; 8), or (2 * SEW) &gt; ELEN, an illegal instruction exception
is raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
An alternative design decision would have been to treat LMUL as
defining the size of the source vector register group.  The choice
here is motivated by the belief the chosen approach will require fewer
LMUL changes.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The source and destination vector register groups have to be specified
with a vector register number that is legal for the source and
destination LMUL value respectively, otherwise an illegal instruction
exception is raised.</p>
</div>
<div class="paragraph">
<p>Where there is a second source vector register group (specified by
<code>vs1</code>), this has the same (narrower) width as the result.</p>
</div>
<div class="paragraph">
<p>The destination vector register group cannot overlap the first source
vector register group (specified by <code>vs2</code>).  The destination vector
register group cannot overlap the mask register if used, unless
LMUL=1. If either constraint is violated, an illegal instruction
exception is raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
It is safe to overwrite a second source vector register group
with the same LMUL and element width as the result, or to overwrite a
mask register when LMUL=1.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>A <code>vn*</code> prefix on the opcode is used to distinguish these instructions
in the assembler, or a <code>vfn*</code> prefix for narrowing floating-point
opcodes.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Comparison operations that set a mask register are also
implicitly a narrowing operation.
</td>
</tr>
</table>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_integer_arithmetic_instructions">12. Vector Integer Arithmetic Instructions</h2>
<div class="sectionbody">
<div class="paragraph">
<p>A set of vector integer arithmetic instructions are provided.</p>
</div>
<div class="sect2">
<h3 id="_vector_single_width_integer_add_and_subtract">12.1. Vector Single-Width Integer Add and Subtract</h3>
<div class="paragraph">
<p>Vector integer add and subtract are provided.  Reverse-subtract
instructions are also provided for the vector-scalar forms.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Integer adds.
vadd.vv vd, vs2, vs1, vm   # Vector-vector
vadd.vx vd, vs2, rs1, vm   # vector-scalar
vadd.vi vd, vs2, imm, vm   # vector-immediate

# Integer subtract
vsub.vv vd, vs2, vs1, vm   # Vector-vector
vsub.vx vd, vs2, rs1, vm   # vector-scalar

# Integer reverse subtract
vrsub.vx vd, vs2, rs1, vm   # vd[i] = rs1 - vs2[i]
vrsub.vi vd, vs2, imm, vm   # vd[i] = imm - vs2[i]</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_integer_addsubtract">12.2. Vector Widening Integer Add/Subtract</h3>
<div class="paragraph">
<p>The widening add/subtract instructions are provided in both signed and
unsigned variants, depending on whether the narrower source operands
are first sign- or zero-extended before forming the double-width sum.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Widening unsigned integer add/subtract, 2*SEW = SEW +/- SEW
vwaddu.vv  vd, vs2, vs1, vm  # vector-vector
vwaddu.vx  vd, vs2, rs1, vm  # vector-scalar
vwsubu.vv  vd, vs2, vs1, vm  # vector-vector
vwsubu.vx  vd, vs2, rs1, vm  # vector-scalar

# Widening signed integer add/subtract, 2*SEW = SEW +/- SEW
vwadd.vv  vd, vs2, vs1, vm  # vector-vector
vwadd.vx  vd, vs2, rs1, vm  # vector-scalar
vwsub.vv  vd, vs2, vs1, vm  # vector-vector
vwsub.vx  vd, vs2, rs1, vm  # vector-scalar

# Widening unsigned integer add/subtract, 2*SEW = 2*SEW +/- SEW
vwaddu.wv  vd, vs2, vs1, vm  # vector-vector
vwaddu.wx  vd, vs2, rs1, vm  # vector-scalar
vwsubu.wv  vd, vs2, vs1, vm  # vector-vector
vwsubu.wx  vd, vs2, rs1, vm  # vector-scalar

# Widening signed integer add/subtract, 2*SEW = 2*SEW +/- SEW
vwadd.wv  vd, vs2, vs1, vm  # vector-vector
vwadd.wx  vd, vs2, rs1, vm  # vector-scalar
vwsub.wv  vd, vs2, vs1, vm  # vector-vector
vwsub.wx  vd, vs2, rs1, vm  # vector-scalar</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
An integer value can be doubled in width using the widening add
instructions with a scalar operand of <code>x0</code>.  Can define assembly
pseudoinstructions <code>vwcvt.x.x.v vd,vs,vm = vwadd.vx vd,vs,x0,vm</code> and
<code>vwcvtu.x.x.v vd,vs,vm = vwaddu.vx vd,vs,x0,vm</code>.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_integer_add_with_carry_subtract_with_borrow_instructions">12.3. Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions</h3>
<div class="paragraph">
<p>To support multi-word integer arithmetic, instructions that operate on
a carry bit are provided.  For each operation (add or subtract), two
instructions are provided: one to provide the result (SEW width), and
the second to generate the carry output (single bit encoded as a mask
boolean).</p>
</div>
<div class="paragraph">
<p>These instructions are encoded as unmasked instructions (vm=1) and
operate on all body elements.  Encodings corresponding to the masked
versions (vm=0) of these instructions are reserved.</p>
</div>
<div class="paragraph">
<p>The carry inputs and outputs are represented using the mask register
layout as described in Section <a href="#sec-mask-register-layout">Mask Register Layout</a>.  Due to
encoding constraints, the carry input must come from the implicit <code>v0</code>
register, but carry outputs can be written to any vector register that
respects the source/destination overlap restrictions below.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> # Produce sum with carry.

# vd[i] = vs2[i] + vs1[i] + v0[i].LSB
 vadc.vvm   vd, vs2, vs1, v0  # Vector-vector

 # vd[i] = vs2[i] + x[rs1] + v0[i].LSB
 vadc.vxm   vd, vs2, rs1, v0  # Vector-scalar

 # vd[i] = vs2[i] + imm + v0[i].LSB
 vadc.vim   vd, vs2, imm, v0  # Vector-immediate

 # Produce carry out in mask register format

# vd[i] = carry_out(vs2[i] + vs1[i] + v0[i].LSB)
 vmadc.vvm   vd, vs2, vs1, v0  # Vector-vector

 # vd[i] = carry_out(vs2[i] + x[rs1] + v0[i].LSB)
 vmadc.vxm   vd, vs2, rs1, v0  # Vector-scalar

 # vd[i] = carry_out(vs2[i] + imm + v0[i].LSB)
 vmadc.vim   vd, vs2, imm, v0  # Vector-immediate</pre>
</div>
</div>
<div class="paragraph">
<p>Because implementing a carry propagation requires executing two
instructions with unchanged inputs, destructive accumulations will
require an additional move to obtain correct results.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>  # Example multi-word arithmetic sequence, accumulating into v4
  vmadc.vvm v1, v4, v8, v0  # Get carry into temp register v1
  vadc.vvm v4, v4, v8, v0   # Calc new sum
  vmcpy.m v0, v1             # Move temp carry into v0 for next word</pre>
</div>
</div>
<div class="paragraph">
<p>The subtract with borrow instruction <code>vsbc</code> performs the equivalent
function to support long word arithmetic for subtraction.  There are
no subtract with immediate instructions.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> # Produce difference with borrow.

# vd[i] = vs2[i] - vs1[i] - v0[i].LSB
 vsbc.vvm   vd, vs2, vs1, v0  # Vector-vector

 # vd[i] = vs2[i] - x[rs1] - v0[i].LSB
 vsbc.vxm   vd, vs2, rs1, v0  # Vector-scalar

 # Produce borrow out in mask register format

 # vd[i] = borrow_out(vs2[i] - vs1[i] - v0[i].LSB)
 vmsbc.vvm   vd, vs2, vs1, v0  # Vector-vector

 # vd[i] = borrow_out(vs2[i] - x[rs1] - v0[i].LSB)
 vmsbc.vxm   vd, vs2, rs1, v0  # Vector-scalar</pre>
</div>
</div>
<div class="paragraph">
<p>For <code>vmsbc</code>, the borrow is defined to be 1 iff the difference, prior to
truncation, is negative.</p>
</div>
<div class="paragraph">
<p>For <code>vadc</code> and <code>vsbc</code>, an illegal instruction exception is raised
if the destination vector register is <code>v0</code> and LMUL &gt; 1.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This constraint corresponds to the constraint on masked vector
operations that overwrite the mask register.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>For <code>vmadc</code> and <code>vmsbc</code>, an illegal instruction exception is raised if
the destination vector register overlaps a source vector register
group.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vector_bitwise_logical_instructions">12.4. Vector Bitwise Logical Instructions</h3>
<div class="listingblock">
<div class="content">
<pre># Bitwise logical operations.
vand.vv vd, vs2, vs1, vm   # Vector-vector
vand.vx vd, vs2, rs1, vm   # vector-scalar
vand.vi vd, vs2, imm, vm   # vector-immediate

vor.vv vd, vs2, vs1, vm    # Vector-vector
vor.vx vd, vs2, rs1, vm    # vector-scalar
vor.vi vd, vs2, imm, vm    # vector-immediate

vxor.vv vd, vs2, vs1, vm    # Vector-vector
vxor.vx vd, vs2, rs1, vm    # vector-scalar
vxor.vi vd, vs2, imm, vm    # vector-immediate</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
With an immediate of -1, scalar-immediate forms of the <code>vxor</code>
instruction provide a bitwise NOT operation.  This can be provided as
an assembler pseudoinstruction <code>vnot.v</code>.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_bit_shift_instructions">12.5. Vector Single-Width Bit Shift Instructions</h3>
<div class="paragraph">
<p>A full complement of vector shift instructions are provided, including
logical shift left, and logical (zero-extending) and arithmetic
(sign-extending) shift right.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Bit shift operations
vsll.vv vd, vs2, vs1, vm   # Vector-vector
vsll.vx vd, vs2, rs1, vm   # vector-scalar
vsll.vi vd, vs2, imm, vm   # vector-immediate

vsrl.vv vd, vs2, vs1, vm   # Vector-vector
vsrl.vx vd, vs2, rs1, vm   # vector-scalar
vsrl.vi vd, vs2, imm, vm   # vector-immediate

vsra.vv vd, vs2, vs1, vm   # Vector-vector
vsra.vx vd, vs2, rs1, vm   # vector-scalar
vsra.vi vd, vs2, imm, vm   # vector-immediate</pre>
</div>
</div>
<div class="paragraph">
<p>Only the low lg2(SEW) bits are read to obtain the shift amount.</p>
</div>
<div class="paragraph">
<p>The immediate is treated as an unsigned shift amount, with a maximum
shift amount of 31.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vector_narrowing_integer_right_shift_instructions">12.6. Vector Narrowing Integer Right Shift Instructions</h3>
<div class="paragraph">
<p>The narrowing right shifts extract a smaller field from a wider
operand and have both zero-extending (<code>srl</code>) and sign-extending
(<code>sra</code>) forms.  The shift amount can come from a vector or a scalar
<code>x</code> register or a 5-bit immediate.  The low lg2(2*SEW) bits of the
vector or scalar shift amount value are used (e.g., the low 6 bits for
a SEW=64-bit to SEW=32-bit narrowing operation).  The unsigned immediate form
supports shift amounts up to 31 only.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> # Narrowing shift right logical, SEW = (2*SEW) &gt;&gt; SEW
 vnsrl.vv vd, vs2, vs1, vm   # vector-vector
 vnsrl.vx vd, vs2, rs1, vm   # vector-scalar
 vnsrl.vi vd, vs2, imm, vm   # vector-immediate

 # Narrowing shift right arithmetic, SEW = (2*SEW) &gt;&gt; SEW
 vnsra.vv vd, vs2, vs1, vm   # vector-vector
 vnsra.vx vd, vs2, rs1, vm   # vector-scalar
 vnsra.vi vd, vs2, imm, vm   # vector-immediate</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
It could be useful to add support for <code>n4</code> variants, where the
destination is 1/4 width of source.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_integer_comparison_instructions">12.7. Vector Integer Comparison Instructions</h3>
<div class="paragraph">
<p>The following integer compare instructions write 1 to the
destination mask register element if the comparison evaluates to true,
and 0 otherwise.  The destination mask vector is always held in a
single vector register, with a layout of elements as described in
Section <a href="#sec-mask-register-layout">Mask Register Layout</a>.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Set if equal
vmseq.vv vd, vs2, vs1, vm  # Vector-vector
vmseq.vx vd, vs2, rs1, vm  # vector-scalar
vmseq.vi vd, vs2, imm, vm  # vector-immediate

# Set if not equal
vmsne.vv vd, vs2, vs1, vm  # Vector-vector
vmsne.vx vd, vs2, rs1, vm  # vector-scalar
vmsne.vi vd, vs2, imm, vm  # vector-immediate

# Set if less than, unsigned
vmsltu.vv vd, vs2, vs1, vm  # Vector-vector
vmsltu.vx vd, vs2, rs1, vm  # Vector-scalar

# Set if less than, signed
vmslt.vv vd, vs2, vs1, vm  # Vector-vector
vmslt.vx vd, vs2, rs1, vm  # vector-scalar

# Set if less than or equal, unsigned
vmsleu.vv vd, vs2, vs1, vm   # Vector-vector
vmsleu.vx vd, vs2, rs1, vm   # vector-scalar
vmsleu.vi vd, vs2, imm, vm   # Vector-immediate

# Set if less than or equal, signed
vmsle.vv vd, vs2, vs1, vm  # Vector-vector
vmsle.vx vd, vs2, rs1, vm  # vector-scalar
vmsle.vi vd, vs2, imm, vm  # vector-immediate

# Set if greater than, unsigned
vmsgtu.vx vd, vs2, rs1, vm   # Vector-scalar
vmsgtu.vi vd, vs2, imm, vm   # Vector-immediate

# Set if greater than, signed
vmsgt.vx vd, vs2, rs1, vm    # Vector-scalar
vmsgt.vi vd, vs2, imm, vm    # Vector-immediate

# Following two instructions are not provided directly
# Set if greater than or equal, unsigned
# vmsgeu.vx vd, vs2, rs1, vm    # Vector-scalar
# Set if greater than or equal, signed
# vmsge.vx vd, vs2, rs1, vm    # Vector-scalar</pre>
</div>
</div>
<div class="paragraph">
<p>The following table indicates how all comparisons are implemented in
native machine code.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>Comparison      Assembler Mapping             Assembler Pseudoinstruction

va &lt; vb         vmslt{u}.vv vd, va, vb, vm
va &lt;= vb        vmsle{u}.vv vd, va, vb, vm
va &gt; vb         vmslt{u}.vv vd, vb, va, vm    vmsgt{u}.vv vd, va, vb, vm
va &gt;= vb        vmsle{u}.vv vd, vb, va, vm    vmsge{u}.vv vd, va, vb, vm

va &lt; x          vmslt{u}.vx vd, va, x, vm
va &lt;= x         vmsle{u}.vx vd, va, x, vm
va &gt; x          vmsgt{u}.vx vd, va, x, vm
va &gt;= x         see below

va &lt; i          vmsle{u}.vi vd, va, i-1, vm    vmslt{u}.vi vd, va, i, vm
va &lt;= i         vmsle{u}.vi vd, va, i, vm
va &gt; i          vmsgt{u}.vi vd, va, i, vm
va &gt;= i         vmsgt{u}.vi vd, va, i-1, vm    vmsge{u}.vi vd, va, i, vm

va, vb vector register groups
x      scalar integer register
i      immediate</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The immediate forms of <code>vmslt{u}.vi</code> are not provided as the
immediate value can be decreased by 1 and the <code>vmsle{u}.vi</code> variants
used instead.  The <code>vmsle.vi</code> range is -16 to 15, resulting in an
effective <code>vmslt.vi</code> range of -15 to 16.  The <code>vmsleu.vi</code> range is 0 to
15 (and <code>(~0)-15</code> to <code>~0</code>), giving an effective <code>vmsltu.vi</code> range of 1 to 16
(Note, <code>vmsltu.vi</code> with immediate 0 is not useful as it is always
false). Similarly, <code>vmsge{u}.vi</code> is not provided and the comparison is
implemented using <code>vmsgt{u}.vi</code> with the immediate decremented by one.
The resulting effective <code>vmsge.vi</code> range is -15 to 16, and the
resulting effective <code>vmsgeu.vi</code> range is 1 to 16 (Note, <code>vmsgeu.vi</code> with
immediate 0 is not useful as it is always true).
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The <code>vmsgt</code> forms for register scalar and immediates are provided
to allow a single comparison instruction to provide the correct
polarity of mask value without using additional mask logical
instructions.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>To reduce encoding space, the <code>vmsge{u}.vx</code> form is not directly
provided, and so the <code>va &#8805; x</code> case requires special treatment.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The <code>vmsge{u}.vx</code> could potentially be encoded in a
non-orthogonal way under the unused OPIVI variant of <code>vmslt{u}</code>.  These
would be the only instructions in OPIVI that use a scalar `x`register
however.  Alternatively, a further two funct6 encodings could be used,
but these would have a different operand format (writes to mask
register) than others in the same group of 8 funct6 encodings.  The
current PoR is to omit these instructions and to synthesize where
needed as described below.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The <code>vmsge{u}.vx</code> operation can be synthesized by reducing the
value of <code>x</code> by 1 and using the <code>vmsgt{u}.vx</code> instruction, when it is
known that this will not underflow the representation in <code>x</code>.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>Sequences to synthesize `vmsge{u}.vx` instruction

va &gt;= x,  x &gt; minimum

   addi t0, x, -1; vmsgt{u}.vx vd, va, t0, vm</pre>
</div>
</div>
<div class="paragraph">
<p>The above sequence will usually be the most efficient implementation,
but assembler pseudoinstructions can be provided for cases where the
range of <code>x</code> is unknown.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>unmasked va &gt;= x

  pseudoinstruction: vmsge{u}.vx vd, va, x
  expansion: vmslt{u}.vx vd, va, x; vmnand.mm vd, vd, vd

masked va &gt;= x, vd != v0

  pseudoinstruction: vmsge{u}.vx vd, va, x, v0.t
  expansion: vmslt{u}.vx vd, va, x, v0.t; vmxor.mm vd, vd, v0

masked va &gt;= x, any vd

  pseudoinstruction: vmsge{u}.vx vd, va, x, v0.t, vt
  expansion: vmslt{u}.vx vt, va, x;  vmandnot.mm vd, vd, vt

  The vt argument to the pseudoinstruction must name a temporary vector register that is
  not same as vd and which will be clobbered by the pseudoinstruction</pre>
</div>
</div>
<div class="paragraph">
<p>Comparisons effectively AND in the mask, e.g,</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # (a &lt; b) &amp;&amp; (b &lt; c) in two instructions
    vmslt.vv    v0, va, vb        # All body elements written
    vmslt.vv    v0, vb, vc, v0.t  # Only update at set mask</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_integer_minmax_instructions">12.8. Vector Integer Min/Max Instructions</h3>
<div class="paragraph">
<p>Signed and unsigned integer minimum and maximum instructions are
supported.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Unsigned minimum
vminu.vv vd, vs2, vs1, vm   # Vector-vector
vminu.vx vd, vs2, rs1, vm   # vector-scalar

# Signed minimum
vmin.vv vd, vs2, vs1, vm   # Vector-vector
vmin.vx vd, vs2, rs1, vm   # vector-scalar

# Unsigned maximum
vmaxu.vv vd, vs2, vs1, vm   # Vector-vector
vmaxu.vx vd, vs2, rs1, vm   # vector-scalar

# Signed maximum
vmax.vv vd, vs2, vs1, vm   # Vector-vector
vmax.vx vd, vs2, rs1, vm   # vector-scalar</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_integer_multiply_instructions">12.9. Vector Single-Width Integer Multiply Instructions</h3>
<div class="paragraph">
<p>The single-width multiply instructions perform a SEW-bit*SEW-bit
multiply and return an SEW-bit-wide result.  The <code><strong>mulh</strong></code> versions
write the high word of the product to the destination register.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Signed multiply, returning low bits of product
vmul.vv vd, vs2, vs1, vm   # Vector-vector
vmul.vx vd, vs2, rs1, vm   # vector-scalar

# Signed multiply, returning high bits of product
vmulh.vv vd, vs2, vs1, vm   # Vector-vector
vmulh.vx vd, vs2, rs1, vm   # vector-scalar

# Unsigned multiply, returning high bits of product
vmulhu.vv vd, vs2, vs1, vm   # Vector-vector
vmulhu.vx vd, vs2, rs1, vm   # vector-scalar

# Signed(vs2)-Unsigned multiply, returning high bits of product
vmulhsu.vv vd, vs2, vs1, vm   # Vector-vector
vmulhsu.vx vd, vs2, rs1, vm   # vector-scalar</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
There is no <code>vmulhus</code> opcode to return high half of
unsigned-vector * signed-scalar product.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The current <code>vmulh*</code> opcodes perform simple fractional
multiplies, but with no option to scale, round, and/or saturate the
result.  Can consider changing definition of <code>vmulh</code>, <code>vmulhu</code>,
<code>vmulhsu</code> to use <code>vxrm</code> rounding mode when discarding low half of
product.  There is no possibility of overflow in this case.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_integer_divide_instructions">12.10. Vector Integer Divide Instructions</h3>
<div class="paragraph">
<p>The divide and remainder instructions are equivalent to the RISC-V
standard scalar integer multiply/divides, with the same results for
extreme inputs.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Unsigned divide.
    vdivu.vv vd, vs2, vs1, vm   # Vector-vector
    vdivu.vx vd, vs2, rs1, vm   # vector-scalar

    # Signed divide
    vdiv.vv vd, vs2, vs1, vm   # Vector-vector
    vdiv.vx vd, vs2, rs1, vm   # vector-scalar

    # Unsigned remainder
    vremu.vv vd, vs2, vs1, vm   # Vector-vector
    vremu.vx vd, vs2, rs1, vm   # vector-scalar

    # Signed remainder
    vrem.vv vd, vs2, vs1, vm   # Vector-vector
    vrem.vx vd, vs2, rs1, vm   # vector-scalar</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The decision to include integer divide and remainder was
contentious. The argument in favor is that without a standard
instruction, software would have to pick some algorithm to perform the
operation, which would likely perform poorly on some
microarchitectures versus others.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
There is no instruction to perform a "scalar divide by vector"
operation.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_integer_multiply_instructions">12.11. Vector Widening Integer Multiply Instructions</h3>
<div class="paragraph">
<p>The widening integer multiply instructions return the full 2*SEW-bit
product from an SEW-bit*SEW-bit multiply.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Widening signed-integer multiply
vwmul.vv  vd, vs2, vs1, vm# vector-vector
vwmul.vx  vd, vs2, rs1, vm # vector-scalar

# Widening unsigned-integer multiply
vwmulu.vv vd, vs2, vs1, vm # vector-vector
vwmulu.vx vd, vs2, rs1, vm # vector-scalar

# Widening signed-unsigned integer multiply
vwmulsu.vv vd, vs2, vs1, vm # vector-vector
vwmulsu.vx vd, vs2, rs1, vm # vector-scalar</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_integer_multiply_add_instructions">12.12. Vector Single-Width Integer Multiply-Add Instructions</h3>
<div class="paragraph">
<p>The integer multiply-add instructions are destructive and are provided
in two forms, one that overwrites the addend or minuend
(<code>vmacc</code>, <code>vnmsac</code>) and one that overwrites the first multiplicand
(<code>vmadd</code>, <code>vnmsub</code>).</p>
</div>
<div class="paragraph">
<p>The low half of the product is added or subtracted from the third operand.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
"sac" is intended to be read as "subtract from accumulator". The
opcode is "vnmsac" to match the (unfortunately counterintuitive)
floating-point <code>fnmsub</code> instruction definition.  Similarly for the
"vnmsub" opcode.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre># Integer multiply-add, overwrite addend
vmacc.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vs2[i]) + vd[i]
vmacc.vx vd, rs1, vs2, vm    # vd[i] = +(x[rs1] * vs2[i]) + vd[i]

# Integer multiply-sub, overwrite minuend
vnmsac.vv vd, vs1, vs2, vm    # vd[i] = -(vs1[i] * vs2[i]) + vd[i]
vnmsac.vx vd, rs1, vs2, vm    # vd[i] = -(x[rs1] * vs2[i]) + vd[i]

# Integer multiply-add, overwrite multiplicand
vmadd.vv vd, vs1, vs2, vm    # vd[i] = (vs1[i] * vd[i]) + vs2[i]
vmadd.vx vd, rs1, vs2, vm    # vd[i] = (x[rs1] * vd[i]) + vs2[i]

# Integer multiply-sub, overwrite multiplicand
vnmsub.vv vd, vs1, vs2, vm    # vd[i] = -(vs1[i] * vd[i]) + vs2[i]
vnmsub.vx vd, rs1, vs2, vm    # vd[i] = -(x[rs1] * vd[i]) + vs2[i]</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_integer_multiply_add_instructions">12.13. Vector Widening Integer Multiply-Add Instructions</h3>
<div class="paragraph">
<p>The widening integer multiply-add instructions add a SEW-bit*SEW-bit
multiply result to (from) a 2*SEW-bit value and produce a 2*SEW-bit
result.  All combinations of signed and unsigned multiply operands are
supported.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Widening unsigned-integer multiply-add, overwrite addend
vwmaccu.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vs2[i]) + vd[i]
vwmaccu.vx vd, rs1, vs2, vm    # vd[i] = +(x[rs1] * vs2[i]) + vd[i]

# Widening signed-integer multiply-add, overwrite addend
vwmacc.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vs2[i]) + vd[i]
vwmacc.vx vd, rs1, vs2, vm    # vd[i] = +(x[rs1] * vs2[i]) + vd[i]

# Widening signed-unsigned-integer multiply-sub, overwrite addend
vwmaccsu.vv vd, vs1, vs2, vm    # vd[i] = +(signed(vs1[i]) * unsigned(vs2[i])) + vd[i]
vwmaccsu.vx vd, rs1, vs2, vm    # vd[i] = +(signed(x[rs1]) * unsigned(vs2[i])) + vd[i]

# Widening unsigned-signed-integer multiply-sub, overwrite addend
vwmaccus.vx vd, rs1, vs2, vm    # vd[i] = +(unsigned(x[rs1]) * signed(vs2[i])) + vd[i]</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_integer_merge_and_move_instructions">12.14. Vector Integer Merge and Move Instructions</h3>
<div class="paragraph">
<p>The vector integer merge instruction combines two source operands
based on the mask field.  Unlike regular arithmetic instructions, the
merge operates on all body elements (i.e., the set of elements from
<code>vstart</code> up to the current vector length in <code>vl</code>).</p>
</div>
<div class="paragraph">
<p>When the operation is masked (<code>vm=0</code>), the instructions combine two
sources as follows.  At elements where the mask value is zero, the
first operand is copied to the destination element, otherwise the
second operand is copied to the destination element.  The first
operand is always a vector register group specified by <code>vs2</code>.  The
second operand is a vector register group specified by <code>vs1</code> or a
scalar <code>x</code> register specified by <code>rs1</code> or a 5-bit sign-extended
immediate.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Masked  operations, where vm=0
vmerge.vvm vd, vs2, vs1, v0  # vd[i] = v0[i].LSB ? vs1[i] : vs2[i]
vmerge.vxm vd, vs2, rs1, v0  # vd[i] = v0[i].LSB ? x[rs1] : vs2[i]
vmerge.vim vd, vs2, imm, v0  # vd[i] = v0[i].LSB ? imm    : vs2[i]</pre>
</div>
</div>
<div class="paragraph">
<p>When the operation is unmasked (<code>vm=1</code>), the first operand specifier
(<code>vs2</code>) in the instruction encoding must contain <code>v0</code>, and any other
vector register number in <code>vs2</code> is <em>reserved</em>.  This instruction
copies the <code>vs1</code>, <code>rs1</code>, or immediate operand to the first <code>vl</code>
locations of the destination vector.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Microarchitectures can recognize this form to avoid unnecessary
vector register file accesses from the first vector operand.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre># Unmasked  operations, where vm=1
vmv.v.v vd, vs1 # vd[i] = vs1[i]
vmv.v.x vd, rs1 # vd[i] = rs1
vmv.v.i vd, imm # vd[i] = imm</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Mask values can be widened into SEW-width elements using a
sequence <code>vmv.v.i vd, 0; vmerge.vim vd, vd, 1, v0</code>.
</td>
</tr>
</table>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_fixed_point_arithmetic_instructions">13. Vector Fixed-Point Arithmetic Instructions</h2>
<div class="sectionbody">
<div class="paragraph">
<p>A set of vector arithmetic instructions are provided to support
fixed-point arithmetic.</p>
</div>
<div class="paragraph">
<p>An N-bit element can hold two&#8217;s-complement signed integers in the
range -2<sup>N-1</sup>&#8230;&#8203;+2<sup>N-1</sup>-1, and unsigned integers in the range 0
&#8230;&#8203; +2<sup>N</sup>-1.  The fixed-point instructions help preserve precision in
narrow operands by supporting scaling and rounding, and can handle
overflow by saturating results into the destination format range.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The widening integer operations described above can also be used
to remove the possibility of overflow.
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_vector_single_width_saturating_add_and_subtract">13.1. Vector Single-Width Saturating Add and Subtract</h3>
<div class="paragraph">
<p>Saturating forms of integer add and subtract are provided, for both
signed and unsigned integers.  If the result would overflow the
destination, the result is replaced with the closest representable
value, and the <code>vxsat</code> bit is set.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Saturating adds of unsigned integers.
vsaddu.vv vd, vs2, vs1, vm   # Vector-vector
vsaddu.vx vd, vs2, rs1, vm   # vector-scalar
vsaddu.vi vd, vs2, imm, vm   # vector-immediate

# Saturating adds of signed integers.
vsadd.vv vd, vs2, vs1, vm   # Vector-vector
vsadd.vx vd, vs2, rs1, vm   # vector-scalar
vsadd.vi vd, vs2, imm, vm   # vector-immediate

# Saturating subtract of unsigned integers.
vssubu.vv vd, vs2, vs1, vm   # Vector-vector
vssubu.vx vd, vs2, rs1, vm   # vector-scalar

# Saturating subtract of signed integers.
vssub.vv vd, vs2, vs1, vm   # Vector-vector
vssub.vx vd, vs2, rs1, vm   # vector-scalar</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_averaging_add_and_subtract">13.2. Vector Single-Width Averaging Add and Subtract</h3>
<div class="paragraph">
<p>The averaging add and subtract instructions right shift the result by
one bit and round off the result according to the setting in <code>vxrm</code>.
There can be no overflow in the result.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># For vrxm=rnu, round = 1

# Averaging add
# result = (src1 + src2 + round) &gt;&gt; 1;

# Averaging adds of integers.
vaadd.vv vd, vs2, vs1, vm   # Vector-vector
vaadd.vx vd, vs2, rs1, vm   # vector-scalar
vaadd.vi vd, vs2, imm, vm   # vector-immediate

# Averaging subtract
# result = (src1 - src2 + round) &gt;&gt; 1;

# Averaging subtract of integers.
vasub.vv vd, vs2, vs1, vm   # Vector-vector
vasub.vx vd, vs2, rs1, vm   # vector-scalar</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_fractional_multiply_with_rounding_and_saturation">13.3. Vector Single-Width Fractional Multiply with Rounding and Saturation</h3>
<div class="paragraph">
<p>The signed fractional multiply instruction produces a 2*SEW product of
the two SEW inputs, then shifts the result right by SEW-1 bits,
rounding these bits according to <code>vxrm</code>, then saturates the result to
fit into SEW bits.  If the result causes saturation, the <code>vxsat</code> bit
is set.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Signed saturating and rounding fractional multiply
vsmul.vv vd, vs2, vs1, vm  # vd[i] = clip((vs2[i]*vs1[i]+round)&gt;&gt;(SEW-1))
vsmul.vx vd, vs2, rs1, vm  # vd[i] = clip((vs2[i]*x[rs1]+round)&gt;&gt;(SEW-1))</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
When multiplying two N-bit signed numbers, the largest magnitude
is obtained for -2<sup>N-1</sup> * -2<sup>N-1</sup> producing a result +2<sup>2N-2</sup>, which
has a single (zero) sign bit when held in 2N bits.  All other products
have two sign bits in 2N bits.  To retain greater precision in N
result bits, the product is shifted right by one bit less than N,
saturating the largest magnitude result but increasing result
precision by one bit for all other products.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Considering adding <code>vxrm</code>-controlled rounding to <code>vmulhu</code>,
<code>vmulhsu</code>, and <code>vmulh</code> to further support fixed-point.  These would
not have saturation.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_saturating_scaled_multiply_add">13.4. Vector Widening Saturating Scaled Multiply-Add</h3>
<div class="paragraph">
<p>The widening saturating scaled multiply-add instructions perform an
SEW-bit * SEW-bit multiply to yield a 2*SEW-bit product. The product
is then right-shifted by SEW/2 bits with the shifted bits rounded off
according to <code>vxrm</code>, and the rounded product is added to a 2*SEW-bit
destination accumulator, with saturation if the result would overflow
the destination accumulator. The <code>vxsat</code> bit is set if any overflow
occurs.</p>
</div>
<div class="paragraph">
<p>If any multiplier operand is signed, then the result is treated as a
signed value for overflow/saturation.  If both multiplier operands are
unsigned then the result is treated as an unsigned value for
overflow/saturation.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
<col style="width: 20%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">SEW</th>
<th class="tableblock halign-left valign-top">Product Width</th>
<th class="tableblock halign-left valign-top">Rounded Product</th>
<th class="tableblock halign-left valign-top">Accumulator</th>
<th class="tableblock halign-left valign-top">Guard Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">12</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">16</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">24</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">48</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16</p></td>
</tr>
</tbody>
</table>
<div class="listingblock">
<div class="content">
<pre># Widening unsigned-integer scaled multiply-accumulate
vwsmaccu.vv vd, vs1, vs2, vm # vd[i] = clipu((+(vs1[i]*vs2[i]+round)&gt;&gt;SEW/2)+vd[i])
vwsmaccu.vx vd, rs1, vs2, vm # vd[i] = clipu((+(x[rs1]*vs2[i]+round)&gt;&gt;SEW/2)+vd[i])

# Widening signed-integer scaled multiply-accumulate
vwsmacc.vv vd, vs1, vs2, vm  # vd[i] = clip((+(vs1[i]*vs2[i]+round)&gt;&gt;SEW/2)+vd[i])
vwsmacc.vx vd, rs1, vs2, vm  # vd[i] = clip((+(x[rs1]*vs2[i]+round)&gt;&gt;SEW/2)+vd[i])

# Widening signed-unsigned-integer scaled multiply-accumulate
vwsmaccsu.vv vd, vs1, vs2, vm
             # vd[i] = clip(-((signed(vs1[i])*unsigned(vs2[i])+round)&gt;&gt;SEW/2)+vd[i])
vwsmaccsu.vx vd, rs1, vs2, vm
             # vd[i] = clip(-((signed(x[rs1])*unsigned(vs2[i])+round)&gt;&gt;SEW/2)+vd[i])

# Widening unsigned-signed-integer scaled  multiply-accumulate
vwsmaccus.vx vd, rs1, vs2, vm
             # vd[i] = clip(-((unsigned(x[rs1])*signed(vs2[i])+round)&gt;&gt;SEW/2)+vd[i])

# For vxrm=rnu, round = ( 1 &lt;&lt; (SEW/2-1))</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
An arbitrary scaling/shift amount would be more flexible but
would require a fourth source operand.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_scaling_shift_instructions">13.5. Vector Single-Width Scaling Shift Instructions</h3>
<div class="paragraph">
<p>These instructions shift the input value right, and round off the
shifted out bits according to <code>vxrm</code>.  The scaling right shifts have
both zero-extending (<code>vssrl</code>) and sign-extending (<code>vssra</code>) forms. The
low lg2(SEW) bits of the vector or scalar shift amount value are used.
The immediate form supports shift amounts up to 31 only.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> # For vxrm=rnu, round = 1 &lt;&lt; (src2-1), where src2 is vs1[i], x[rs1], imm
 # Scaling shift right logical
 vssrl.vv vd, vs2, vs1, vm   # vd[i] = ((vs2[i] + round)&gt;&gt;vs1[i])
 vssrl.vx vd, vs2, rs1, vm   # vd[i] = ((vs2[i] + round)&gt;&gt;x[rs1])
 vssrl.vi vd, vs2, imm, vm   # vd[i] = ((vs2[i] + round)&gt;&gt;imm)

 # Scaling shift right arithmetic
 vssra.vv vd, vs2, vs1, vm   # vd[i] = ((vs2[i] + round)&gt;&gt;vs1[i])
 vssra.vx vd, vs2, rs1, vm   # vd[i] = ((vs2[i] + round)&gt;&gt;x[rs1])
 vssra.vi vd, vs2, imm, vm   # vd[i] = ((vs2[i] + round)&gt;&gt;imm)</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_narrowing_fixed_point_clip_instructions">13.6. Vector Narrowing Fixed-Point Clip Instructions</h3>
<div class="paragraph">
<p>The <code>vnclip</code> instructions are used to pack a fixed-point value into a
narrower destination.  The instructions support rounding, scaling, and
saturation into the final destination format.</p>
</div>
<div class="paragraph">
<p>The second argument (vector element, scalar value, immediate value)
gives the amount to right shift the source as in the narrowing shift
instructions, which provides the scaling.  The low lg2(2*SEW) bits of
the vector or scalar shift amount value are used (e.g., the low 6 bits
for a SEW=64-bit to SEW=32-bit narrowing operation).  The immediate
form supports shift amounts up to 31 only.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> # Narrowing unsigned clip
 vnclipu.vv vd, vs2, vs1, vm   # vector-vector
 vnclipu.vx vd, vs2, rs1, vm   # vector-scalar
 vnclipu.vi vd, vs2, imm, vm   # vector-immediate

# Narrowing signed clip,  vd[i] = clip(round(vs2[i] + rnd) &gt;&gt; vs1[i])
#                          SEW           2*SEW                 SEW
 vnclip.vv vd, vs2, vs1, vm   # vector-vector
 vnclip.vx vd, vs2, rs1, vm   # vector-scalar
 vnclip.vi vd, vs2, imm, vm   # vector-immediate</pre>
</div>
</div>
<div class="paragraph">
<p>For <code>vnclipu</code>/<code>vnclip</code>, the rounding mode is specified in the <code>vxrm</code>
CSR.  Rounding occurs around the least-significant bit of the
destination and before saturation.</p>
</div>
<div class="paragraph">
<p>For <code>vnclipu</code>, the shifted rounded source value is treated as an
unsigned integer and saturates if the result would overflow the
destination viewed as an unsigned integer.</p>
</div>
<div class="paragraph">
<p>For <code>vnclip</code>, the shifted rounded source value is treated as a signed
integer and saturates if the result would overflow the destination viewed
as a signed integer.</p>
</div>
<div class="paragraph">
<p>If any destination element is saturated, the <code>vxsat</code> bit is set in the
<code>vxsat</code> register.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_floating_point_instructions">14. Vector Floating-Point Instructions</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The standard vector floating-point instructions treat 16-bit, 32-bit,
64-bit, and 128-bit elements as IEEE-754/2008-compatible values.  If
the current SEW does not correspond to a supported IEEE floating-point
type, an illegal instruction exception is raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The floating-point element widths that are supported depend on
the platform.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Platforms supporting 16-bit half-precision floating-point values
will also have to implement scalar half-precision floating-point
support in the <code>f</code> registers.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The vector floating-point instructions have the same behavior as the
scalar floating-point instructions with regard to NaNs.</p>
</div>
<div class="paragraph">
<p>Scalar values for vector-scalar operations can be sourced from the
standard scalar <code>f</code> registers.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Scalar floating-point values will be sourced from the integer
<code>x</code> registers in the proposed Zfinx variant.
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_exception_flags">14.1. Vector Floating-Point Exception Flags</h3>
<div class="paragraph">
<p>A vector floating-point exception at any active floating-point element
sets the standard FP exception flags in the <code>fflags</code> register.  Inactive
elements do not set FP exception flags.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_floating_point_addsubtract_instructions">14.2. Vector Single-Width Floating-Point Add/Subtract Instructions</h3>
<div class="listingblock">
<div class="content">
<pre>    # Floating-point add
    vfadd.vv vd, vs2, vs1, vm   # Vector-vector
    vfadd.vf vd, vs2, rs1, vm   # vector-scalar

    # Floating-point subtract
    vfsub.vv vd, vs2, vs1, vm   # Vector-vector
    vfsub.vf vd, vs2, rs1, vm   # Vector-scalar vd[i] = vs2[i] - f[rs1]
    vfrsub.vf vd, vs2, rs1, vm  # Scalar-vector vd[i] = f[rs1] - vs2[i]</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_floating_point_addsubtract_instructions">14.3. Vector Widening Floating-Point Add/Subtract Instructions</h3>
<div class="listingblock">
<div class="content">
<pre># Widening FP add/subtract, 2*SEW = SEW +/- SEW
vfwadd.vv vd, vs2, vs1, vm  # vector-vector
vfwadd.vf vd, vs2, rs1, vm  # vector-scalar
vfwsub.vv vd, vs2, vs1, vm  # vector-vector
vfwsub.vf vd, vs2, rs1, vm  # vector-scalar

# Widening FP add/subtract, 2*SEW = 2*SEW +/- SEW
vfwadd.wv  vd, vs2, vs1, vm  # vector-vector
vfwadd.wf  vd, vs2, rs1, vm  # vector-scalar
vfwsub.wv  vd, vs2, vs1, vm  # vector-vector
vfwsub.wf  vd, vs2, rs1, vm  # vector-scalar</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_floating_point_multiplydivide_instructions">14.4. Vector Single-Width Floating-Point Multiply/Divide Instructions</h3>
<div class="listingblock">
<div class="content">
<pre>    # Floating-point multiply
    vfmul.vv vd, vs2, vs1, vm   # Vector-vector
    vfmul.vf vd, vs2, rs1, vm   # vector-scalar

    # Floating-point divide
    vfdiv.vv vd, vs2, vs1, vm   # Vector-vector
    vfdiv.vf vd, vs2, rs1, vm   # vector-scalar

    # Reverse floating-point divide vector = scalar / vector
    vfrdiv.vf vd, vs2, rs1, vm  # scalar-vector, vd[i] = f[rs1]/vs2[i]</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_floating_point_multiply">14.5. Vector Widening Floating-Point Multiply</h3>
<div class="listingblock">
<div class="content">
<pre># Widening floating-point multiply
vfwmul.vv    vd, vs2, vs1, vm # vector-vector
vfwmul.vf    vd, vs2, rs1, vm # vector-scalar</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_floating_point_fused_multiply_add_instructions">14.6. Vector Single-Width Floating-Point Fused Multiply-Add Instructions</h3>
<div class="paragraph">
<p>All four varieties of fused multiply-add are provided, and in two
destructive forms that overwrite one of the operands, either the
addend or the first multiplicand.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># FP multiply-accumulate, overwrites addend
vfmacc.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vs2[i]) + vd[i]
vfmacc.vf vd, rs1, vs2, vm    # vd[i] = +(f[rs1] * vs2[i]) + vd[i]

# FP negate-(multiply-accumulate), overwrites subtrahend
vfnmacc.vv vd, vs1, vs2, vm   # vd[i] = -(vs1[i] * vs2[i]) - vd[i]
vfnmacc.vf vd, rs1, vs2, vm   # vd[i] = -(f[rs1] * vs2[i]) - vd[i]

# FP multiply-subtract-accumulator, overwrites subtrahend
vfmsac.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vs2[i]) - vd[i]
vfmsac.vf vd, rs1, vs2, vm    # vd[i] = +(f[rs1] * vs2[i]) - vd[i]

# FP negate-(multiply-subtract-accumulator), overwrites minuend
vfnmsac.vv vd, vs1, vs2, vm   # vd[i] = -(vs1[i] * vs2[i]) + vd[i]
vfnmsac.vf vd, rs1, vs2, vm   # vd[i] = -(f[rs1] * vs2[i]) + vd[i]

# FP multiply-add, overwrites multiplicand
vfmadd.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vd[i]) + vs2[i]
vfmadd.vf vd, rs1, vs2, vm    # vd[i] = +(f[rs1] * vd[i]) + vs2[i]

# FP negate-(multiply-add), overwrites multiplicand
vfnmadd.vv vd, vs1, vs2, vm   # vd[i] = -(vs1[i] * vd[i]) - vs2[i]
vfnmadd.vf vd, rs1, vs2, vm   # vd[i] = -(f[rs1] * vd[i]) - vs2[i]

# FP multiply-sub, overwrites multiplicand
vfmsub.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vd[i]) - vs2[i]
vfmsub.vf vd, rs1, vs2, vm    # vd[i] = +(f[rs1] * vd[i]) - vs2[i]

# FP negate-(multiply-sub), overwrites multiplicand
vfnmsub.vv vd, vs1, vs2, vm   # vd[i] = -(vs1[i] * vd[i]) + vs2[i]
vfnmsub.vf vd, rs1, vs2, vm   # vd[i] = -(f[rs1] * vd[i]) + vs2[i]</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
It would be possible to use the two unused rounding modes in the
scalar FP FMA encoding to provide a few non-destructive FMAs.
However, this would be the only maskable operation with three inputs
and separate output.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_floating_point_fused_multiply_add_instructions">14.7. Vector Widening Floating-Point Fused Multiply-Add Instructions</h3>
<div class="paragraph">
<p>The widening floating-point fused multiply-add instructions all
overwrite the wide addend with the result.  The multiplier inputs are
all SEW wide, while the addend and destination is 2*SEW bits wide.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># FP widening multiply-accumulate, overwrites addend
vfwmacc.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vs2[i]) + vd[i]
vfwmacc.vf vd, rs1, vs2, vm    # vd[i] = +(f[rs1] * vs2[i]) + vd[i]

# FP widening negate-(multiply-accumulate), overwrites addend
vfwnmacc.vv vd, vs1, vs2, vm   # vd[i] = -(vs1[i] * vs2[i]) - vd[i]
vfwnmacc.vf vd, rs1, vs2, vm   # vd[i] = -(f[rs1] * vs2[i]) - vd[i]

# FP widening multiply-subtract-accumulator, overwrites addend
vfwmsac.vv vd, vs1, vs2, vm    # vd[i] = +(vs1[i] * vs2[i]) - vd[i]
vfwmsac.vf vd, rs1, vs2, vm    # vd[i] = +(f[rs1] * vs2[i]) - vd[i]

# FP widening negate-(multiply-subtract-accumulator), overwrites addend
vfwnmsac.vv vd, vs1, vs2, vm   # vd[i] = -(vs1[i] * vs2[i]) + vd[i]
vfwnmsac.vf vd, rs1, vs2, vm   # vd[i] = -(f[rs1] * vs2[i]) + vd[i]</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_square_root_instruction">14.8. Vector Floating-Point Square-Root Instruction</h3>
<div class="paragraph">
<p>This is a unary vector-vector instruction.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Floating-point square root
    vfsqrt.v vd, vs2, vm   # Vector-vector square root</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_minmax_instructions">14.9. Vector Floating-Point MIN/MAX Instructions</h3>
<div class="paragraph">
<p>The vector floating-point <code>vfmin</code> and <code>vfmax</code> instructions have the
same behavior as the corresponding scalar floating-point instructions
in version 2.2 of the RISC-V F/D/Q extension.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Floating-point minimum
    vfmin.vv vd, vs2, vs1, vm   # Vector-vector
    vfmin.vf vd, vs2, rs1, vm   # vector-scalar

    # Floating-point maximum
    vfmax.vv vd, vs2, vs1, vm   # Vector-vector
    vfmax.vf vd, vs2, rs1, vm   # vector-scalar</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_sign_injection_instructions">14.10. Vector Floating-Point Sign-Injection Instructions</h3>
<div class="paragraph">
<p>Vector versions of the scalar sign-injection instructions.  The result
takes all bits except the sign bit from the vector <code>vs2</code> operands.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vfsgnj.vv vd, vs2, vs1, vm   # Vector-vector
    vfsgnj.vf vd, vs2, rs1, vm   # vector-scalar

    vfsgnjn.vv vd, vs2, vs1, vm   # Vector-vector
    vfsgnjn.vf vd, vs2, rs1, vm   # vector-scalar

    vfsgnjx.vv vd, vs2, vs1, vm   # Vector-vector
    vfsgnjx.vf vd, vs2, rs1, vm   # vector-scalar</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_compare_instructions">14.11. Vector Floating-Point Compare Instructions</h3>
<div class="paragraph">
<p>These vector FP compare instructions compare two source operands and
write the comparison result to a mask register.  The destination mask
vector is always held in a single vector register, with a layout of
elements as described in Section <a href="#sec-mask-register-layout">Mask Register Layout</a>.</p>
</div>
<div class="paragraph">
<p>The compare instructions follow the semantics of the scalar
floating-point compare instructions.  <code>vmfeq</code> and <code>vmfne</code> raise the invalid
operation exception only on signaling NaN inputs.  <code>vmflt</code>, <code>vmfle</code>, <code>vmfgt</code>,
and <code>vmfge</code> raise the invalid operation exception on both signaling and
quiet NaN inputs.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Compare equal
    vmfeq.vv vd, vs2, vs1, vm  # Vector-vector
    vmfeq.vf vd, vs2, rs1, vm  # vector-scalar

    # Compare not equal
    vmfne.vv vd, vs2, vs1, vm  # Vector-vector
    vmfne.vf vd, vs2, rs1, vm  # vector-scalar

    # Compare less than
    vmflt.vv vd, vs2, vs1, vm  # Vector-vector
    vmflt.vf vd, vs2, rs1, vm  # vector-scalar

    # Compare less than or equal
    vmfle.vv vd, vs2, vs1, vm  # Vector-vector
    vmfle.vf vd, vs2, rs1, vm  # vector-scalar

    # Compare greater than
    vmfgt.vf vd, vs2, rs1, vm  # vector-scalar

    # Compare greater than or equal
    vmfge.vf vd, vs2, rs1, vm  # vector-scalar</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre>Comparison      Assembler Mapping             Assembler pseudoinstruction

va &lt; vb         vmflt.vv vd, va, vb, vm
va &lt;= vb        vmfle.vv vd, va, vb, vm
va &gt; vb         vmflt.vv vd, vb, va, vm    vmfgt.vv vd, va, vb, vm
va &gt;= vb        vmfle.vv vd, vb, va, vm    vmfge.vv vd, va, vb, vm

va &lt; f          vmflt.vf vd, va, f, vm
va &lt;= f         vmfle.vf vd, va, f, vm
va &gt; f          vmfgt.vf vd, va, f, vm
va &gt;= f         vmfge.vf vd, va, f, vm

va, vb vector register groups
f      scalar floating-point register</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Providing all forms is necessary to correctly handle unordered
comparisons for NaNs.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>To help implement the C99 floating-point comparison functions, a
<code>vmford</code> instruction is added that sets a mask register if the
arguments are ordered (i.e., neither argument is NaN).
<code>vmford</code> raises the invalid operation exception on signaling NaNs only.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Are args ordered?
    vmford.vv  vd, vs2, vs1, vm   # Vector-vector
    vmford.vf  vd, vs2, rs1, vm   # Vector-scalar</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Example of implementing isgreater()
    vmford.vv v0, va, vb       # Only set where args are ordered,
    vmfgt.vv v0, va, vb, v0.t  # so only set flags on ordered values.</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_classify_instruction">14.12. Vector Floating-Point Classify Instruction</h3>
<div class="paragraph">
<p>This is a unary vector-vector instruction that operates in the same
way as the scalar classify instruction.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vfclass.v vd, vs2, vm   # Vector-vector</pre>
</div>
</div>
<div class="paragraph">
<p>The 10-bit mask produced by this instruction is placed in the
least-significant bits of the result elements.  The instruction is
only defined for SEW=16b and above, so the result will always fit in
the destination elements.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_merge_instruction">14.13. Vector Floating-Point Merge Instruction</h3>
<div class="paragraph">
<p>A vector-scalar floating-point merge instruction is provided, which
operates on all body elements, from <code>vstart</code> up to the current vector
length in <code>vl</code> regardless of mask value.</p>
</div>
<div class="paragraph">
<p>When the floating-point merge instruction is masked (<code>vm=0</code>), at
elements where the mask value is zero, the first vector operand is
copied to the destination element, otherwise a scalar floating-point
register value is copied to the destination element.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vfmerge.vfm vd, vs2, rs1, v0  # vd[i] = v0[i].LSB ? f[rs1] : vs2[i]</pre>
</div>
</div>
<div class="paragraph">
<p>The unmasked form (<code>vm=1</code>) can be used to <em>splat</em> a scalar <code>f</code>
register value into all active elements of a vector.  The instruction
must have the <code>vs2</code> field set to <code>v0</code>, with all other values for <code>vs2</code>
reserved.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vfmv.v.f vd, rs1  # vd[i] = f[rs1];</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
In Zfinx systems, the instruction is identical to <code>vmerge.vx</code>.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_single_width_floating_pointinteger_type_convert_instructions">14.14. Single-Width Floating-Point/Integer Type-Convert Instructions</h3>
<div class="paragraph">
<p>Conversion operations are provided to convert to and from
floating-point values and unsigned and signed integers, where both
source and destination are SEW wide.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vfcvt.xu.f.v vd, vs2, vm   # Convert float to unsigned integer.
vfcvt.x.f.v  vd, vs2, vm   # Convert float to signed integer.

vfcvt.f.xu.v vd, vs2, vm   # Convert unsigned integer to float.
vfcvt.f.x.v  vd, vs2, vm   # Convert signed integer to float.</pre>
</div>
</div>
<div class="paragraph">
<p>The conversions follow the same rules on exceptional conditions as the
scalar conversion instructions.  The conversions always use the
dynamic rounding mode in <code>frm</code>.</p>
</div>
</div>
<div class="sect2">
<h3 id="_widening_floating_pointinteger_type_convert_instructions">14.15. Widening Floating-Point/Integer Type-Convert Instructions</h3>
<div class="paragraph">
<p>A set of conversion instructions are provided to convert between
narrower integer and floating-point datatypes to a type of twice the
width.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vfwcvt.xu.f.v vd, vs2, vm   # Convert float to double-width unsigned integer.
vfwcvt.x.f.v  vd, vs2, vm   # Convert float to double-width signed integer.

vfwcvt.f.xu.v vd, vs2, vm   # Convert unsigned integer to double-width float.
vfwcvt.f.x.v  vd, vs2, vm   # Convert signed integer to double-width float.

vfwcvt.f.f.v vd, vs2, vm   # Convert single-width float to double-width float.</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
A double-width IEEE floating-point value can always represent a
single-width integer exactly.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
A double-width IEEE floating-point value can always represent a
single-width IEEE floating-point value exactly.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
A full set of floating-point widening conversions are not
supported as single instructions, but any widening conversion can be
implemented as several doubling steps with equivalent results and no
additional exception flags raised.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_narrowing_floating_pointinteger_type_convert_instructions">14.16. Narrowing Floating-Point/Integer Type-Convert Instructions</h3>
<div class="paragraph">
<p>A set of conversion instructions are provided to convert wider integer
and floating-point datatypes to a type of half the width.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vfncvt.xu.f.v vd, vs2, vm   # Convert double-width float to unsigned integer.
vfncvt.x.f.v  vd, vs2, vm   # Convert double-width float to signed integer.

vfncvt.f.xu.v vd, vs2, vm   # Convert double-width unsigned integer to float.
vfncvt.f.x.v  vd, vs2, vm   # Convert double-width signed integer to float.

vfncvt.f.f.v vd, vs2, vm   # Convert double-width float to single-width float.</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
A full set of floating-point widening conversions are not
supported as single instructions. Conversions can be implemented in
several halving steps, with equivalently rounded results and with the
same exception flags raised (possibly raised redundantly in multiple
steps).
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
An integer value can be halved in width using the narrowing
integer shift instructions with a shift amount of 0.
</td>
</tr>
</table>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_reduction_operations">15. Vector Reduction Operations</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Vector reduction operations take a vector register group of elements
and a scalar held in element 0 of a vector register, and perform a
reduction using some binary operator, to produce a scalar result in
element 0 of a vector register.  The scalar input and output operands
are held in element 0 of a single vector register, not a vector
register group, so any vector register can be the scalar source or
destination of a vector reduction regardless of LMUL setting.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Reductions read and write the scalar operand and result into
element 0 of a vector register to avoid a loss of decoupling with the
scalar processor, and to support future polymorphic use with future
types not supported in the scalar unit.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Inactive elements are excluded from the reduction.</p>
</div>
<div class="paragraph">
<p>The other elements in the destination vector register ( 0 &lt; index &lt;
VLEN/SEW) are zeroed.</p>
</div>
<div class="paragraph">
<p>If <code>vl</code>=0, no operation is performed and the destination register is
not updated.</p>
</div>
<div class="paragraph">
<p>Traps on vector reduction instructions are always reported with a
<code>vstart</code> of 0.  Vector reduction operations raise an illegal
instruction exception if <code>vstart</code> is non-zero.</p>
</div>
<div class="paragraph">
<p>The assembler syntax for a reduction operation is <code>vredop.vs</code>, where
the <code>.vs</code> suffix denotes the first operand is a vector register group
and the second operand is a scalar stored in element 0 of a vector
register.</p>
</div>
<div class="sect2">
<h3 id="_vector_single_width_integer_reduction_instructions">15.1. Vector Single-Width Integer Reduction Instructions</h3>
<div class="paragraph">
<p>All operands and results of single-width reduction instructions have
the same SEW width.  Overflows wrap around on arithmetic sums.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Simple reductions, where [*] denotes all active elements:
    vredsum.vs  vd, vs2, vs1, vm   # vd[0] =  sum( vs1[0] , vs2[*] )
    vredmaxu.vs vd, vs2, vs1, vm   # vd[0] = maxu( vs1[0] , vs2[*] )
    vredmax.vs  vd, vs2, vs1, vm   # vd[0] =  max( vs1[0] , vs2[*] )
    vredminu.vs vd, vs2, vs1, vm   # vd[0] = minu( vs1[0] , vs2[*] )
    vredmin.vs  vd, vs2, vs1, vm   # vd[0] =  min( vs1[0] , vs2[*] )
    vredand.vs  vd, vs2, vs1, vm   # vd[0] =  and( vs1[0] , vs2[*] )
    vredor.vs   vd, vs2, vs1, vm   # vd[0] =   or( vs1[0] , vs2[*] )
    vredxor.vs  vd, vs2, vs1, vm   # vd[0] =  xor( vs1[0] , vs2[*] )</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_integer_reduction_instructions">15.2. Vector Widening Integer Reduction Instructions</h3>
<div class="paragraph">
<p>The unsigned <code>vwredsumu.vs</code> instruction zero-extends the SEW-wide
vector elements before summing them, then adds the 2*SEW-width scalar
element, and stores the result in a 2*SEW-width scalar element.</p>
</div>
<div class="paragraph">
<p>The <code>vwredsum.vs</code> instruction sign-extends the SEW-wide vector
elements before summing them.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Unsigned sum reduction into double-width accumulator
    vwredsumu.vs vd, vs2, vs1, vm   # 2*SEW = 2*SEW + sum(zero-extend(SEW))

    # Signed sum reduction into double-width accumulator
    vwredsum.vs  vd, vs2, vs1, vm   # 2*SEW = 2*SEW + sum(sign-extend(SEW))</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_single_width_floating_point_reduction_instructions">15.3. Vector Single-Width Floating-Point Reduction Instructions</h3>
<div class="listingblock">
<div class="content">
<pre>    # Simple reductions.
    vfredosum.vs vd, vs2, vs1, vm # Ordered sum
    vfredsum.vs  vd, vs2, vs1, vm # Unordered sum
    vfredmax.vs  vd, vs2, vs1, vm # Maximum value
    vfredmin.vs  vd, vs2, vs1, vm # Minimum value</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vfredosum</code> instruction must sum the floating-point values in
element order, starting with the scalar in <code>vs1[0]</code>--that is, it
performs the computation
<code>(((vs1[0] + vs2[0]) + vs2[1]) + &#8230;&#8203;) + vs2[vl-1]</code>.
By contrast, <code>vfredsum</code> is allowed to perform the
reduction in any order, provided the final result corresponds to some
sequential ordering of <code>vl</code> floating-point add operations.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The ordered reduction supports compiler autovectorization, while
the unordered FP sum allows for faster implementations.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Floating-point max and min reductions should return the same
final value and exception flags regardless of operation order.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_widening_floating_point_reduction_instructions">15.4. Vector Widening Floating-Point Reduction Instructions</h3>
<div class="paragraph">
<p>Widening forms of the sum reductions are provided that
read and write a double-width reduction result.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> # Simple reductions.
 vfwredosum.vs vd, vs2, vs1, vm # Ordered reduce 2*SEW =  2*SEW + sum(promote(SEW))
 vfwredsum.vs vd, vs2, vs1, vm  # Unordered reduce  2*SEW = 2*SEW + sum(promote(SEW))</pre>
</div>
</div>
<div class="paragraph">
<p>The reduction of the SEW-width elements is performed as in the
single-width reduction case, with the elements in <code>vs2</code> promoted
to 2*SEW bits before adding to the 2*SEW-bit accumulator.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_mask_instructions">16. Vector Mask Instructions</h2>
<div class="sectionbody">
<div class="paragraph">
<p>Several instructions are provided to help operate on mask values held in
a vector register.</p>
</div>
<div class="sect2">
<h3 id="sec-mask-register-logical">16.1. Vector Mask-Register Logical Instructions</h3>
<div class="paragraph">
<p>Vector mask-register logical operations operate on mask registers.
The size of one element in a mask register is SEW/LMUL, so these
instructions all operate on single vector registers regardless of the
setting of the <code>vlmul</code> field in <code>vtype</code>.  They do not change the value
of <code>vlmul</code>.</p>
</div>
<div class="paragraph">
<p>As with other vector instructions, the elements with indices less than
<code>vstart</code> are unchanged, and <code>vstart</code> is reset to zero after execution.
Vector mask logical instructions are always unmasked so there are no
inactive elements.  Mask elements past <code>vl</code>, the tail elements, are
zeroed.</p>
</div>
<div class="paragraph">
<p>Within a mask element, these instructions perform their operations
using only the least-significant bit of each operand and zero-extend
the single-bit result to fill the destination mask element.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vmand.mm vd, vs2, vs1     # vd[i] =   vs2[i].LSB &amp;&amp;  vs1[i].LSB
    vmnand.mm vd, vs2, vs1    # vd[i] = !(vs2[i].LSB &amp;&amp;  vs1[i].LSB)
    vmandnot.mm vd, vs2, vs1  # vd[i] =   vs2[i].LSB &amp;&amp; !vs1[i].LSB
    vmxor.mm  vd, vs2, vs1    # vd[i] =   vs2[i].LSB ^^  vs1[i].LSB
    vmor.mm  vd, vs2, vs1     # vd[i] =   vs2[i].LSB ||  vs1[i].LSB
    vmnor.mm  vd, vs2, vs1    # vd[i] = !(vs2[i[.LSB ||  vs1[i].LSB)
    vmornot.mm  vd, vs2, vs1  # vd[i] =   vs2[i].LSB || !vs1[i].LSB
    vmxnor.mm vd, vs2, vs1    # vd[i] = !(vs2[i].LSB ^^  vs1[i].LSB)</pre>
</div>
</div>
<div class="paragraph">
<p>Several assembler pseudoinstructions are defined as shorthand for
common uses of mask logical operations:</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vmcpy.m vd, vs  =&gt; vmand.mm vd, vs, vs  # Copy mask register
    vmclr.m vd     =&gt; vmxor.mm vd, vd, vd   # Clear mask register
    vmset.m vd     =&gt; vmxnor.mm vd, vd, vd  # Set mask register
    vmnot.m vd, vs =&gt; vmnand.mm vd, vs, vs  # Invert bits</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The vmcpy.m instruction is not called vmmv as elsewhere in the
architecture mv implies a bitwise copy without interpreting the bits.
The vmcpy.m instruction will clear upper bits of the destination mask
register to zero regardless of source values in these bits.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The set of eight mask logical instructions can generate any of the 16
possibly binary logical functions of the two input masks:</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 75%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="4">inputs</th>
<th class="tableblock halign-left valign-top"></th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">src1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">src2</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 37.5%;">
<col style="width: 37.5%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="4">output</th>
<th class="tableblock halign-left valign-top">instruction</th>
<th class="tableblock halign-left valign-top">pseudoinstruction</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmxor.mm vd, vd, vd</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmclr.m vd</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmnor.mm vd, src1, src2</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmandnot.mm vd, src2, src1</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmnand.mm vd, src1, src1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmnot.m vd, src1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmandnot.mm vd, src1, src2</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmnand.mm vd, src2, src2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmnot.m vd, src2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmxor.mm vd, src1, src2</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmnand.mm vd, src1, src2</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmand.mm vd, src1, src2</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmxnor.mm vd, src1, src2</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmand.mm vd, src2, src2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmcpy.m vd, src2</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmornot.mm vd, src2, src1</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmand.mm vd, src1, src1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmcpy.m vd, src1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmornot.mm vd, src1, src2</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmxnor.mm vd, vd, vd</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmset.m vd</p></td>
</tr>
</tbody>
</table>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The vector mask logical instructions are designed to be easily
fused with a following masked vector operation to effectively expand
the number of predicate registers by moving values into <code>v0</code> before
use.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_mask_population_count_vmpopc">16.2. Vector mask population count <code>vmpopc</code></h3>
<div class="listingblock">
<div class="content">
<pre>    vmpopc.m rd, vs2, vm</pre>
</div>
</div>
<div class="paragraph">
<p>The source operand is a single vector register holding mask register
values as described in Section <a href="#sec-mask-register-layout">Mask Register Layout</a>.</p>
</div>
<div class="paragraph">
<p>The <code>vmpopc.m</code> instruction counts the number of mask elements of the
active elements of the vector source mask register that have their
least-significant bit set, and writes the result to a scalar <code>x</code>
register.</p>
</div>
<div class="paragraph">
<p>The operation can be performed under a mask, in which case only the
masked elements are counted.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> vmpopc.m rd, vs2, v0.t # x[rd] = sum_i ( vs2[i].LSB &amp;&amp; v0[i].LSB )</pre>
</div>
</div>
<div class="paragraph">
<p>Traps on <code>vmpopc.m</code> are always reported with a <code>vstart</code> of 0.  The
<code>vmpopc</code> instruction will raise an illegal instruction exception if
<code>vstart</code> is non-zero.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vmfirst_find_first_set_mask_bit">16.3. <code>vmfirst</code> find-first-set mask bit</h3>
<div class="listingblock">
<div class="content">
<pre>    vmfirst.m rd, vs2, vm</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vmfirst</code> instruction finds the lowest-numbered active element of
the source mask vector that has its LSB set and writes that element&#8217;s
index to a GPR.  If no element has an LSB set, -1 is written to the
GPR.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Software can assume that any negative value (highest bit set)
corresponds to no element found, as vector lengths will never exceed
2<sup>31</sup> on any implementation.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Traps on <code>vmfirst</code> are always reported with a <code>vstart</code> of 0.  The
<code>vmfirst</code> instruction will raise an illegal instruction exception if
<code>vstart</code> is non-zero.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vmsbf_m_set_before_first_mask_bit">16.4. <code>vmsbf.m</code> set-before-first mask bit</h3>
<div class="listingblock">
<div class="content">
<pre>    vmsbf.m vd, vs2, vm

 # Example

     7 6 5 4 3 2 1 0   Element number

     1 0 0 1 0 1 0 0   v3 contents
                       vmsbf.m v2, v3
     0 0 0 0 0 0 1 1   v2 contents

     1 0 0 1 0 1 0 1   v3 contents
                       vmsbf.m v2, v3
     0 0 0 0 0 0 0 0   v2

     0 0 0 0 0 0 0 0   v3 contents
                       vmsbf.m v2, v3
     1 1 1 1 1 1 1 1   v2

     1 1 0 0 0 0 1 1   v0 vcontents
     1 0 0 1 0 1 0 0   v3 contents
                       vmsbf.m v2, v3, v0.t
     0 1 x x x x 1 1   v2 contents</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vmsbf.m</code> instruction takes a mask register as input and writes
results to a mask register.  The instruction writes a 1 to all active
mask elements before the first source element that has a set LSB, then
writes a zero to that element and all following active elements.  If
there is no set bit in the source vector, then all active elements in
the destination are written with a 1.</p>
</div>
<div class="paragraph">
<p>The tail elements in the destination mask register are cleared.</p>
</div>
<div class="paragraph">
<p>Traps on <code>vmsbf.m</code> are always reported with a <code>vstart</code> of 0.  The
<code>vmsbf</code> instruction will raise an illegal instruction exception if
<code>vstart</code> is non-zero.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vmsif_m_set_including_first_mask_bit">16.5. <code>vmsif.m</code> set-including-first mask bit</h3>
<div class="paragraph">
<p>The vector mask set-including-first instruction is similar to
set-before-first, except it also includes the element with a set bit.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vmsif.m vd, vs2, vm

 # Example

     7 6 5 4 3 2 1 0   Element number

     1 0 0 1 0 1 0 0   v3 contents
                       vmsif.m v2, v3
     0 0 0 0 0 1 1 1   v2 contents

     1 0 0 1 0 1 0 1   v3 contents
                       vmsif.m v2, v3
     0 0 0 0 0 0 0 1   v2

     1 1 0 0 0 0 1 1   v0 vcontents
     1 0 0 1 0 1 0 0   v3 contents
                       vmsif.m v2, v3, v0.t
     1 1 x x x x 1 1   v2 contents</pre>
</div>
</div>
<div class="paragraph">
<p>The tail elements in the destination mask register are cleared.</p>
</div>
<div class="paragraph">
<p>Traps on <code>vmsif.m</code> are always reported with a <code>vstart</code> of 0.  The
<code>vmsif</code> instruction will raise an illegal instruction exception if
<code>vstart</code> is non-zero.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vmsof_m_set_only_first_mask_bit">16.6. <code>vmsof.m</code> set-only-first mask bit</h3>
<div class="paragraph">
<p>The vector mask set-only-first instruction is similar to
set-before-first, except it only sets the first element with a bit
set, if any.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vmsof.m vd, vs2, vm

 # Example

     7 6 5 4 3 2 1 0   Element number

     1 0 0 1 0 1 0 0   v3 contents
                       vmsof.m v2, v3
     0 0 0 0 0 1 0 0   v2 contents

     1 0 0 1 0 1 0 1   v3 contents
                       vmsof.m v2, v3
     0 0 0 0 0 0 0 1   v2

     1 1 0 0 0 0 1 1   v0 vcontents
     1 1 0 1 0 1 0 0   v3 contents
                       vmsof.m v2, v3, v0.t
     0 1 x x x x 0 0   v2 contents</pre>
</div>
</div>
<div class="paragraph">
<p>The tail elements in the destination mask register are cleared.</p>
</div>
<div class="paragraph">
<p>Traps on <code>vmsof.m</code> are always reported with a <code>vstart</code> of 0.  The
<code>vmsof</code> instruction will raise an illegal instruction exception if
<code>vstart</code> is non-zero.</p>
</div>
</div>
<div class="sect2">
<h3 id="_example_using_vector_mask_instructions">16.7. Example using vector mask instructions</h3>
<div class="paragraph">
<p>The following is an example of vectorizing a data-dependent exit loop.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>  # char* strcpy(char *dst, const char* src)
strcpy:
      mv a2, a0             # Copy dst
loop:
    vsetvli x0, x0, e8   # Max length vectors of bytes
    vlbuff.v v1, (a1)       # Get src bytes
      csrr t1, vl           # Get number of bytes fetched
    vmseq.vi v0, v1, 0      # Flag zero bytes
    vmfirst.m a3, v0        # Zero found?
      add a1, a1, t1        # Bump pointer
    vmsif.m v0, v0          # Set mask up to and including zero byte.
    vsb.v v1, (a2), v0.t    # Write out bytes
      add a2, a2, t1        # Bump pointer
      bltz a3, loop         # Zero byte not found, so loop

      ret

  # char* strncpy(char *dst, const char* src, size_t n)
strncpy:
      mv a3, a0             # Copy dst
loop:
    vsetvli x0, a2, e8   # Vectors of bytes.
    vlbuff.v v1, (a1)       # Get src bytes
    vmseq.vi v0, v1, 0      # Flag zero bytes
    vmfirst.m a4, v0        # Zero found?
    vmsif.m v0, v0          # Set mask up to and including zero byte.
    vsb.v v1, (a3), v0.t    # Write out bytes
      bgez a4, exit         # Done
      csrr t1, vl           # Get number of bytes fetched
      add a1, a1, t1        # Bump pointer
      sub a2, a2, t1        # Decrement count.
      add a3, a3, t1        # Bump pointer
      bnez a2, loop         # Anymore?

exit:
      ret</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_iota_instruction">16.8. Vector Iota Instruction</h3>
<div class="paragraph">
<p>The <code>viota.m</code> instruction reads a source vector mask register and
writes to each element of the destination vector register group the
sum of all the least-significant bits of elements in the mask register
whose index is less than the element, e.g., a parallel prefix sum of
the mask values.</p>
</div>
<div class="paragraph">
<p>This instruction can be masked, in which case only the enabled
elements contribute to the sum and only the enabled elements are
written.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> viota.m vd, vs2, vm

 # Example

     7 6 5 4 3 2 1 0   Element number

     1 0 0 1 0 0 0 1   v2 contents
                       viota.m v4, v2 # Unmasked
     2 2 2 1 1 1 1 0   v4 result

     1 1 1 0 1 0 1 1   v0 contents
     1 0 0 1 0 0 0 1   v2 contents
     2 3 4 5 6 7 8 9   v4 contents
                       viota.m v4, v2, v0.t # Masked
     1 1 1 5 1 7 1 0   v4 results</pre>
</div>
</div>
<div class="paragraph">
<p>The result value is zero-extended to fill the destination element if
SEW is wider than the result.  If the result value would overflow the
destination SEW, the least-significant SEW bits are retained.</p>
</div>
<div class="paragraph">
<p>Traps on <code>viota.m</code> are always reported with a <code>vstart</code> of 0, and
execution is always restarted from the beginning when resuming after a
trap handler.  An illegal instruction exception is raised if <code>vstart</code>
is non-zero.</p>
</div>
<div class="paragraph">
<p>An illegal instruction exception is raised if the destination vector
register group overlaps the source vector mask register.  If the
instruction is masked, an illegal instruction exception is issued if
the destination vector register group overlaps <code>v0</code>.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
These constraints exist for two reasons.  First, to simplify
avoidance of WAR hazards in implementations with temporally long vector
registers and no vector register renaming.  Second, to enable resuming
execution after a trap simpler.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The <code>viota.m</code> instruction can be combined with memory scatter
instructions (indexed stores) to perform vector compress functions.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    # Compact non-zero elements from input memory array to output memory array
    #
    # size_t compact_non_zero(size_t n, const int* in, int* out)
    # {
    #   size_t i;
    #   size_t count = 0;
    #   int *p = out;
    #
    #   for (i=0; i&lt;n; i++)
    #   {
    #       const int v = *in++;
    #       if (v != 0)
    #           *p++ = v;
    #   }
    #
    #   return (size_t) (p - out);
    # }
    #
    # a0 = n
    # a1 = &amp;in
    # a2 = &amp;out

compact_non_zero:
    li a6, 0                      # Clear count of non-zero elements
loop:
    vsetvli a5, a0, e32,m8  # 32-bit integers
    vlw.v v8, (a1)                # Load input vector
      sub a0, a0, a5              # Decrement number done
      slli a5, a5, 2              # Multiply by four bytes
    vmsne.vi v0, v8, 0            # Locate non-zero values
      add a1, a1, a5              # Bump input pointer
    vmpopc.m a5, v0               # Count number of elements set in v0
    viota.m v16, v0              # Get destination offsets of active elements
      add a6, a6, a5              # Accumulate number of elements
    vsll.vi v16, v16, 2, v0.t     # Multiply offsets by four bytes
      slli a5, a5, 2              # Multiply number of non-zero elements by four bytes
    vsuxw.v v8, (a2), v16, v0.t   # Scatter using scaled viota results under mask
      add a2, a2, a5              # Bump output pointer
      bnez a0, loop               # Any more?

      mv a0, a6                   # Return count
      ret</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_element_index_instruction">16.9. Vector Element Index Instruction</h3>
<div class="paragraph">
<p>The <code>vid.v</code> instruction writes each element&#8217;s index to the
destination vector register group, from 0 to <code>vl</code>-1.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vid.v vd, vm  # Write element ID to destination.</pre>
</div>
</div>
<div class="paragraph">
<p>The instruction can be masked.</p>
</div>
<div class="paragraph">
<p>The <code>vs2</code> field of the instruction must be set to <code>v0</code>, otherwise the
encoding is <em>reserved</em>.</p>
</div>
<div class="paragraph">
<p>The result value is zero-extended to fill the destination element if
SEW is wider than the result.  If the result value would overflow the
destination SEW, the least-significant SEW bits are retained.</p>
</div>
<div class="paragraph">
<p>An illegal instruction exception is generated if the destination
vector register group overlaps the mask register and LMUL &gt; 1.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This constraint is to avoid WAR hazards in long vector
implementations without register renaming, and to support restart.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Microarchitectures can implement <code>vid.v</code> instruction using the
same datapath as <code>viota.m</code> but with an implicit set mask source.
</td>
</tr>
</table>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_permutation_instructions">17. Vector Permutation Instructions</h2>
<div class="sectionbody">
<div class="paragraph">
<p>A range of permutation instructions are provided to move elements
around within the vector registers.</p>
</div>
<div class="sect2">
<h3 id="_integer_extract_instruction">17.1. Integer Extract Instruction</h3>
<div class="paragraph">
<p>The integer extract operation transfers a single value between one
element of a vector register and a GPR.  This instruction ignores
LMUL and vector register groups.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vext.x.v rd, vs2, rs1  # rd = vs2[rs1]</pre>
</div>
</div>
<div class="paragraph">
<p>The integer extract operation, <code>vext.x.v</code> reads one SEW-width element
from a vector register at the element index and writes it to GPR
destination register rd.  The GPR <code>rs1</code> register gives the element
index, treated as an unsigned integer.  If the index is out of range
(i.e., x[rs1] &#8805; VLEN/SEW), then zero is returned for the element
value.  If SEW &gt; XLEN, the least-significant bits are copied to the
destination and the upper SEW-XLEN bits are ignored.  If SEW &lt; XLEN,
the value is zero-extended to XLEN.</p>
</div>
<div class="paragraph">
<p>The encodings corresponding to the masked version (vm=0) of <code>vext.x.v</code>
are reserved.</p>
</div>
<div class="paragraph">
<p>An assembler pseudoinstruction <code>vmv.x.s rd, vs2</code> expanding to
<code>vext.x.v rd, vs2, x0</code> is provided as a complement to the <code>vmv.s.x</code>
instruction below.</p>
</div>
</div>
<div class="sect2">
<h3 id="_integer_scalar_move_instruction">17.2. Integer Scalar Move Instruction</h3>
<div class="paragraph">
<p>The integer scalar move instruction transfers a single value
from a scalar <code>x</code> register to element 0 of a vector register.  The
instructions ignore LMUL and vector register groups.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
In the base vector extension, this instruction can be used to
initialize the input of a reduction instruction.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Using scalar move instructions to access element 0 of other than
the base register in a vector register group can expose differences in
element layout between different RISC-V vector extension
implementations.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre>vmv.s.x vd, rs1  # vd[0] = rs1</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vmv.s.x</code> instruction copies the scalar integer register to
element 0 of the destination vector register.  If SEW &lt; XLEN, the
least-significant bits are copied and the upper XLEN-SEW bits are
ignored.  If SEW &gt; XLEN, the value is zero-extended to SEW bits.</p>
</div>
<div class="paragraph">
<p>The other elements in the destination vector register ( 0 &lt; index &lt;
VLEN/SEW) are zeroed.</p>
</div>
<div class="paragraph">
<p>If <code>vstart</code> &#8805; <code>vl</code>, no operation is performed and the destination
register is not updated.</p>
</div>
<div class="paragraph">
<p>The <code>vs2</code> field must be <code>v0</code>, other values of <code>vs2</code> are reserved.</p>
</div>
<div class="paragraph">
<p>The encodings corresponding to the masked version (vm=0) of <code>vmv.s.x</code>
are reserved.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
As a consequence, when <code>vl</code>=0, no elements are updated in the
destination vector register group, regardless of <code>vstart</code>.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The complementary <code>vins.v.x</code> instruction, which allows a write
to any element in a vector register, has been removed.  This
instruction would be the only instruction (apart from <code>vsetvl</code>) that
requires two integer source operands, and also would be slow to
execute in an implementation with vector register renaming, relegating
its main use to debugger modifications to state.  The alternative and
more generally useful <code>vslide1up</code> and <code>vslide1down</code> instructions can
be used to update vector register state in place over a debug link
without accessing memory.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_floating_point_scalar_move_instructions">17.3. Floating-Point Scalar Move Instructions</h3>
<div class="paragraph">
<p>The floating-point scalar read/write instructions transfer a single
value between a scalar <code>f</code> register and element 0 of a vector
register.  The instructions ignore LMUL and vector register groups.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vfmv.f.s rd, vs2  # rd = vs2[0] (rs1=0)
vfmv.s.f vd, rs1  # vd[0] = rs1 (vs2=0)</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vfmv.f.s</code> instruction copies a single SEW-wide element from index
0 of the source vector register to a destination scalar floating-point
register.  If SEW &gt; FLEN, the least-significant FLEN bits are
transferred and the upper SEW-FLEN bits are ignored.  If SEW &lt; FLEN,
the value is NaN-boxed (1-extended) to FLEN bits.</p>
</div>
<div class="paragraph">
<p>The <code>vfmv.s.f</code> instruction copies the scalar register to element 0 of
the destination vector register.  If SEW &lt; FLEN, the least-significant
bits are copied and the upper FLEN-SEW bits are ignored.  If SEW &gt;
FLEN, the value is NaN-boxed (1-extended) to SEW bits.  The other
elements in the destination vector register ( 0 &lt; index &lt; VLEN/SEW)
are zeroed.  If <code>vstart</code> &#8805; <code>vl</code>, no operation is performed and
the destination register is not updated.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
As a consequence, when <code>vl</code>=0, no elements are updated in the
destination vector register group, regardless of <code>vstart</code>.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The encodings corresponding to the masked versions (vm=0) of <code>vfmv.f.s</code>
and <code>vfmv.s.f</code> are reserved.</p>
</div>
</div>
<div class="sect2">
<h3 id="_vector_slide_instructions">17.4. Vector Slide Instructions</h3>
<div class="paragraph">
<p>The slide instructions move elements up and down a vector register
group.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The slide operations can be implemented much more efficiently
than using the arbitrary register gather instruction.  Implementations
may optimize certain OFFSET values for <code>vslideup</code> and <code>vslidedown</code>.
In particular, power-of-2 offsets may operate substantially faster
than other offsets.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>For all of the <code>vslideup</code>, <code>vslidedown</code>, <code>vslide1up</code>, and
<code>vslide1down</code> instructions, if <code>vstart</code> &#8805; <code>vl</code>, the instruction performs no
operation and leaves the destination vector register unchanged.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
As a consequence, when <code>vl</code>=0, no elements are updated in the
destination vector register group, regardless of <code>vstart</code>.
</td>
</tr>
</table>
</div>
<div class="sect3">
<h4 id="_vector_slideup_instructions">17.4.1. Vector Slideup Instructions</h4>
<div class="listingblock">
<div class="content">
<pre> vslideup.vx vd, vs2, rs1, vm        # vd[i+rs1] = vs2[i]
 vslideup.vi vd, vs2, uimm[4:0], vm  # vd[i+imm] = vs2[i]</pre>
</div>
</div>
<div class="paragraph">
<p>For <code>vslideup</code>, the value in <code>vl</code> specifies the number of destination
elements that are written.  The start index (<em>OFFSET</em>) for the
destination can be either specified using an unsigned integer in the
<code>x</code> register specified by <code>rs1</code>, or a 5-bit immediate treated as an
unsigned 5-bit quantity.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>   vslideup behavior for destination elements

   OFFSET is amount to slideup, either from x register or a 5-bit immediate

                    0 &lt;  i &lt; max(vstart, OFFSET)  Unchanged
  max(vstart, OFFSET) &lt;= i &lt; vl                   vd[i] = vs2[i-OFFSET] if mask enabled,
                                                   unchanged if not
                   vl &lt;= i &lt; VLMAX                Tail elements, vd[i] = 0</pre>
</div>
</div>
<div class="paragraph">
<p>The destination vector register group for <code>vslideup</code> cannot overlap
the vector register group of the source, and if operation is masked
cannot overlap the vector mask register, otherwise an illegal
instruction exception is raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The non-overlap constraints are to avoid WAR hazards on the
input vectors during execution, and to enable restart with non-zero
<code>vstart</code>.
</td>
</tr>
</table>
</div>
</div>
<div class="sect3">
<h4 id="_vector_slidedown_instructions">17.4.2. Vector Slidedown Instructions</h4>
<div class="listingblock">
<div class="content">
<pre> vslidedown.vx vd, vs2, rs1, vm       # vd[i] = vs2[i+rs1]
 vslidedown.vi vd, vs2, uimm[4:0], vm # vd[i] = vs2[i+imm]</pre>
</div>
</div>
<div class="paragraph">
<p>For <code>vslidedown</code>, the value in <code>vl</code> specifies the number of
destination elements that are written.</p>
</div>
<div class="paragraph">
<p>The start index (<em>OFFSET</em>) for the source can be either specified
using an unsigned integer in the <code>x</code> register specified by <code>rs1</code>, or a
5-bit immediate treated as an unsigned 5-bit quantity.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    vslidedown behavior for source elements for element i in slide
                     0 &lt;= i+OFFSET &lt; VLMAX   Read vs2[i+offset]
                 VLMAX &lt;= i+OFFSET           Read as 0

    vslidedown behavior for destination element i in slide
                     0 &lt;  i &lt; vstart         Unchanged
                vstart &lt;= i &lt; vl             Updated if mask enabled, unchanged if not
                    vl &lt;= i &lt; VLMAX          Zeroed</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Microarchitectures can optimize zeros written to the end of a
vector for large offsets by treating as effectively smaller vector
length, and encoding using the same internal scheme as for regular
vector instruction writes.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The destination vector register group for <code>vslidedown</code> cannot overlap
the vector mask register if the instruction is masked, otherwise an
illegal instruction exception is raised.</p>
</div>
</div>
<div class="sect3">
<h4 id="_vector_slide1up">17.4.3. Vector Slide1up</h4>
<div class="paragraph">
<p>Variants of slide are provided that only move by one element but which
also allow a scalar integer value to be inserted at the vacated
element position.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> vslide1up.vx vd, vs2, rs1, vm        # vd[0]=x[rs1], vd[i+1] = vs2[i]</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vslide1up</code> instruction places the <code>x</code> register argument at
location 0 of the destination vector register group, provided that
element 0 is active, otherwise the destination element is unchanged.
If XLEN &lt; SEW, the value is zero-extended to SEW bits.  If XLEN &gt; SEW,
the least-significant bits are copied over and the high SEW-XLEN bits
are ignored.</p>
</div>
<div class="paragraph">
<p>The remaining active <code>vl</code>-1 elements are copied over from index <em>i</em> in
the source vector register group to index <em>i</em>+1 in the destination
vector register group.</p>
</div>
<div class="paragraph">
<p>The <code>vl</code> register specifies how many of the destination vector
register elements are written with source values, and all tail
elements are zeroed.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>   vslide1up behavior

                    i &lt; vstart  unchanged
                0 = i = vstart  vd[i] = x[rs1] if mask enabled, unchanged if not
  max(vstart, 1) &lt;= i &lt; vl      vd[i] = vs2[i-1] if mask enabled, unchanged if not
              vl &lt;= i &lt; VLMAX   tail elements, vd[i] = 0</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vslide1up</code> instruction requires that the destination vector
register group does not overlap the source vector register group and
the mask register if masked.  Otherwise, an illegal instruction
exception is raised.</p>
</div>
</div>
<div class="sect3">
<h4 id="_vector_slide1down_instruction">17.4.4. Vector Slide1down Instruction</h4>
<div class="paragraph">
<p>The <code>vslide1down</code> instruction copies the first <code>vl</code>-1 active elements
values from index <em>i</em>+1 in the source vector register group to index
<em>i</em> in the destination vector register group.</p>
</div>
<div class="paragraph">
<p>The <code>vl</code> register specifies how many of the destination vector
register elements are written with source values, and all tail
elements are zeroed.</p>
</div>
<div class="listingblock">
<div class="content">
<pre> vslide1down.vx vd, vs2, rs1, vm      # vd[i] = vs2[i+1], vd[vl-1]=x[rs1]</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vslide1down</code> instruction places the <code>x</code> register argument at
location <code>vl</code>-1 in the destination vector register, provided that
element <code>vl-1</code> is active, otherwise the destination element is
unchanged. If XLEN &lt; SEW, the value is zero-extended to SEW bits.  If
XLEN &gt; SEW, the least-significant bits are copied over and the high
SEW-XLEN bits are ignored.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>   vslide1down behavior

                       i &lt; vstart  unchanged
             vstart &lt;= i &lt; vl-1    vd[i] = vs2[i+1] if mask enabled, unchanged if not
             vstart &lt;= i = vl-1    vd[vl-1] = x[rs1] if mask enabled, unchanged if not
                 vl &lt;= i &lt; VLMAX   tail elements, vd[i] = 0</pre>
</div>
</div>
<div class="paragraph">
<p>The <code>vslide1down</code> instruction requires that the destination vector
register group does not overlap the mask register if masked.
Otherwise, an illegal instruction exception is raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
The <code>vslide1down</code> instruction can be used to load values into a
vector register without using memory and without disturbing other
vector registers.  This provides a path for debuggers to modify the
contents of a vector register, albeit slowly, with multiple repeated
<code>vslide1down</code> invocations.
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_register_gather_instruction">17.5. Vector Register Gather Instruction</h3>
<div class="paragraph">
<p>The vector register gather instruction reads elements from a first
source vector register group at locations given by a second source
vector register group.  The index values in the second vector are
treated as unsigned integers.  The source vector can be read at any
index &lt; VLMAX regardless of <code>vl</code>.  The number of elements to write to
the destination register is given by <code>vl</code>, and elements past <code>vl</code> in
the destination are zeroed.  The operation can be masked.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vrgather.vv vd, vs2, vs1, vm # vd[i] = (vs1[i] &gt;= VLMAX) ? 0 : vs2[vs1[i]];</pre>
</div>
</div>
<div class="paragraph">
<p>If the element indices are out of range ( <code>vs1[i]</code> &#8805; VLMAX )
then zero is returned for the element value.</p>
</div>
<div class="paragraph">
<p>Vector-scalar and vector-immediate forms of the register gather are
also provided.  These read one element from the source vector at the
given index, and write this value to the <code>vl</code> elements at the start of
the destination vector register.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
These forms allow any vector element to be "splatted" to an entire vector.
</td>
</tr>
</table>
</div>
<div class="listingblock">
<div class="content">
<pre>vrgather.vx vd, vs2, rs1, vm # vd[i] = (x[rs1] &gt;= VLMAX) ? 0 : vs2[rs1]
vrgather.vi vd, vs2, imm, vm # vd[i] = (imm &gt;= VLMAX) ? 0 : vs2[imm]</pre>
</div>
</div>
<div class="paragraph">
<p>For any <code>vrgather</code> instruction, the destination vector register group
cannot overlap with the source vector register groups, including the
mask register if the operation is masked, otherwise an illegal
instruction exception is raised.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
When SEW=8, only vector elements 0-255 can be referenced.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_vector_compress_instruction">17.6. Vector Compress Instruction</h3>
<div class="paragraph">
<p>The vector compress instruction allows elements selected by a vector
mask register from a source vector register group to be packed into
contiguous elements at the start of the destination vector register
group.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>  vcompress.vm vd, vs2, vs1  # Compress into vd elements of vs2 where vs1 is enabled</pre>
</div>
</div>
<div class="paragraph">
<p>The vector mask register specified by <code>vs1</code> indicates which of the
first <code>vl</code> elements of vector register group <code>vs2</code> should be extracted
and packed into contiguous elements at the beginning of vector
register <code>vd</code>. Any remaining elements of <code>vd</code> are zeroed.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>    Example use of vcompress instruction

        1 1 0 1 0 0 1 0 1   v0
        8 7 6 5 4 3 2 1 0   v1
                                vcompress.vm v2, v1, v0
        0 0 0 0 8 7 5 2 0   v2</pre>
</div>
</div>
<div class="paragraph">
<p>The destination vector register group cannot overlap the source vector
register group or the source vector mask register, otherwise an
illegal instruction exception is raised.</p>
</div>
<div class="paragraph">
<p>A trap on a <code>vcompress</code> instruction is always reported with a
<code>vstart</code> of 0.  Executing a <code>vcompress</code> instruction with a non-zero
<code>vstart</code> raises an illegal instruction exception.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Although possible, <code>vcompress</code> is one of the more difficult
instructions to restart with a non-zero <code>vstart</code>, so assumption is
implementations will choose not do that but will instead restart from
element 0.  This does mean elements in destination register after
<code>vstart</code> will already have been updated.
</td>
</tr>
</table>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_exception_handling">18. Exception Handling</h2>
<div class="sectionbody">
<div class="paragraph">
<p>On a trap during a vector instruction (caused by either a synchronous
exception or an asynchronous interrupt), the existing <code>*epc</code> CSR is
written with a pointer to the errant vector instruction, while the
<code>vstart</code> CSR contains the element index that caused the trap to be
taken.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
We chose to add a <code>vstart</code> CSR to allow resumption of a
partially executed vector instruction to reduce interrupt latencies
and to simplify forward-progress guarantees.  This is similar to the
scheme in the IBM 3090 vector facility.  To ensure forward progress
without the <code>vstart</code> CSR, implementations would have to guarantee an
entire vector instruction can always complete atomically without
generating a trap.  This is particularly difficult to ensure in the
presence of strided or scatter/gather operations and demand-paged
virtual memory.
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_precise_vector_traps">18.1. Precise vector traps</h3>
<div class="paragraph">
<p>Precise vector traps require that:</p>
</div>
<div class="olist arabic">
<ol class="arabic">
<li>
<p>all instructions older than the trapping vector instruction have committed their results</p>
</li>
<li>
<p>no instructions newer than the trapping vector instruction have altered architectural state</p>
</li>
<li>
<p>any operations within the trapping vector instruction affecting result elements preceding the index in the <code>vstart</code> CSR have committed their results</p>
</li>
<li>
<p>no operations within the trapping vector instruction affecting elements at or following the <code>vstart</code> CSR have altered architectural state except if restarting and completing the affected vector instruction will recover the correct state.</p>
</li>
</ol>
</div>
<div class="paragraph">
<p>We relax the last requirement to allow elements following <code>vstart</code> to
have been updated at the time the trap is reported, provided that
re-executing the instruction from the given <code>vstart</code> will correctly
overwrite those elements.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
We assume most supervisor-mode environments will require precise
vector traps.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Except where noted above, vector instructions are allowed to overwrite
their inputs, and so in most cases, the vector instruction restart
must be from the <code>vstart</code> location. However, there are a number of
cases where this overwrite is prohibited to enable execution of the
the vector instructions to be idempotent and hence restartable from
any location.</p>
</div>
</div>
<div class="sect2">
<h3 id="_imprecise_vector_traps">18.2. Imprecise vector traps</h3>
<div class="paragraph">
<p>Imprecise vector traps are traps that are not precise.  In particular,
instructions newer than <code>*epc</code> may have committed results, and
instructions older than <code>*epc</code> may have not completed execution.
Imprecise traps are primarily intended to be used in situations where
reporting an error and terminating execution is the appropriate
response.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
A platform might specify that interrupts are precise while other
traps are imprecise.  We assume many embedded platforms will only
generate imprecise traps for vector instructions on fatal errors, so
do not require resumable traps.
</td>
</tr>
</table>
</div>
</div>
<div class="sect2">
<h3 id="_selectable_preciseimprecise_traps">18.3. Selectable precise/imprecise traps</h3>
<div class="paragraph">
<p>Some platforms may choose to provide a privileged mode bit to select
between precise and imprecise vector traps.  Imprecise mode would run
at high-performance but possibly make it difficult to discern error
causes, while precise mode would run more slowly, but support
debugging of errors albeit with a possibility of not experiencing the
same errors as in imprecise mode.</p>
</div>
</div>
<div class="sect2">
<h3 id="_swappable_traps">18.4. Swappable traps</h3>
<div class="paragraph">
<p>Another trap mode can support swappable state in the vector unit,
where on a trap, special instructions can save and restore the vector
unit microarchitectural state, to allow execution to continue
correctly around imprecise traps.</p>
</div>
<div class="paragraph">
<p>This mechanism is not defined in the base vector ISA.</p>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_divided_element_extension_zvediv">19. Divided Element Extension ('Zvediv')</h2>
<div class="sectionbody">
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
EDIV is the mostly likely part of the spec to change
substantially.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The divided element extension allows each element to be treated as a
packed sub-vector of narrower elements. This provides efficient
support for some forms of narrow-width and mixed-width arithmetic, and
also to allow outer-loop vectorization of short vector and matrix
operations.  In addition to modifying the behavior of some existing
instructions, a few new instructions are provided to operate on
vectors when EDIV &gt; 1.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
This is written as an extension for now, but could become
part of mandatory base in Unix vector profile.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>The divided element extension adds a two-bit field, <code>vediv[1:0]</code> to
the <code>vtype</code> register.</p>
</div>
<table class="tableblock frame-all grid-all fit-content">
<caption class="title">Table 15. <code>vtype</code> register layout</caption>
<colgroup>
<col>
<col>
<col>
</colgroup>
<thead>
<tr>
<th class="tableblock halign-right valign-top">Bits</th>
<th class="tableblock halign-left valign-top">Name</th>
<th class="tableblock halign-left valign-top">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">XLEN-1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vill</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Illegal value if set</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">XLEN-2:7</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Reserved (write 0)</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">6:5</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vediv[1:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Used by EDIV extension</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">4:2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsew[2:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Standard element width (SEW) setting</p></td>
</tr>
<tr>
<td class="tableblock halign-right valign-top"><p class="tableblock">1:0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vlmul[1:0]</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">Vector register group multiplier (LMUL) setting</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>The <code>vediv</code> field encodes the number of ways, <em>EDIV</em>, into which each
SEW-bit element is subdivided into equal sub-elements.  A vector
register group is now considered to hold a vector of sub-vectors.</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 6.25%;">
<col style="width: 81.25%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="3">vediv [1:0]</th>
<th class="tableblock halign-left valign-top">Division EDIV</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">(undivided, as in base)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">two equal sub-elements</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">four equal sub-elements</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">eight equal sub-elements</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 12.5%;">
<col style="width: 12.5%;">
<col style="width: 12.5%;">
<col style="width: 12.5%;">
<col style="width: 12.5%;">
<col style="width: 12.5%;">
<col style="width: 12.5%;">
<col style="width: 12.5%;">
</colgroup>
<tbody>
<tr>
<td class="tableblock halign-left valign-top" rowspan="2"><p class="tableblock">SEW</p></td>
<td class="tableblock halign-left valign-top" rowspan="2"><p class="tableblock">EDIV</p></td>
<td class="tableblock halign-left valign-top" rowspan="2"><p class="tableblock">Sub-element</p></td>
<td class="tableblock halign-left valign-top" colspan="2"><p class="tableblock">Integer accumulator</p></td>
<td class="tableblock halign-left valign-top" colspan="3"><p class="tableblock">FP sum/dot accumulator</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">sum</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">dot</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLEN=32</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLEN=64</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">FLEN=128</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">1b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">-</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">16b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">256b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">2</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">256b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">256b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">256b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">4</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">256b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">256b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">8</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">128b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">32b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">64b</p></td>
</tr>
</tbody>
</table>
<div class="paragraph">
<p>Each implementation defines a minimum size for a sub-element, <em>SELEN</em>,
which must be at most 8 bits.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
While <em>SELEN</em> is a fourth implementation-specific parameter,
values smaller than 8 would be considered an additional extension.
</td>
</tr>
</table>
</div>
<div class="sect2">
<h3 id="_instructions_not_affected_by_ediv">19.1. Instructions not affected by EDIV</h3>
<div class="paragraph">
<p>The vector start register <code>vstart</code> and exception reporting continue to
work as before.</p>
</div>
<div class="paragraph">
<p>The vector length <code>vl</code> control and vector masking continue to operate
at the element level.</p>
</div>
<div class="paragraph">
<p>Vector masking continues to operate at the element level, so
sub-elements cannot be individually masked.</p>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
SEW can be changed dynamically to enabled per-element masking
for sub-elements of 8 bits and greater.
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Vector load/store and AMO instructions are unaffected by EDIV, and
continue to move whole elements.</p>
</div>
<div class="paragraph">
<p>Vector mask logical operations are unchanged by EDIV setting, and
continue to operate on vector registers containing element masks.</p>
</div>
<div class="paragraph">
<p>Vector mask population count (<code>vmpopc</code>), find-first and related
instructions (<code>vmfirst</code>, <code>vmsbf</code>, <code>vmsif</code>, <code>vmsof</code>), iota (<code>viota</code>),
and element index (<code>vid</code>) instructions are unaffected by EDIV.</p>
</div>
<div class="paragraph">
<p>Vector integer bit insert/extract, and integer and floating-point
scalar move instruction are unaffected by EDIV.</p>
</div>
<div class="paragraph">
<p>Vector slide-up/slide-down are unaffected by EDIV.</p>
</div>
<div class="paragraph">
<p>Vector compress instructions are unaffected by EDIV.</p>
</div>
</div>
<div class="sect2">
<h3 id="_instructions_affected_by_ediv">19.2. Instructions Affected by EDIV</h3>
<div class="sect3">
<h4 id="_regular_vector_arithmetic_instructions_under_ediv">19.2.1. Regular Vector Arithmetic Instructions under EDIV</h4>
<div class="paragraph">
<p>Most vector arithmetic operations are modified to operate on the
individual sub-elements, so effective SEW is SEW/EDIV and effective
vector length is <code>vl</code> * EDIV.  For example, a vector add of 32-bit
elements with a <code>vl</code> of 5 and EDIV of 4, operates identically to a
vector add of 8-bit elements with a vector length of 20.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>vsetvli t0, a0, e32,m1,d4  # Vectors of 32-bit elements, divided into byte sub-elements
vadd.vv v1,v2,v3                     # Performs a vector of 4*vl 8-bit additions.
vsll.vx v1,v2,x1                     # Performs a vector of 4*vl 8-bit shifts.</pre>
</div>
</div>
</div>
<div class="sect3">
<h4 id="_vector_add_with_carrysubtract_with_borrow_reserved_under_ediv1">19.2.2. Vector Add with Carry/Subtract with Borrow Reserved under EDIV&gt;1</h4>
<div class="paragraph">
<p>For EDIV &gt; 1, <code>vadc</code>, <code>vmadc</code>, <code>vsbc</code>, <code>vmsbc</code> are reserved.</p>
</div>
</div>
<div class="sect3">
<h4 id="_vector_reduction_instructions_under_ediv">19.2.3. Vector Reduction Instructions under EDIV</h4>
<div class="paragraph">
<p>Vector single-width integer sum reduction instructions are reserved
under EDIV&gt;1.  Other vector single-width reductions and vector
widening integer sum reduction instructions now operate independently
on all elements in a vector, reducing sub-element values within an
element to an element-wide result.</p>
</div>
<div class="paragraph">
<p>The scalar input is taken from the least-significant bits of the
second operand, with the number of bits equal to the number of
significant result bits (i.e., for sum and dot reductions, the number
of bits are given in table above, for non-sum and non-dot reductions,
equal to the element size).</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Sum each sub-vector of four bytes into a 16-bit result.
vsetvli t0, a0, e32,d4  # Vectors of 32-bit elements, divided into byte sub-elements
vwredsum.vs v1, v2, v3 # v1[i][15:0] = v2[i][31:24] + v2[i][23:16]
                       #              + v2[i][15:8] + v2[i][7:0] + v3[i][15:0]

# Find maximum among sub-elements
vredmax.vs v5, v6, v7 # v5[i][7:0] = max(v6[i][31:24], v6[i][23:16],
                      #                    v6[i][15:8], v6[i][7:0], v7[i][7:0])</pre>
</div>
</div>
<div class="paragraph">
<p>Integer sub-element non-sum reductions produce a final result that is
max(8,SEW/EDIV) bits wide, sign- or zero-extended to full SEW if
necessary.</p>
</div>
<div class="paragraph">
<p>Integer sub-element widening sum reductions produce a final result
that is max(8,min(SEW,2*SEW/EDIV)) bits wide, sign- or zero-extended
to full SEW if necessary.</p>
</div>
<div class="paragraph">
<p>Single-width floating-point reductions produce a final result that is
SEW/EDIV bits wide.</p>
</div>
<div class="paragraph">
<p>Widening floating-point sum reductions produce a final result that is
min(2*SEW/EDIV,FLEN) bits wide, NaN-boxed to the full SEW width if
necessary.</p>
</div>
</div>
<div class="sect3">
<h4 id="_vector_register_gather_instructions_under_ediv">19.2.4. Vector Register Gather Instructions under EDIV</h4>
<div class="paragraph">
<p>Vector register gather instructions under non-zero EDIV only gather
sub-elements within the element.  The source and index values are
interpreted as relative to the enclosing element only.  Index values
&#8805; EDIV write a zero value into the result sub-element.</p>
</div>
<div class="listingblock">
<div class="content">
<pre>       |       |       |  SEW = 32b, EDIV=4
        7 6 5 4 3 2 1 0  bytes
        d e a d b e e f  v1
        0 1 9 2 0 2 3 2  v2
                            vrgather.vv v3, v1, v2
        d a 0 e f e b e  v3
                            vrgather.vi v4, v1, 1
        a a a a e e e e  v4</pre>
</div>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Vector register gathers with scalar or immediate arguments can
"splat" values across sub-elements within an element.
</td>
</tr>
</table>
</div>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<div class="title">Note</div>
</td>
<td class="content">
Implementations can provide fast implementations of register
gathers constrained within a single element width.
</td>
</tr>
</table>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_integer_dot_product_instruction">19.3. Vector Integer Dot-Product Instruction</h3>
<div class="paragraph">
<p>The integer dot-product reduction <code>vdot.vv</code> performs an element-wise
multiplication between the source sub-elements then accumulates the
results into the destination vector element.  Note the assembler syntax
uses a <code>.vv</code> suffix since both inputs are vectors of elements.</p>
</div>
<div class="paragraph">
<p>Sub-element integer dot reductions produce a final result
that is max(8,min(SEW,4*SEW/EDIV)) bits wide, sign- or zero-extended
to full SEW if necessary.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Unsigned dot-product
vdotu.vv vd, vs2, vs1, vm  # Vector-vector

# Signed dot-product
vdot.vv vd, vs2, vs1, vm   # Vector-vector</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre>  # Dot product, SEW=32, EDIV=1
  vdot.vv  vd, vs2, vs1, vm   # vd[i][31:0] += vs2[i][31:0] * vs1[i][31:0]

  # Dot product, SEW=32, EDIV=2
  vdot.vv vd, vs2, vs1, vm # vd[i][31:0] += vs2[i][31:16] * vs1[i][31:16]
                                            + vs2[i][15:0] * vs1[i][15:0]

  # Dot product, SEW=32, EDIV=4
  vdot.vv vd, vs2, vs1, vm # vd[i][31:0] += vs2[i][31:24] * vs1[i][31:24]
                                            + vs2[i][23:16] * vs1[i][23:16]
                                            + vs2[i][15:8] * vs1[i][15:8]
                                            + vs2[i][7:0] * vs1[i][7:0]</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_vector_floating_point_dot_product_instruction">19.4. Vector Floating-Point Dot Product Instruction</h3>
<div class="paragraph">
<p>The floating-point dot-product reduction <code>vfdot.vv</code> performs an element-wise
multiplication between the source sub-elements then accumulates the
results into the destination vector element.  Note the assembler syntax
uses a <code>.vv</code> suffix since both inputs are vectors of elements.</p>
</div>
<div class="listingblock">
<div class="content">
<pre># Signed dot-product
vfdot.vv vd, vs2, vs1, vm   # Vector-vector</pre>
</div>
</div>
<div class="listingblock">
<div class="content">
<pre># Dot product. SEW=32, EDIV=2
vfdot.v  vd, vs2, vs1, vm # vd[i][31:0] += vs2[i][31:16] * vs1[i][31:16]
                                          + vs2[i][15:0] * vs1[i][15:0]

# Floating-point sub-vectors of two half-precision floats packed into 32-bit elements.
vsetvli t0, a0, e32,m1,d2  # Vectors of 32-bit elements, divided into 16b sub-elements
vfdot.vv v1, v2, v3   # v1[i][31:0] +=  v2[i][31:16]*v3[i][31:16] + v2[i][16:0]*v3[i][16:0]

# Floating-point sub-vectors of two half-precision floats packed into 32-bit elements.
vsetvli t0, a0, e32,m1,d2  # Vectors of 32-bit elements, divided into 16b sub-elements
vfdot.vv v1, v2, v3   # v1[i][31:0] +=  v2[i][31:16]*v3[i][31:16] + v2[i][16:0]*v3[i][16:0]

# Floating-point sub-vectors of four half-precision floats packed into 64-bit elements.
vsetvli t0, a0, e64,m1,d4  # Vectors of 64-bit elements, divided into 16b sub-elements
vfdot.vv v1, v2, v3
                 # v1[i][31:0] +=  v2[i][31:16]*v3[i][31:16] + v2[i][16:0]*v3[i][16:0] +
                 #                 v2[i][63:48]*v3[i][63:48] + v2[i][47:32]*v3[i][47:32];
                 # v1[i][63:32] = ~0 (NaN boxing)</pre>
</div>
</div>
</div>
</div>
</div>
<div class="sect1">
<h2 id="_vector_instruction_listing">20. Vector Instruction Listing</h2>
<div class="sectionbody">
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6924%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="5">Integer</th>
<th class="tableblock halign-left valign-top" colspan="4">Integer</th>
<th class="tableblock halign-left valign-top" colspan="4">FP</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">funct3</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">funct3</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">funct3</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPIVV</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPMVV</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPFVV</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPIVX</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPMVX</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPFVF</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">OPIVI</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6924%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="5">funct6</th>
<th class="tableblock halign-left valign-top" colspan="4">funct6</th>
<th class="tableblock halign-left valign-top" colspan="4">funct6</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">000000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vadd</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vredsum</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfadd</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">000001</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vredand</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfredsum</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">000010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsub</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vredor</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfsub</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">000011</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vrsub</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vredxor</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfredosum</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">000100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vminu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vredminu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmin</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">000101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmin</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vredmin</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfredmin</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">000110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmaxu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vredmaxu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmax</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">000111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmax</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vredmax</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">000111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfredmax</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">001000</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001000</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfsgnj</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">001001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vand</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001001</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfsgnjn</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">001010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vor</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001010</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfsgnjx</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">001011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vxor</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001011</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001011</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">001100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vrgather</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vext.x.v</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmv.f.s</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">001101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmv.s.x</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmv.s.f</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">001110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vslideup</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vslide1up</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">001111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vslidedown</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vslide1down</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">001111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6924%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="5">funct6</th>
<th class="tableblock halign-left valign-top" colspan="4">funct6</th>
<th class="tableblock halign-left valign-top" colspan="4">funct6</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">010000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vadc</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010000</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010000</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">010001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmadc</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010001</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010001</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">010010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsbc</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010010</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010010</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">010011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsbc</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010011</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010011</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">010100</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmpopc</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010100</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">010101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmfirst</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">010110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VMUNARY0</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">010111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmerge/vmv</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vcompress</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">010111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmerge.vf/vfmv</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">011000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmseq</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmandnot</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmfeq</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">011001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsne</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmand</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmfle</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">011010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsltu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmor</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmford</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">011011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmslt</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmxor</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmflt</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">011100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsleu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmornot</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmfne</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">011101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsle</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmnand</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmfgt</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">011110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsgtu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmnor</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">011111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsgt</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmxnor</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">011111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmfge</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6924%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="5">funct6</th>
<th class="tableblock halign-left valign-top" colspan="4">funct6</th>
<th class="tableblock halign-left valign-top" colspan="4">funct6</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">100000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsaddu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vdivu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfdiv</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">100001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsadd</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vdiv</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100001</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfrdiv</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">100010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vssubu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vremu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VFUNARY0</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">100011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vssub</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vrem</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">VFUNARY1</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">100100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vaadd</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmulhu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmul</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">100101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsll</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmul</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">100110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vasub</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmulhsu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">100111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsmul</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmulh</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">100111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfrsub</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">101000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsrl</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101000</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmadd</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">101001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vsra</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmadd</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfnmadd</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">101010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vssrl</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101010</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmsub</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">101011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vssra</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vnmsub</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfnmsub</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">101100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vnsrl</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101100</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmacc</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">101101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vnsra</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmacc</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfnmacc</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">101110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vnclipu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfmsac</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">101111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">I</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vnclip</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vnmsac</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">101111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfnmsac</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6923%;">
<col style="width: 7.6924%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top" colspan="5">funct6</th>
<th class="tableblock halign-left valign-top" colspan="4">funct6</th>
<th class="tableblock halign-left valign-top" colspan="4">funct6</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">110000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwredsumu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwaddu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwadd</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">110001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwredsum</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwadd</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwredsum</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">110010</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwsubu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwsub</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">110011</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwsub</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwredosum</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">110100</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwaddu.w</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwadd.w</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">110101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwadd.w</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110101</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">110110</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwsubu.w</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwsub.w</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">110111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwsub.w</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">110111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">111000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vdotu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwmulu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwmul</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">111001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vdot</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111001</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfdot</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">111010</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwmulsu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111010</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">111011</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwmul</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111011</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">111100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwsmaccu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwmaccu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwmacc</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">111101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwsmacc</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwmacc</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111101</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwnmacc</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">111110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwsmaccsu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwmaccsu</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111110</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwmsac</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">111111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwsmaccus</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111111</p></td>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">X</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vwmaccus</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">111111</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">V</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">F</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwnmsac</p></td>
</tr>
</tbody>
</table>
<div style="page-break-after: always;"></div>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 16. VFUNARY0 encoding space</caption>
<colgroup>
<col style="width: 12.5%;">
<col style="width: 87.5%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">vs1</th>
<th class="tableblock halign-left valign-top">name</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top" colspan="2"><p class="tableblock">single-width converts</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">00000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfcvt.xu.f.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">00001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfcvt.x.f.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">00010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfcvt.f.xu.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">00011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfcvt.f.x.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top" colspan="2"><p class="tableblock">widening converts</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">01000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwcvt.xu.f.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">01001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwcvt.x.f.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">01010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwcvt.f.xu.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">01011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwcvt.f.x.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">01100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfwcvt.f.f.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"></td>
<td class="tableblock halign-left valign-top"></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top" colspan="2"><p class="tableblock">narrowing converts</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfncvt.xu.f.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfncvt.x.f.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfncvt.f.xu.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfncvt.f.x.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10100</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfncvt.f.f.v</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 17. VFUNARY1 encoding space</caption>
<colgroup>
<col style="width: 12.5%;">
<col style="width: 87.5%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">vs1</th>
<th class="tableblock halign-left valign-top">name</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">00000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfsqrt.v</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vfclass.v</p></td>
</tr>
</tbody>
</table>
<table class="tableblock frame-all grid-all stretch">
<caption class="title">Table 18. VMUNARY0 encoding space</caption>
<colgroup>
<col style="width: 12.5%;">
<col style="width: 87.5%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">vs1</th>
<th class="tableblock halign-left valign-top"></th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">00001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsbf</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">00010</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsof</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">00011</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vmsif</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10000</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">viota</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock">10001</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">vid</p></td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="sect1">
<h2 id="_vector_assembly_code_examples">Appendix A: Vector Assembly Code Examples</h2>
<div class="sectionbody">
<div class="paragraph">
<p>The following are provided as non-normative text to help explain the vector ISA.</p>
</div>
<div class="sect2">
<h3 id="_vector_vector_add_example">A.1. Vector-vector add example</h3>
<div class="listingblock">
<div class="content">
<pre>    # vector-vector add routine of 32-bit integers
    # void vvaddint32(size_t n, const int*x, const int*y, int*z)
    # { for (size_t i=0; i&lt;n; i++) { z[i]=x[i]+y[i]; } }
    #
    # a0 = n, a1 = x, a2 = y, a3 = z
    # Non-vector instructions are indented
vvaddint32:
    vsetvli t0, a0, e32 # Set vector length based on 32-bit vectors
    vlw.v v0, (a1)           # Get first vector
      sub a0, a0, t0         # Decrement number done
      slli t0, t0, 2         # Multiply number done by 4 bytes
      add a1, a1, t0         # Bump pointer
    vlw.v v1, (a2)           # Get second vector
      add a2, a2, t0         # Bump pointer
    vadd.vv v2, v0, v1        # Sum vectors
    vsw.v v2, (a3)           # Store result
      add a3, a3, t0         # Bump pointer
      bnez a0, vvaddint32    # Loop back
      ret                    # Finished</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_example_with_mixed_width_mask_and_compute">A.2. Example with mixed-width mask and compute.</h3>
<div class="listingblock">
<div class="content">
<pre># Code using one width for predicate and different width for masked
# compute.
#   int8_t a[]; int32_t b[], c[];
#   for (i=0;  i&lt;n; i++) { b[i] =  (a[i] &lt; 5) ? c[i] : 1; }
#
# Mixed-width code that keeps SEW/LMUL=8
  loop:
    vsetvli a4, a0, e8,m1  # Byte vector for predicate calc
    vlb.v v1, (a1)                # Load a[i]
      add a1, a1, a4              # Bump pointer.
    vmslt.vi v0, v1, 5            # a[i] &lt; 5?

    vsetvli x0, a0, e32,m4 # Vector of 32-bit values.
      sub a0, a0, a4              # Decrement count
    vmv.v.i v4, 1                 # Splat immediate to destination
    vlw.v v4, (a3), v0.t          # Load requested elements of C.
      sll t1, a4, 2
      add a3, a3, t1              # Bump pointer.
    vsw.v v4, (a2)                # Store b[i].
      add a2, a2, t1              # Bump pointer.
      bnez a0, loop               # Any more?</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_memcpy_example">A.3. Memcpy example</h3>
<div class="listingblock">
<div class="content">
<pre>    # void *memcpy(void* dest, const void* src, size_t n)
    # a0=dest, a1=src, a2=n
    #
  memcpy:
      mv a3, a0 # Copy destination
  loop:
    vsetvli t0, a2, e8,m8  # Vectors of 8b
    vlb.v v0, (a1)                # Load bytes
      add a1, a1, t0              # Bump pointer
      sub a2, a2, t0              # Decrement count
    vsb.v v0, (a3)                # Store bytes
      add a3, a3, t0              # Bump pointer
      bnez a2, loop               # Any more?
      ret                         # Return</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_conditional_example">A.4. Conditional example</h3>
<div class="listingblock">
<div class="content">
<pre># (int16) z[i] = ((int8) x[i] &lt; 5) ? (int16) a[i] : (int16) b[i];
#
# Fixed 16b SEW:

loop:
    vsetvli t0, a0, e16  # Use 16b elements.
    vlb.v v0, (a1)          # Get x[i], sign-extended to 16b
      sub a0, a0, t0        # Decrement element count
      add a1, a1, t0        # x[i] Bump pointer
    vmslt.vi v0, v0, 5      # Set mask in v0
      slli t0, t0, 1        # Multiply by 2 bytes
    vlh.v v1, (a2), v0.t    # z[i] = a[i] case
    vmnot.m v0, v0          # Invert v0
      add a2, a2, t0        # a[i] bump pointer
    vlh.v v1, (a3), v0.t    # z[i] = b[i] case
      add a3, a3, t0        # b[i] bump pointer
    vsh.v v1, (a4)          # Store z
      add a4, a4, t0        # b[i] bump pointer
      bnez a0, loop</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_saxpy_example">A.5. SAXPY example</h3>
<div class="listingblock">
<div class="content">
<pre># void
# saxpy(size_t n, const float a, const float *x, float *y)
# {
#   size_t i;
#   for (i=0; i&lt;n; i++)
#     y[i] = a * x[i] + y[i];
# }
#
# register arguments:
#     a0      n
#     fa0     a
#     a1      x
#     a2      y

saxpy:
    vsetvli a4, a0, e32, m8
    vlw.v v0, (a1)
    sub a0, a0, a4
    slli a4, a4, 2
    add a1, a1, a4
    vlw.v v8, (a2)
    vfmacc.vf v8, fa0, v0
    vsw.v v8, (a2)
    add a2, a2, a4
    bnez a0, saxpy
    ret</pre>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_sgemm_example">A.6. SGEMM example</h3>
<div class="listingblock">
<div class="content">
<pre># RV64IDV system
#
# void
# sgemm_nn(size_t n,
#          size_t m,
#          size_t k,
#          const float*a,   // m * k matrix
#          size_t lda,
#          const float*b,   // k * n matrix
#          size_t ldb,
#          float*c,         // m * n matrix
#          size_t ldc)
#
#  c += a*b (alpha=1, no transpose on input matrices)
#  matrices stored in C row-major order

#define n a0
#define m a1
#define k a2
#define ap a3
#define astride a4
#define bp a5
#define bstride a6
#define cp a7
#define cstride t0
#define kt t1
#define nt t2
#define bnp t3
#define cnp t4
#define akp t5
#define bkp s0
#define nvl s1
#define ccp s2
#define amp s3

# Use args as additional temporaries
#define ft12 fa0
#define ft13 fa1
#define ft14 fa2
#define ft15 fa3

# This version holds a 16*VLMAX block of C matrix in vector registers
# in inner loop, but otherwise does not cache or TLB tiling.

sgemm_nn:
    addi sp, sp, -FRAMESIZE
    sd s0, OFFSET(sp)
    sd s1, OFFSET(sp)
    sd s2, OFFSET(sp)

    # Check for zero size matrices
    beqz n, exit
    beqz m, exit
    beqz k, exit

    # Convert elements strides to byte strides.
    ld cstride, OFFSET(sp)   # Get arg from stack frame
    slli astride, astride, 2
    slli bstride, bstride, 2
    slli cstride, cstride, 2

    slti t6, m, 16
    bnez t6, end_rows

c_row_loop: # Loop across rows of C blocks

    mv nt, n  # Initialize n counter for next row of C blocks

    mv bnp, bp # Initialize B n-loop pointer to start
    mv cnp, cp # Initialize C n-loop pointer

c_col_loop: # Loop across one row of C blocks
    vsetvli nvl, nt, e32  # 32-bit vectors, LMUL=1

    mv akp, ap   # reset pointer into A to beginning
    mv bkp, bnp # step to next column in B matrix

    # Initalize current C submatrix block from memory.
    vlw.v  v0, (cnp); add ccp, cnp, cstride;
    vlw.v  v1, (ccp); add ccp, ccp, cstride;
    vlw.v  v2, (ccp); add ccp, ccp, cstride;
    vlw.v  v3, (ccp); add ccp, ccp, cstride;
    vlw.v  v4, (ccp); add ccp, ccp, cstride;
    vlw.v  v5, (ccp); add ccp, ccp, cstride;
    vlw.v  v6, (ccp); add ccp, ccp, cstride;
    vlw.v  v7, (ccp); add ccp, ccp, cstride;
    vlw.v  v8, (ccp); add ccp, ccp, cstride;
    vlw.v  v9, (ccp); add ccp, ccp, cstride;
    vlw.v v10, (ccp); add ccp, ccp, cstride;
    vlw.v v11, (ccp); add ccp, ccp, cstride;
    vlw.v v12, (ccp); add ccp, ccp, cstride;
    vlw.v v13, (ccp); add ccp, ccp, cstride;
    vlw.v v14, (ccp); add ccp, ccp, cstride;
    vlw.v v15, (ccp)


    mv kt, k # Initialize inner loop counter

    # Inner loop scheduled assuming 4-clock occupancy of vfmacc instruction and single-issue pipeline
    # Software pipeline loads
    flw ft0, (akp); add amp, akp, astride;
    flw ft1, (amp); add amp, amp, astride;
    flw ft2, (amp); add amp, amp, astride;
    flw ft3, (amp); add amp, amp, astride;
    # Get vector from B matrix
    vlw.v v16, (bkp)

    # Loop on inner dimension for current C block
 k_loop:
    vfmacc.vf v0, ft0, v16
    add bkp, bkp, bstride
    flw ft4, (amp)
    add amp, amp, astride
    vfmacc.vf v1, ft1, v16
    addi kt, kt, -1    # Decrement k counter
    flw ft5, (amp)
    add amp, amp, astride
    vfmacc.vf v2, ft2, v16
    flw ft6, (amp)
    add amp, amp, astride
    flw ft7, (amp)
    vfmacc.vf v3, ft3, v16
    add amp, amp, astride
    flw ft8, (amp)
    add amp, amp, astride
    vfmacc.vf v4, ft4, v16
    flw ft9, (amp)
    add amp, amp, astride
    vfmacc.vf v5, ft5, v16
    flw ft10, (amp)
    add amp, amp, astride
    vfmacc.vf v6, ft6, v16
    flw ft11, (amp)
    add amp, amp, astride
    vfmacc.vf v7, ft7, v16
    flw ft12, (amp)
    add amp, amp, astride
    vfmacc.vf v8, ft8, v16
    flw ft13, (amp)
    add amp, amp, astride
    vfmacc.vf v9, ft9, v16
    flw ft14, (amp)
    add amp, amp, astride
    vfmacc.vf v10, ft10, v16
    flw ft15, (amp)
    add amp, amp, astride
    addi akp, akp, 4            # Move to next column of a
    vfmacc.vf v11, ft11, v16
    beqz kt, 1f                 # Don't load past end of matrix
    flw ft0, (akp)
    add amp, akp, astride
1:  vfmacc.vf v12, ft12, v16
    beqz kt, 1f
    flw ft1, (amp)
    add amp, amp, astride
1:  vfmacc.vf v13, ft13, v16
    beqz kt, 1f
    flw ft2, (amp)
    add amp, amp, astride
1:  vfmacc.vf v14, ft14, v16
    beqz kt, 1f                 # Exit out of loop
    flw ft3, (amp)
    add amp, amp, astride
    vfmacc.vf v15, ft15, v16
    vlw.v v16, (bkp)            # Get next vector from B matrix, overlap loads with jump stalls
    j k_loop

1:  vfmacc.vf v15, ft15, v16

    # Save C matrix block back to memory
    vsw.v  v0, (cnp); add ccp, cnp, cstride;
    vsw.v  v1, (ccp); add ccp, ccp, cstride;
    vsw.v  v2, (ccp); add ccp, ccp, cstride;
    vsw.v  v3, (ccp); add ccp, ccp, cstride;
    vsw.v  v4, (ccp); add ccp, ccp, cstride;
    vsw.v  v5, (ccp); add ccp, ccp, cstride;
    vsw.v  v6, (ccp); add ccp, ccp, cstride;
    vsw.v  v7, (ccp); add ccp, ccp, cstride;
    vsw.v  v8, (ccp); add ccp, ccp, cstride;
    vsw.v  v9, (ccp); add ccp, ccp, cstride;
    vsw.v v10, (ccp); add ccp, ccp, cstride;
    vsw.v v11, (ccp); add ccp, ccp, cstride;
    vsw.v v12, (ccp); add ccp, ccp, cstride;
    vsw.v v13, (ccp); add ccp, ccp, cstride;
    vsw.v v14, (ccp); add ccp, ccp, cstride;
    vsw.v v15, (ccp)

    # Following tail instructions should be scheduled earlier in free slots during C block save.
    # Leaving here for clarity.

    # Bump pointers for loop across blocks in one row
    slli t6, nvl, 2
    add cnp, cnp, t6                         # Move C block pointer over
    add bnp, bnp, t6                         # Move B block pointer over
    sub nt, nt, nvl                          # Decrement element count in n dimension
    bnez nt, c_col_loop                      # Any more to do?

    # Move to next set of rows
    addi m, m, -16  # Did 16 rows above
    slli t6, astride, 4  # Multiply astride by 16
    add ap, ap, t6         # Move A matrix pointer down 16 rows
    slli t6, cstride, 4  # Multiply cstride by 16
    add cp, cp, t6         # Move C matrix pointer down 16 rows

    slti t6, m, 16
    beqz t6, c_row_loop

    # Handle end of matrix with fewer than 16 rows.
    # Can use smaller versions of above decreasing in powers-of-2 depending on code-size concerns.
end_rows:
    # Not done.

exit:
    ld s0, OFFSET(sp)
    ld s1, OFFSET(sp)
    ld s2, OFFSET(sp)
    addi sp, sp, FRAMESIZE
    ret</pre>
</div>
</div>
</div>
</div>
</div>

</body>
</html>