

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s'
================================================================
* Date:           Sat Jul 22 14:11:37 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.587 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.28>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_5, i32 4, i32 11"   --->   Operation 6 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 4"   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 3"   --->   Operation 8 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i16 %p_read_5"   --->   Operation 9 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.98ns)   --->   "%icmp_ln727 = icmp_ne  i3 %trunc_ln727, i3 0"   --->   Operation 10 'icmp' 'icmp_ln727' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %tmp, i1 %icmp_ln727"   --->   Operation 11 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %tmp_9"   --->   Operation 12 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 13 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415 = add i8 %trunc_ln1, i8 %zext_ln415"   --->   Operation 14 'add' 'add_ln415' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_5, i32 12, i32 15"   --->   Operation 15 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.96ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %p_Result_s, i4 15"   --->   Operation 16 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.96ns)   --->   "%icmp_ln777 = icmp_eq  i4 %p_Result_s, i4 0"   --->   Operation 17 'icmp' 'icmp_ln777' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln717_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read14, i32 4, i32 11"   --->   Operation 18 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 4"   --->   Operation 19 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 3"   --->   Operation 20 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i16 %p_read14"   --->   Operation 21 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%icmp_ln727_1 = icmp_ne  i3 %trunc_ln727_1, i3 0"   --->   Operation 22 'icmp' 'icmp_ln727_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %tmp_12, i1 %icmp_ln727_1"   --->   Operation 23 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln412_1 = and i1 %or_ln412_1, i1 %tmp_13"   --->   Operation 24 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1"   --->   Operation 25 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_1 = add i8 %trunc_ln717_3, i8 %zext_ln415_1"   --->   Operation 26 'add' 'add_ln415_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_34_1 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read14, i32 12, i32 15"   --->   Operation 27 'partselect' 'p_Result_34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.96ns)   --->   "%icmp_ln1049_1 = icmp_eq  i4 %p_Result_34_1, i4 15"   --->   Operation 28 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.96ns)   --->   "%icmp_ln777_1 = icmp_eq  i4 %p_Result_34_1, i4 0"   --->   Operation 29 'icmp' 'icmp_ln777_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln717_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_4, i32 4, i32 11"   --->   Operation 30 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 4"   --->   Operation 31 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 3"   --->   Operation 32 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i16 %p_read_4"   --->   Operation 33 'trunc' 'trunc_ln727_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%icmp_ln727_2 = icmp_ne  i3 %trunc_ln727_2, i3 0"   --->   Operation 34 'icmp' 'icmp_ln727_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %tmp_16, i1 %icmp_ln727_2"   --->   Operation 35 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln412_2 = and i1 %or_ln412_2, i1 %tmp_17"   --->   Operation 36 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2"   --->   Operation 37 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_2 = add i8 %trunc_ln717_4, i8 %zext_ln415_2"   --->   Operation 38 'add' 'add_ln415_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_34_2 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_4, i32 12, i32 15"   --->   Operation 39 'partselect' 'p_Result_34_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.96ns)   --->   "%icmp_ln1049_2 = icmp_eq  i4 %p_Result_34_2, i4 15"   --->   Operation 40 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.96ns)   --->   "%icmp_ln777_2 = icmp_eq  i4 %p_Result_34_2, i4 0"   --->   Operation 41 'icmp' 'icmp_ln777_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 42 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %p_read_5, i16 0"   --->   Operation 43 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 11"   --->   Operation 44 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415, i32 7"   --->   Operation 45 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln787 = select i1 %tmp_11, i1 %icmp_ln777, i1 %icmp_ln1049"   --->   Operation 46 'select' 'select_ln787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln403 = select i1 %tmp_10, i1 %select_ln787, i1 %icmp_ln777"   --->   Operation 47 'select' 'select_ln403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394 = select i1 %select_ln403, i8 %add_ln415, i8 255"   --->   Operation 48 'select' 'select_ln394' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547 = select i1 %icmp_ln1547, i8 %select_ln394, i8 0"   --->   Operation 49 'select' 'select_ln1547' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i16 %p_read14, i16 0"   --->   Operation 50 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 11"   --->   Operation 51 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_1, i32 7"   --->   Operation 52 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%select_ln787_1 = select i1 %tmp_15, i1 %icmp_ln777_1, i1 %icmp_ln1049_1"   --->   Operation 53 'select' 'select_ln787_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%select_ln403_1 = select i1 %tmp_14, i1 %select_ln787_1, i1 %icmp_ln777_1"   --->   Operation 54 'select' 'select_ln403_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_1 = select i1 %select_ln403_1, i8 %add_ln415_1, i8 255"   --->   Operation 55 'select' 'select_ln394_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_1 = select i1 %icmp_ln1547_1, i8 %select_ln394_1, i8 0"   --->   Operation 56 'select' 'select_ln1547_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i16 %p_read_4, i16 0"   --->   Operation 57 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 11"   --->   Operation 58 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_2, i32 7"   --->   Operation 59 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%select_ln787_2 = select i1 %tmp_19, i1 %icmp_ln777_2, i1 %icmp_ln1049_2"   --->   Operation 60 'select' 'select_ln787_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%select_ln403_2 = select i1 %tmp_18, i1 %select_ln787_2, i1 %icmp_ln777_2"   --->   Operation 61 'select' 'select_ln403_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_2 = select i1 %select_ln403_2, i8 %add_ln415_2, i8 255"   --->   Operation 62 'select' 'select_ln394_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_2 = select i1 %icmp_ln1547_2, i8 %select_ln394_2, i8 0"   --->   Operation 63 'select' 'select_ln1547_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln1547" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 64 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %select_ln1547_1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 65 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %select_ln1547_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 66 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i24 %mrv_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 67 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	wire read operation ('data.V[0]', firmware/nnet_utils/nnet_activation.h:39) on port 'p_read' (firmware/nnet_utils/nnet_activation.h:39) [6]  (0 ns)
	'icmp' operation ('icmp_ln727') [13]  (0.98 ns)
	'or' operation ('or_ln412') [15]  (0 ns)
	'and' operation ('and_ln412') [16]  (0 ns)
	'add' operation ('add_ln415') [18]  (1.31 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1547') [8]  (2.14 ns)
	'select' operation ('res.V[0]') [26]  (0.448 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
