(kicad_pcb (version 4) (host pcbnew 4.0.5-e0-6337~49~ubuntu16.04.1)

  (general
    (links 0)
    (no_connects 0)
    (area -0.127 26.670144 142.717759 130.3782)
    (thickness 1.6)
    (drawings 1)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 1)
  )

  (page USLetter)
  (title_block
    (title "1x2 Generic 1206 SMT Module")
    (date "18 Jan 2017")
    (rev v1.2)
    (company "CERN Open Hardware License v1.2.")
    (comment 1 help@browndoggadgets.com)
    (comment 2 http://browndoggadgets.com/)
    (comment 3 "Brown Dog Gadgets")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (44 Edge.Cuts user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.1524)
    (user_trace_width 0.254)
    (user_trace_width 0.3302)
    (user_trace_width 0.508)
    (user_trace_width 0.762)
    (user_trace_width 1.27)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (segment_width 0.1524)
    (edge_width 0.1524)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.6858)
    (via_min_drill 0.3302)
    (user_via 0.6858 0.3302)
    (user_via 0.762 0.4064)
    (user_via 0.8636 0.508)
    (uvia_size 0.6858)
    (uvia_drill 0.3302)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.1524)
    (pcb_text_size 1.016 1.016)
    (mod_edge_width 0.1524)
    (mod_text_size 1.016 1.016)
    (mod_text_width 0.1524)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.0762)
    (solder_mask_min_width 0.1016)
    (pad_to_paste_clearance -0.0762)
    (aux_axis_origin 0 0)
    (visible_elements FFFEDF7D)
    (pcbplotparams
      (layerselection 0x310fc_80000001)
      (usegerberextensions true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerbers))
  )

  (net 0 "")

  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.254)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.6858)
    (uvia_drill 0.3302)
  )

  (module Crazy_Circuits:LED-SMT-1206-1x2-CENTER (layer F.Cu) (tedit 58A1F52F) (tstamp 587F7D62)
    (at 7.684 42.359)
    (descr "1206 surface mount centered 1x2")
    (fp_text reference LED (at 4.6 -3) (layer B.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text value GENERIC-SMT-1206-1x2-CENTER (at 4 5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_arc (start 0 0) (end 0 2.7178) (angle 180) (layer F.Mask) (width 0.6))
    (fp_line (start 3.683 -2.159) (end 4.445 -2.159) (layer F.Fab) (width 0.127))
    (fp_line (start 2.921 2.794) (end 2.921 -2.921) (layer F.Fab) (width 0.0464))
    (fp_line (start 5.08 2.794) (end 2.921 2.794) (layer F.Fab) (width 0.0464))
    (fp_line (start 5.08 -2.921) (end 5.08 2.794) (layer F.Fab) (width 0.0464))
    (fp_line (start 2.921 -2.921) (end 5.08 -2.921) (layer F.Fab) (width 0.0464))
    (fp_line (start 0 0) (end 0.1016 0) (layer B.Cu) (width 7))
    (fp_line (start -0.25 -1.65) (end 3.6 -1.65) (layer F.Cu) (width 2))
    (fp_text user "" (at 4 0 90) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_circle (center 0 0) (end 1 3.5) (layer F.SilkS) (width 1))
    (fp_line (start 4 1.675) (end 7.85 1.675) (layer F.Cu) (width 2))
    (fp_text user %R (at 4 0 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 8.1 -3.9) (end -0.1 -3.9) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start 7.9 0) (end 8 -3.9) (angle 178) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start 0 0) (end 0.1 3.9) (angle 181.4688007) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start 8 3.9) (end 0.1 3.9) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start 8.1 -3.9) (end -0.1 -3.9) (layer F.Fab) (width 0.04064))
    (fp_arc (start 7.9 0) (end 8 -3.9) (angle 178) (layer F.Fab) (width 0.04064))
    (fp_arc (start 0 0) (end 0.1 3.9) (angle 181.4688007) (layer F.Fab) (width 0.04064))
    (fp_line (start 8 3.9) (end 0.1 3.9) (layer F.Fab) (width 0.04064))
    (fp_line (start 0 0) (end 0.1016 0) (layer B.Mask) (width 7))
    (fp_line (start 7.7724 0) (end 7.874 0) (layer B.Cu) (width 7))
    (fp_line (start 7.7724 -0.0254) (end 7.874 -0.0254) (layer B.Mask) (width 7))
    (fp_line (start 3.683 2.032) (end 4.445 2.032) (layer F.Fab) (width 0.127))
    (fp_line (start 4.064 2.413) (end 4.064 1.651) (layer F.Fab) (width 0.127))
    (fp_arc (start 8.001 0) (end 8.001 -2.7178) (angle 180) (layer F.Mask) (width 0.6))
    (pad - smd rect (at 4 -1.71) (size 1.4 1.5) (layers F.Cu F.Paste F.Mask))
    (pad - thru_hole circle (at 0 0) (size 6 6) (drill 4.98) (layers *.Cu B.Mask))
    (pad + thru_hole circle (at 8 0) (size 6 6) (drill 4.98) (layers *.Cu B.Mask))
    (pad + smd rect (at 4 1.71) (size 1.4 1.4) (layers F.Cu F.Paste F.Mask))
  )

  (gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. BOARDS SHALL BE ROHS COMPLIANT. \n5. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n6. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n   SOLDER MASK (ANY COLOR) OVER BARE COPPER. \n7. SILK: BOTH SIDES OF THE BOARD SHALL HAVE WHITE SILK. \n   DO NOT PLACE SILK OVER BARE COPPER.\n8. FINISH: ENIG.\n9. MINIMUM TRACE WIDTH - 0.006 INCH.\n   MINIMUM SPACE - 0.006 INCH.\n   MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at -0.127 95.7072) (layer Dwgs.User)
    (effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
  )

)
