{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 22:51:35 2019 " "Info: Processing started: Sun Mar 17 22:51:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off data_path -c data_path --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off data_path -c data_path --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ld_reg\[2\] " "Info: Assuming node \"ld_reg\[2\]\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ld_reg\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ld_reg\[4\] " "Info: Assuming node \"ld_reg\[4\]\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ld_reg\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ld_reg\[1\] " "Info: Assuming node \"ld_reg\[1\]\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ld_reg\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "ld_reg\[3\] " "Info: Assuming node \"ld_reg\[3\]\" is an undefined clock" {  } { { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 88 168 336 104 "ld_reg\[4..0\]" "" } { 80 336 401 96 "ld_reg\[4..0\]" "" } { 328 232 296 344 "ld_reg\[4\]" "" } { 440 232 296 456 "ld_reg\[3\]" "" } { 424 232 296 440 "ld_reg\[2\]" "" } { 344 232 296 360 "ld_reg\[1\]" "" } { 408 616 672 424 "ld_reg\[0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ld_reg\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "exp_r_alu:inst\|inst6 " "Info: Detected gated clock \"exp_r_alu:inst\|inst6\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "exp_r_alu:inst\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "exp_r_alu:inst\|inst24 " "Info: Detected gated clock \"exp_r_alu:inst\|inst24\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 48 160 224 96 "inst24" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "exp_r_alu:inst\|inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "exp_r_alu:inst\|inst11 " "Info: Detected gated clock \"exp_r_alu:inst\|inst11\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 24 448 512 72 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "exp_r_alu:inst\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "exp_r_alu:inst\|inst5 " "Info: Detected gated clock \"exp_r_alu:inst\|inst5\" as buffer" {  } { { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "exp_r_alu:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 163.03 MHz between source memory \"pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X23_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X23_Y6 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.812 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.815 ns) 2.812 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X23_Y6 0 " "Info: 3: + IC(0.754 ns) + CELL(0.815 ns) = 2.812 ns; Loc. = M4K_X23_Y6; Fanout = 0; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 68.10 % ) " "Info: Total cell delay = 1.915 ns ( 68.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.90 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.831 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.831 ns pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'pc_ram:inst1\|exp_ram:inst\|lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.32 % ) " "Info: Total cell delay = 1.934 ns ( 68.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.68 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { pc_ram:inst1|exp_ram:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/Model Machine/data_path/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ld_reg\[2\] " "Info: No valid register-to-register data paths exist for clock \"ld_reg\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ld_reg\[4\] " "Info: No valid register-to-register data paths exist for clock \"ld_reg\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ld_reg\[1\] " "Info: No valid register-to-register data paths exist for clock \"ld_reg\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ld_reg\[3\] " "Info: No valid register-to-register data paths exist for clock \"ld_reg\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\] pc_sel\[0\] CLK 8.187 ns register " "Info: tsu for register \"pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]\" (data pin = \"pc_sel\[0\]\", clock pin = \"CLK\") is 8.187 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.963 ns + Longest pin register " "Info: + Longest pin to register delay is 10.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns pc_sel\[0\] 1 PIN PIN_118 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'pc_sel\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_sel[0] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 72 504 672 88 "pc_sel\[2..0\]" "" } { 280 616 672 296 "pc_sel\[2\]" "" } { 296 616 672 312 "pc_sel\[1\]" "" } { 328 616 672 344 "pc_sel\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.120 ns) + CELL(0.589 ns) 7.643 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|seq2~1 2 COMB LCCOMB_X25_Y10_N8 2 " "Info: 2: + IC(6.120 ns) + CELL(0.589 ns) = 7.643 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|seq2~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.709 ns" { pc_sel[0] pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.621 ns) 9.729 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[0\]~25 3 COMB LCCOMB_X24_Y6_N4 2 " "Info: 3: + IC(1.465 ns) + CELL(0.621 ns) = 9.729 ns; Loc. = LCCOMB_X24_Y6_N4; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[0\]~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.815 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[1\]~27 4 COMB LCCOMB_X24_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.815 ns; Loc. = LCCOMB_X24_Y6_N6; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[1\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.901 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[2\]~29 5 COMB LCCOMB_X24_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 9.901 ns; Loc. = LCCOMB_X24_Y6_N8; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[2\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.987 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[3\]~31 6 COMB LCCOMB_X24_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.987 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[3\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.073 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[4\]~33 7 COMB LCCOMB_X24_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.073 ns; Loc. = LCCOMB_X24_Y6_N12; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[4\]~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 10.263 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[5\]~35 8 COMB LCCOMB_X24_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 10.263 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[5\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.349 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[6\]~37 9 COMB LCCOMB_X24_Y6_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.349 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 1; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[6\]~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.855 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]~38 10 COMB LCCOMB_X24_Y6_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 10.855 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 1; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.963 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\] 11 REG LCFF_X24_Y6_N19 3 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 10.963 ns; Loc. = LCFF_X24_Y6_N19; Fanout = 3; REG Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.378 ns ( 30.81 % ) " "Info: Total cell delay = 3.378 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.585 ns ( 69.19 % ) " "Info: Total interconnect delay = 7.585 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.963 ns" { pc_sel[0] pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.963 ns" { pc_sel[0] {} pc_sel[0]~combout {} pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] {} } { 0.000ns 0.000ns 6.120ns 1.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.934ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 41 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 41; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\] 3 REG LCFF_X24_Y6_N19 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X24_Y6_N19; Fanout = 3; REG Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.963 ns" { pc_sel[0] pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.963 ns" { pc_sel[0] {} pc_sel[0]~combout {} pc_ram:inst1|exp_sw_pc_ar:inst3|seq2~1 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[0]~25 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[1]~27 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[2]~29 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[3]~31 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[4]~33 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[5]~35 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[6]~37 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7]~38 {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] {} } { 0.000ns 0.000ns 6.120ns 1.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.934ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} pc_ram:inst1|exp_sw_pc_ar:inst3|pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK d\[7\] exp_r_alu:inst\|74273:inst4\|14 18.050 ns register " "Info: tco from clock \"CLK\" to destination pin \"d\[7\]\" through register \"exp_r_alu:inst\|74273:inst4\|14\" is 18.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.609 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 5.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.206 ns) 3.408 ns exp_r_alu:inst\|inst6 2 COMB LCCOMB_X27_Y7_N6 1 " "Info: 2: + IC(2.102 ns) + CELL(0.206 ns) = 3.408 ns; Loc. = LCCOMB_X27_Y7_N6; Fanout = 1; COMB Node = 'exp_r_alu:inst\|inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { CLK exp_r_alu:inst|inst6 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.000 ns) 4.096 ns exp_r_alu:inst\|inst6~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(0.688 ns) + CELL(0.000 ns) = 4.096 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'exp_r_alu:inst\|inst6~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { exp_r_alu:inst|inst6 exp_r_alu:inst|inst6~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 800 328 392 848 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 5.609 ns exp_r_alu:inst\|74273:inst4\|14 4 REG LCFF_X26_Y8_N3 2 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 5.609 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 2; REG Node = 'exp_r_alu:inst\|74273:inst4\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { exp_r_alu:inst|inst6~clkctrl exp_r_alu:inst|74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 35.16 % ) " "Info: Total cell delay = 1.972 ns ( 35.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.637 ns ( 64.84 % ) " "Info: Total interconnect delay = 3.637 ns ( 64.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { CLK exp_r_alu:inst|inst6 exp_r_alu:inst|inst6~clkctrl exp_r_alu:inst|74273:inst4|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.609 ns" { CLK {} CLK~combout {} exp_r_alu:inst|inst6 {} exp_r_alu:inst|inst6~clkctrl {} exp_r_alu:inst|74273:inst4|14 {} } { 0.000ns 0.000ns 2.102ns 0.688ns 0.847ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.137 ns + Longest register pin " "Info: + Longest register to pin delay is 12.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns exp_r_alu:inst\|74273:inst4\|14 1 REG LCFF_X26_Y8_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N3; Fanout = 2; REG Node = 'exp_r_alu:inst\|74273:inst4\|14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { exp_r_alu:inst|74273:inst4|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.624 ns) 1.362 ns exp_r_alu:inst\|74181:inst2\|47~0 2 COMB LCCOMB_X26_Y8_N0 2 " "Info: 2: + IC(0.738 ns) + CELL(0.624 ns) = 1.362 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst2\|47~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { exp_r_alu:inst|74273:inst4|14 exp_r_alu:inst|74181:inst2|47~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 2.616 ns exp_r_alu:inst\|74181:inst2\|78~0 3 COMB LCCOMB_X26_Y8_N12 2 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.615 ns) 3.639 ns exp_r_alu:inst\|74181:inst2\|78~1 4 COMB LCCOMB_X26_Y8_N14 1 " "Info: 4: + IC(0.408 ns) + CELL(0.615 ns) = 3.639 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.624 ns) 4.624 ns exp_r_alu:inst\|74181:inst2\|78~2 5 COMB LCCOMB_X26_Y8_N16 3 " "Info: 5: + IC(0.361 ns) + CELL(0.624 ns) = 4.624 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.615 ns) 5.920 ns exp_r_alu:inst\|74181:inst1\|74~1 6 COMB LCCOMB_X27_Y8_N22 2 " "Info: 6: + IC(0.681 ns) + CELL(0.615 ns) = 5.920 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst1\|74~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.651 ns) 7.705 ns exp_r_alu:inst\|74181:inst1\|74~2 7 COMB LCCOMB_X27_Y6_N14 1 " "Info: 7: + IC(1.134 ns) + CELL(0.651 ns) = 7.705 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst\|74181:inst1\|74~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 8.445 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~38 8 COMB LCCOMB_X27_Y6_N0 1 " "Info: 8: + IC(0.370 ns) + CELL(0.370 ns) = 8.445 ns; Loc. = LCCOMB_X27_Y6_N0; Fanout = 1; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(3.056 ns) 12.137 ns d\[7\] 9 PIN PIN_86 0 " "Info: 9: + IC(0.636 ns) + CELL(3.056 ns) = 12.137 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.092 ns ( 58.43 % ) " "Info: Total cell delay = 7.092 ns ( 58.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.045 ns ( 41.57 % ) " "Info: Total interconnect delay = 5.045 ns ( 41.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.137 ns" { exp_r_alu:inst|74273:inst4|14 exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.137 ns" { exp_r_alu:inst|74273:inst4|14 {} exp_r_alu:inst|74181:inst2|47~0 {} exp_r_alu:inst|74181:inst2|78~0 {} exp_r_alu:inst|74181:inst2|78~1 {} exp_r_alu:inst|74181:inst2|78~2 {} exp_r_alu:inst|74181:inst1|74~1 {} exp_r_alu:inst|74181:inst1|74~2 {} pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 {} d[7] {} } { 0.000ns 0.738ns 0.717ns 0.408ns 0.361ns 0.681ns 1.134ns 0.370ns 0.636ns } { 0.000ns 0.624ns 0.537ns 0.615ns 0.624ns 0.615ns 0.651ns 0.370ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.609 ns" { CLK exp_r_alu:inst|inst6 exp_r_alu:inst|inst6~clkctrl exp_r_alu:inst|74273:inst4|14 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.609 ns" { CLK {} CLK~combout {} exp_r_alu:inst|inst6 {} exp_r_alu:inst|inst6~clkctrl {} exp_r_alu:inst|74273:inst4|14 {} } { 0.000ns 0.000ns 2.102ns 0.688ns 0.847ns } { 0.000ns 1.100ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.137 ns" { exp_r_alu:inst|74273:inst4|14 exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "12.137 ns" { exp_r_alu:inst|74273:inst4|14 {} exp_r_alu:inst|74181:inst2|47~0 {} exp_r_alu:inst|74181:inst2|78~0 {} exp_r_alu:inst|74181:inst2|78~1 {} exp_r_alu:inst|74181:inst2|78~2 {} exp_r_alu:inst|74181:inst1|74~1 {} exp_r_alu:inst|74181:inst1|74~2 {} pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 {} d[7] {} } { 0.000ns 0.738ns 0.717ns 0.408ns 0.361ns 0.681ns 1.134ns 0.370ns 0.636ns } { 0.000ns 0.624ns 0.537ns 0.615ns 0.624ns 0.615ns 0.651ns 0.370ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "alu_sel\[3\] d\[7\] 19.007 ns Longest " "Info: Longest tpd from source pin \"alu_sel\[3\]\" to destination pin \"d\[7\]\" is 19.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns alu_sel\[3\] 1 PIN PIN_114 8 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_114; Fanout = 8; PIN Node = 'alu_sel\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_sel[3] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 112 168 336 128 "alu_sel\[5..0\]" "" } { 104 336 406 120 "alu_sel\[5..0\]" "" } { 312 232 296 328 "alu_sel\[5\]" "" } { 264 232 296 280 "alu_sel\[4\]" "" } { 456 232 302 472 "alu_sel\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.638 ns) + CELL(0.650 ns) 8.232 ns exp_r_alu:inst\|74181:inst2\|47~0 2 COMB LCCOMB_X26_Y8_N0 2 " "Info: 2: + IC(6.638 ns) + CELL(0.650 ns) = 8.232 ns; Loc. = LCCOMB_X26_Y8_N0; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst2\|47~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.288 ns" { alu_sel[3] exp_r_alu:inst|74181:inst2|47~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 9.486 ns exp_r_alu:inst\|74181:inst2\|78~0 3 COMB LCCOMB_X26_Y8_N12 2 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 9.486 ns; Loc. = LCCOMB_X26_Y8_N12; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.615 ns) 10.509 ns exp_r_alu:inst\|74181:inst2\|78~1 4 COMB LCCOMB_X26_Y8_N14 1 " "Info: 4: + IC(0.408 ns) + CELL(0.615 ns) = 10.509 ns; Loc. = LCCOMB_X26_Y8_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.624 ns) 11.494 ns exp_r_alu:inst\|74181:inst2\|78~2 5 COMB LCCOMB_X26_Y8_N16 3 " "Info: 5: + IC(0.361 ns) + CELL(0.624 ns) = 11.494 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 3; COMB Node = 'exp_r_alu:inst\|74181:inst2\|78~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.615 ns) 12.790 ns exp_r_alu:inst\|74181:inst1\|74~1 6 COMB LCCOMB_X27_Y8_N22 2 " "Info: 6: + IC(0.681 ns) + CELL(0.615 ns) = 12.790 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 2; COMB Node = 'exp_r_alu:inst\|74181:inst1\|74~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.651 ns) 14.575 ns exp_r_alu:inst\|74181:inst1\|74~2 7 COMB LCCOMB_X27_Y6_N14 1 " "Info: 7: + IC(1.134 ns) + CELL(0.651 ns) = 14.575 ns; Loc. = LCCOMB_X27_Y6_N14; Fanout = 1; COMB Node = 'exp_r_alu:inst\|74181:inst1\|74~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 15.315 ns pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~38 8 COMB LCCOMB_X27_Y6_N0 1 " "Info: 8: + IC(0.370 ns) + CELL(0.370 ns) = 15.315 ns; Loc. = LCCOMB_X27_Y6_N0; Fanout = 1; COMB Node = 'pc_ram:inst1\|exp_sw_pc_ar:inst3\|d\[7\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 } "NODE_NAME" } } { "exp_sw_pc_ar.vhd" "" { Text "D:/My-Quartus/Model Machine/data_path/exp_sw_pc_ar.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(3.056 ns) 19.007 ns d\[7\] 9 PIN PIN_86 0 " "Info: 9: + IC(0.636 ns) + CELL(3.056 ns) = 19.007 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.692 ns" { pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.062 ns ( 42.42 % ) " "Info: Total cell delay = 8.062 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.945 ns ( 57.58 % ) " "Info: Total interconnect delay = 10.945 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.007 ns" { alu_sel[3] exp_r_alu:inst|74181:inst2|47~0 exp_r_alu:inst|74181:inst2|78~0 exp_r_alu:inst|74181:inst2|78~1 exp_r_alu:inst|74181:inst2|78~2 exp_r_alu:inst|74181:inst1|74~1 exp_r_alu:inst|74181:inst1|74~2 pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 d[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "19.007 ns" { alu_sel[3] {} alu_sel[3]~combout {} exp_r_alu:inst|74181:inst2|47~0 {} exp_r_alu:inst|74181:inst2|78~0 {} exp_r_alu:inst|74181:inst2|78~1 {} exp_r_alu:inst|74181:inst2|78~2 {} exp_r_alu:inst|74181:inst1|74~1 {} exp_r_alu:inst|74181:inst1|74~2 {} pc_ram:inst1|exp_sw_pc_ar:inst3|d[7]~38 {} d[7] {} } { 0.000ns 0.000ns 6.638ns 0.717ns 0.408ns 0.361ns 0.681ns 1.134ns 0.370ns 0.636ns } { 0.000ns 0.944ns 0.650ns 0.537ns 0.615ns 0.624ns 0.615ns 0.651ns 0.370ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "exp_r_alu:inst\|74374:inst9\|15 d\[6\] CLK -0.602 ns register " "Info: th for register \"exp_r_alu:inst\|74374:inst9\|15\" (data pin = \"d\[6\]\", clock pin = \"CLK\") is -0.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.815 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 40 168 336 56 "CLK" "" } { 32 336 392 48 "clk" "" } { 280 232 296 296 "clk" "" } { 264 616 672 280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.111 ns) + CELL(0.366 ns) 3.577 ns exp_r_alu:inst\|inst5 2 COMB LCCOMB_X27_Y7_N4 1 " "Info: 2: + IC(2.111 ns) + CELL(0.366 ns) = 3.577 ns; Loc. = LCCOMB_X27_Y7_N4; Fanout = 1; COMB Node = 'exp_r_alu:inst\|inst5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { CLK exp_r_alu:inst|inst5 } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.000 ns) 4.317 ns exp_r_alu:inst\|inst5~clkctrl 3 COMB CLKCTRL_G4 8 " "Info: 3: + IC(0.740 ns) + CELL(0.000 ns) = 4.317 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'exp_r_alu:inst\|inst5~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { exp_r_alu:inst|inst5 exp_r_alu:inst|inst5~clkctrl } "NODE_NAME" } } { "exp_r_alu.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/exp_r_alu.bdf" { { 664 120 184 712 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.815 ns exp_r_alu:inst\|74374:inst9\|15 4 REG LCFF_X27_Y6_N11 1 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 5.815 ns; Loc. = LCFF_X27_Y6_N11; Fanout = 1; REG Node = 'exp_r_alu:inst\|74374:inst9\|15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { exp_r_alu:inst|inst5~clkctrl exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.132 ns ( 36.66 % ) " "Info: Total cell delay = 2.132 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.683 ns ( 63.34 % ) " "Info: Total interconnect delay = 3.683 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { CLK exp_r_alu:inst|inst5 exp_r_alu:inst|inst5~clkctrl exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { CLK {} CLK~combout {} exp_r_alu:inst|inst5 {} exp_r_alu:inst|inst5~clkctrl {} exp_r_alu:inst|74374:inst9|15 {} } { 0.000ns 0.000ns 2.111ns 0.740ns 0.832ns } { 0.000ns 1.100ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.723 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[6\] 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns d~1 2 COMB IOC_X28_Y6_N0 6 " "Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = IOC_X28_Y6_N0; Fanout = 6; COMB Node = 'd~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { d[6] d~1 } "NODE_NAME" } } { "data_path.bdf" "" { Schematic "D:/My-Quartus/Model Machine/data_path/data_path.bdf" { { 104 584 760 120 "d\[7..0\]" "" } { 96 504 584 112 "d\[7..0\]" "" } { 264 824 872 280 "d\[7..0\]" "" } { 264 440 504 280 "d\[7..0\]" "" } { 424 616 672 440 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.318 ns) + CELL(0.460 ns) 6.723 ns exp_r_alu:inst\|74374:inst9\|15 3 REG LCFF_X27_Y6_N11 1 " "Info: 3: + IC(5.318 ns) + CELL(0.460 ns) = 6.723 ns; Loc. = LCFF_X27_Y6_N11; Fanout = 1; REG Node = 'exp_r_alu:inst\|74374:inst9\|15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.778 ns" { d~1 exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "74374.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74374.bdf" { { 304 256 320 384 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 20.90 % ) " "Info: Total cell delay = 1.405 ns ( 20.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.318 ns ( 79.10 % ) " "Info: Total interconnect delay = 5.318 ns ( 79.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { d[6] d~1 exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.723 ns" { d[6] {} d~1 {} exp_r_alu:inst|74374:inst9|15 {} } { 0.000ns 0.000ns 5.318ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { CLK exp_r_alu:inst|inst5 exp_r_alu:inst|inst5~clkctrl exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { CLK {} CLK~combout {} exp_r_alu:inst|inst5 {} exp_r_alu:inst|inst5~clkctrl {} exp_r_alu:inst|74374:inst9|15 {} } { 0.000ns 0.000ns 2.111ns 0.740ns 0.832ns } { 0.000ns 1.100ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { d[6] d~1 exp_r_alu:inst|74374:inst9|15 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.723 ns" { d[6] {} d~1 {} exp_r_alu:inst|74374:inst9|15 {} } { 0.000ns 0.000ns 5.318ns } { 0.000ns 0.945ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 22:51:35 2019 " "Info: Processing ended: Sun Mar 17 22:51:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
