Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 12:48:57 2018
| Host         : LAPTOP-UQ84BBO9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab9_2_1_timing_summary_routed.rpt -pb lab9_2_1_timing_summary_routed.pb -rpx lab9_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.436        0.000                      0                   16        0.103        0.000                      0                   16        3.000        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        195.436        0.000                      0                   16        0.421        0.000                      0                   16       13.360        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      195.465        0.000                      0                   16        0.421        0.000                      0                   16       13.360        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        195.436        0.000                      0                   16        0.103        0.000                      0                   16  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      195.436        0.000                      0                   16        0.103        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.436ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.699ns (63.464%)  route 1.554ns (36.536%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      2.057     2.245 r  CCC/C0/P[0]
                         net (fo=1, routed)           0.986     3.231    CCC/C0_n_105
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.355 r  CCC/C[0]_i_1/O
                         net (fo=1, routed)           0.000     3.355    CCC/C[0]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.032   198.792    CCC/C_reg[0]
  -------------------------------------------------------------------
                         required time                        198.792    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                195.436    

Slack (MET) :             195.439ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 2.699ns (63.524%)  route 1.550ns (36.476%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[2])
                                                      2.057     2.245 r  CCC/C0/P[2]
                         net (fo=1, routed)           0.982     3.227    CCC/C0_n_103
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.351 r  CCC/C[2]_i_1/O
                         net (fo=1, routed)           0.000     3.351    CCC/C[2]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   198.791    CCC/C_reg[2]
  -------------------------------------------------------------------
                         required time                        198.791    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                195.439    

Slack (MET) :             195.829ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 2.575ns (67.607%)  route 1.234ns (32.393%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[5])
                                                      2.057     2.245 r  CCC/C0/P[5]
                         net (fo=1, routed)           0.666     2.911    CCC/C0_n_100
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.045   198.740    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                        198.740    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                195.829    

Slack (MET) :             195.831ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.699ns (70.016%)  route 1.156ns (29.984%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      2.057     2.245 r  CCC/C0/P[1]
                         net (fo=1, routed)           0.588     2.833    CCC/C0_n_104
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.957 r  CCC/C[1]_i_1/O
                         net (fo=1, routed)           0.000     2.957    CCC/C[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   198.789    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                        198.789    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                195.831    

Slack (MET) :             195.849ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.575ns (67.718%)  route 1.228ns (32.282%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      2.057     2.245 r  CCC/C0/P[4]
                         net (fo=1, routed)           0.660     2.905    CCC/C0_n_101
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.031   198.754    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                        198.754    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                195.849    

Slack (MET) :             195.853ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.575ns (67.736%)  route 1.227ns (32.264%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[7])
                                                      2.057     2.245 r  CCC/C0/P[7]
                         net (fo=1, routed)           0.659     2.904    CCC/C0_n_98
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.028   198.757    CCC/C_reg[7]
  -------------------------------------------------------------------
                         required time                        198.757    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                195.853    

Slack (MET) :             195.944ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.699ns (72.092%)  route 1.045ns (27.908%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[3])
                                                      2.057     2.245 r  CCC/C0/P[3]
                         net (fo=1, routed)           0.477     2.722    CCC/C0_n_102
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.846 r  CCC/C[3]_i_2/O
                         net (fo=1, routed)           0.000     2.846    CCC/C[3]_i_2_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   198.791    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                        198.791    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                195.944    

Slack (MET) :             195.995ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 2.575ns (70.362%)  route 1.085ns (29.638%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[6])
                                                      2.057     2.245 r  CCC/C0/P[6]
                         net (fo=1, routed)           0.517     2.762    CCC/C0_n_99
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.028   198.757    CCC/C_reg[6]
  -------------------------------------------------------------------
                         required time                        198.757    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                195.995    

Slack (MET) :             196.471ns  (required time - arrival time)
  Source:                 CCC/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.704ns (26.442%)  route 1.958ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  CCC/C_reg[0]/Q
                         net (fo=4, routed)           0.882     0.440    CCC/C[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.564 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.527     1.092    CCC/C[7]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.216 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.549     1.765    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524   198.236    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                196.471    

Slack (MET) :             196.471ns  (required time - arrival time)
  Source:                 CCC/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.704ns (26.442%)  route 1.958ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  CCC/C_reg[0]/Q
                         net (fo=4, routed)           0.882     0.440    CCC/C[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.564 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.527     1.092    CCC/C[7]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.216 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.549     1.765    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524   198.236    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                196.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.597%)  route 0.319ns (60.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.319    -0.110    CCC/C[6]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  CCC/C[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.065    CCC/C[3]_i_2_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.092    -0.486    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.584    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.584    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.584    CCC/C_reg[6]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.584    CCC/C_reg[7]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.611    CCC/C_reg[0]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.611    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.611    CCC/C_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.611    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 CCC/C_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.682%)  route 0.420ns (62.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[4]/Q
                         net (fo=4, routed)           0.147    -0.283    CCC/C[4]
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.273     0.036    CCC/C[7]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.081 r  CCC/C[1]_i_1/O
                         net (fo=1, routed)           0.000     0.081    CCC/C[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.091    -0.487    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.568    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y85     CCC/C_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y85     CCC/C_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y85     CCC/C_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y85     CCC/C_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     CCC/C_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     CCC/C_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     CCC/C_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     CCC/C_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.465ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.699ns (63.464%)  route 1.554ns (36.536%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      2.057     2.245 r  CCC/C0/P[0]
                         net (fo=1, routed)           0.986     3.231    CCC/C0_n_105
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.355 r  CCC/C[0]_i_1/O
                         net (fo=1, routed)           0.000     3.355    CCC/C[0]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.032   198.820    CCC/C_reg[0]
  -------------------------------------------------------------------
                         required time                        198.820    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                195.465    

Slack (MET) :             195.468ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 2.699ns (63.524%)  route 1.550ns (36.476%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[2])
                                                      2.057     2.245 r  CCC/C0/P[2]
                         net (fo=1, routed)           0.982     3.227    CCC/C0_n_103
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.351 r  CCC/C[2]_i_1/O
                         net (fo=1, routed)           0.000     3.351    CCC/C[2]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   198.819    CCC/C_reg[2]
  -------------------------------------------------------------------
                         required time                        198.819    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                195.468    

Slack (MET) :             195.857ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 2.575ns (67.607%)  route 1.234ns (32.393%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[5])
                                                      2.057     2.245 r  CCC/C0/P[5]
                         net (fo=1, routed)           0.666     2.911    CCC/C0_n_100
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.045   198.768    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                        198.768    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                195.857    

Slack (MET) :             195.860ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.699ns (70.016%)  route 1.156ns (29.984%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      2.057     2.245 r  CCC/C0/P[1]
                         net (fo=1, routed)           0.588     2.833    CCC/C0_n_104
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.957 r  CCC/C[1]_i_1/O
                         net (fo=1, routed)           0.000     2.957    CCC/C[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   198.817    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                        198.817    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                195.860    

Slack (MET) :             195.877ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.575ns (67.718%)  route 1.228ns (32.282%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      2.057     2.245 r  CCC/C0/P[4]
                         net (fo=1, routed)           0.660     2.905    CCC/C0_n_101
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.031   198.782    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                        198.782    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                195.877    

Slack (MET) :             195.881ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.575ns (67.736%)  route 1.227ns (32.264%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[7])
                                                      2.057     2.245 r  CCC/C0/P[7]
                         net (fo=1, routed)           0.659     2.904    CCC/C0_n_98
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.028   198.785    CCC/C_reg[7]
  -------------------------------------------------------------------
                         required time                        198.785    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                195.881    

Slack (MET) :             195.973ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.699ns (72.092%)  route 1.045ns (27.908%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[3])
                                                      2.057     2.245 r  CCC/C0/P[3]
                         net (fo=1, routed)           0.477     2.722    CCC/C0_n_102
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.846 r  CCC/C[3]_i_2/O
                         net (fo=1, routed)           0.000     2.846    CCC/C[3]_i_2_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   198.819    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                        198.819    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                195.973    

Slack (MET) :             196.023ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 2.575ns (70.362%)  route 1.085ns (29.638%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[6])
                                                      2.057     2.245 r  CCC/C0/P[6]
                         net (fo=1, routed)           0.517     2.762    CCC/C0_n_99
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.289   198.813    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.028   198.785    CCC/C_reg[6]
  -------------------------------------------------------------------
                         required time                        198.785    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                196.023    

Slack (MET) :             196.499ns  (required time - arrival time)
  Source:                 CCC/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.704ns (26.442%)  route 1.958ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  CCC/C_reg[0]/Q
                         net (fo=4, routed)           0.882     0.440    CCC/C[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.564 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.527     1.092    CCC/C[7]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.216 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.549     1.765    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524   198.264    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                196.499    

Slack (MET) :             196.499ns  (required time - arrival time)
  Source:                 CCC/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.704ns (26.442%)  route 1.958ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  CCC/C_reg[0]/Q
                         net (fo=4, routed)           0.882     0.440    CCC/C[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.564 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.527     1.092    CCC/C[7]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.216 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.549     1.765    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.289   198.788    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524   198.264    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                        198.264    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                196.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.597%)  route 0.319ns (60.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.319    -0.110    CCC/C[6]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  CCC/C[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.065    CCC/C[3]_i_2_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.092    -0.486    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.584    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.584    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.584    CCC/C_reg[6]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.584    CCC/C_reg[7]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.611    CCC/C_reg[0]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.611    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.611    CCC/C_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.611    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 CCC/C_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.682%)  route 0.420ns (62.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[4]/Q
                         net (fo=4, routed)           0.147    -0.283    CCC/C[4]
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.273     0.036    CCC/C[7]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.081 r  CCC/C[1]_i_1/O
                         net (fo=1, routed)           0.000     0.081    CCC/C[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.091    -0.487    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.568    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y85     CCC/C_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y85     CCC/C_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y85     CCC/C_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X11Y85     CCC/C_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     CCC/C_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     CCC/C_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     CCC/C_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X10Y86     CCC/C_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X10Y86     CCC/C_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X11Y85     CCC/C_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.436ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.699ns (63.464%)  route 1.554ns (36.536%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      2.057     2.245 r  CCC/C0/P[0]
                         net (fo=1, routed)           0.986     3.231    CCC/C0_n_105
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.355 r  CCC/C[0]_i_1/O
                         net (fo=1, routed)           0.000     3.355    CCC/C[0]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.032   198.792    CCC/C_reg[0]
  -------------------------------------------------------------------
                         required time                        198.792    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                195.436    

Slack (MET) :             195.439ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 2.699ns (63.524%)  route 1.550ns (36.476%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[2])
                                                      2.057     2.245 r  CCC/C0/P[2]
                         net (fo=1, routed)           0.982     3.227    CCC/C0_n_103
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.351 r  CCC/C[2]_i_1/O
                         net (fo=1, routed)           0.000     3.351    CCC/C[2]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   198.791    CCC/C_reg[2]
  -------------------------------------------------------------------
                         required time                        198.791    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                195.439    

Slack (MET) :             195.829ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 2.575ns (67.607%)  route 1.234ns (32.393%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[5])
                                                      2.057     2.245 r  CCC/C0/P[5]
                         net (fo=1, routed)           0.666     2.911    CCC/C0_n_100
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.045   198.740    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                        198.740    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                195.829    

Slack (MET) :             195.831ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.699ns (70.016%)  route 1.156ns (29.984%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      2.057     2.245 r  CCC/C0/P[1]
                         net (fo=1, routed)           0.588     2.833    CCC/C0_n_104
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.957 r  CCC/C[1]_i_1/O
                         net (fo=1, routed)           0.000     2.957    CCC/C[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   198.789    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                        198.789    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                195.831    

Slack (MET) :             195.849ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.575ns (67.718%)  route 1.228ns (32.282%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      2.057     2.245 r  CCC/C0/P[4]
                         net (fo=1, routed)           0.660     2.905    CCC/C0_n_101
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.031   198.754    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                        198.754    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                195.849    

Slack (MET) :             195.853ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.575ns (67.736%)  route 1.227ns (32.264%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[7])
                                                      2.057     2.245 r  CCC/C0/P[7]
                         net (fo=1, routed)           0.659     2.904    CCC/C0_n_98
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.028   198.757    CCC/C_reg[7]
  -------------------------------------------------------------------
                         required time                        198.757    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                195.853    

Slack (MET) :             195.944ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.699ns (72.092%)  route 1.045ns (27.908%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[3])
                                                      2.057     2.245 r  CCC/C0/P[3]
                         net (fo=1, routed)           0.477     2.722    CCC/C0_n_102
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.846 r  CCC/C[3]_i_2/O
                         net (fo=1, routed)           0.000     2.846    CCC/C[3]_i_2_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   198.791    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                        198.791    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                195.944    

Slack (MET) :             195.995ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 2.575ns (70.362%)  route 1.085ns (29.638%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[6])
                                                      2.057     2.245 r  CCC/C0/P[6]
                         net (fo=1, routed)           0.517     2.762    CCC/C0_n_99
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.028   198.757    CCC/C_reg[6]
  -------------------------------------------------------------------
                         required time                        198.757    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                195.995    

Slack (MET) :             196.471ns  (required time - arrival time)
  Source:                 CCC/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.704ns (26.442%)  route 1.958ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  CCC/C_reg[0]/Q
                         net (fo=4, routed)           0.882     0.440    CCC/C[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.564 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.527     1.092    CCC/C[7]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.216 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.549     1.765    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524   198.236    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                196.471    

Slack (MET) :             196.471ns  (required time - arrival time)
  Source:                 CCC/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.704ns (26.442%)  route 1.958ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  CCC/C_reg[0]/Q
                         net (fo=4, routed)           0.882     0.440    CCC/C[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.564 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.527     1.092    CCC/C[7]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.216 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.549     1.765    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524   198.236    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                196.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.597%)  route 0.319ns (60.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.319    -0.110    CCC/C[6]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  CCC/C[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.065    CCC/C[3]_i_2_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.318    -0.261    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.092    -0.169    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.267    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.267    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.267    CCC/C_reg[6]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.267    CCC/C_reg[7]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.294    CCC/C_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.294    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.294    CCC/C_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.294    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CCC/C_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.682%)  route 0.420ns (62.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[4]/Q
                         net (fo=4, routed)           0.147    -0.283    CCC/C[4]
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.273     0.036    CCC/C[7]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.081 r  CCC/C[1]_i_1/O
                         net (fo=1, routed)           0.000     0.081    CCC/C[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.318    -0.261    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.091    -0.170    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      195.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.436ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.699ns (63.464%)  route 1.554ns (36.536%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[0])
                                                      2.057     2.245 r  CCC/C0/P[0]
                         net (fo=1, routed)           0.986     3.231    CCC/C0_n_105
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.355 r  CCC/C[0]_i_1/O
                         net (fo=1, routed)           0.000     3.355    CCC/C[0]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.032   198.792    CCC/C_reg[0]
  -------------------------------------------------------------------
                         required time                        198.792    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                195.436    

Slack (MET) :             195.439ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 2.699ns (63.524%)  route 1.550ns (36.476%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[2])
                                                      2.057     2.245 r  CCC/C0/P[2]
                         net (fo=1, routed)           0.982     3.227    CCC/C0_n_103
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     3.351 r  CCC/C[2]_i_1/O
                         net (fo=1, routed)           0.000     3.351    CCC/C[2]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   198.791    CCC/C_reg[2]
  -------------------------------------------------------------------
                         required time                        198.791    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                195.439    

Slack (MET) :             195.829ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 2.575ns (67.607%)  route 1.234ns (32.393%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[5])
                                                      2.057     2.245 r  CCC/C0/P[5]
                         net (fo=1, routed)           0.666     2.911    CCC/C0_n_100
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.045   198.740    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                        198.740    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                195.829    

Slack (MET) :             195.831ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.699ns (70.016%)  route 1.156ns (29.984%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[1])
                                                      2.057     2.245 r  CCC/C0/P[1]
                         net (fo=1, routed)           0.588     2.833    CCC/C0_n_104
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.957 r  CCC/C[1]_i_1/O
                         net (fo=1, routed)           0.000     2.957    CCC/C[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029   198.789    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                        198.789    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                195.831    

Slack (MET) :             195.849ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 2.575ns (67.718%)  route 1.228ns (32.282%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[4])
                                                      2.057     2.245 r  CCC/C0/P[4]
                         net (fo=1, routed)           0.660     2.905    CCC/C0_n_101
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.031   198.754    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                        198.754    
                         arrival time                          -2.905    
  -------------------------------------------------------------------
                         slack                                195.849    

Slack (MET) :             195.853ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.575ns (67.736%)  route 1.227ns (32.264%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[7])
                                                      2.057     2.245 r  CCC/C0/P[7]
                         net (fo=1, routed)           0.659     2.904    CCC/C0_n_98
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.028   198.757    CCC/C_reg[7]
  -------------------------------------------------------------------
                         required time                        198.757    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                195.853    

Slack (MET) :             195.944ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 2.699ns (72.092%)  route 1.045ns (27.908%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[3])
                                                      2.057     2.245 r  CCC/C0/P[3]
                         net (fo=1, routed)           0.477     2.722    CCC/C0_n_102
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124     2.846 r  CCC/C[3]_i_2/O
                         net (fo=1, routed)           0.000     2.846    CCC/C[3]_i_2_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031   198.791    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                        198.791    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                195.944    

Slack (MET) :             195.995ns  (required time - arrival time)
  Source:                 CCC/C_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 2.575ns (70.362%)  route 1.085ns (29.638%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  CCC/C_reg[5]/Q
                         net (fo=4, routed)           0.567     0.188    CCC/C[5]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[5]_P[6])
                                                      2.057     2.245 r  CCC/C0/P[6]
                         net (fo=1, routed)           0.517     2.762    CCC/C0_n_99
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
                         clock pessimism              0.600   199.102    
                         clock uncertainty           -0.318   198.785    
    SLICE_X10Y86         FDRE (Setup_fdre_C_D)       -0.028   198.757    CCC/C_reg[6]
  -------------------------------------------------------------------
                         required time                        198.757    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                195.995    

Slack (MET) :             196.471ns  (required time - arrival time)
  Source:                 CCC/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.704ns (26.442%)  route 1.958ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  CCC/C_reg[0]/Q
                         net (fo=4, routed)           0.882     0.440    CCC/C[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.564 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.527     1.092    CCC/C[7]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.216 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.549     1.765    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524   198.236    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                196.471    

Slack (MET) :             196.471ns  (required time - arrival time)
  Source:                 CCC/C_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.704ns (26.442%)  route 1.958ns (73.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 198.502 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.642    -0.898    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  CCC/C_reg[0]/Q
                         net (fo=4, routed)           0.882     0.440    CCC/C[0]
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     0.564 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.527     1.092    CCC/C[7]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I3_O)        0.124     1.216 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.549     1.765    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.522   198.502    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.575   199.077    
                         clock uncertainty           -0.318   198.760    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524   198.236    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                196.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.597%)  route 0.319ns (60.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.319    -0.110    CCC/C[6]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.065 r  CCC/C[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.065    CCC/C[3]_i_2_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.318    -0.261    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.092    -0.169    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.267    CCC/C_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[5]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.267    CCC/C_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.267    CCC/C_reg[6]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 CCC/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.739%)  route 0.345ns (62.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[6]/Q
                         net (fo=8, routed)           0.155    -0.274    CCC/C[6]
    SLICE_X10Y85         LUT6 (Prop_lut6_I4_O)        0.045    -0.229 r  CCC/C[7]_i_1/O
                         net (fo=4, routed)           0.190    -0.039    CCC/p_1_in[7]
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[7]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X10Y86         FDRE (Hold_fdre_C_R)         0.009    -0.267    CCC/C_reg[7]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[0]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.294    CCC/C_reg[0]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.294    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[2]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.294    CCC/C_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CCC/C_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.263%)  route 0.316ns (57.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  CCC/C_reg[3]/Q
                         net (fo=4, routed)           0.077    -0.375    CCC/C[3]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.330 r  CCC/C[7]_i_2/O
                         net (fo=2, routed)           0.063    -0.267    CCC/C[7]_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.222 r  CCC/C[3]_i_1/O
                         net (fo=4, routed)           0.175    -0.047    CCC/p_1_in[3]
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.318    -0.276    
    SLICE_X11Y85         FDRE (Hold_fdre_C_R)        -0.018    -0.294    CCC/C_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 CCC/C_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            CCC/C_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.682%)  route 0.420ns (62.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.571    -0.593    CCC/CLK
    SLICE_X10Y86         FDRE                                         r  CCC/C_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  CCC/C_reg[4]/Q
                         net (fo=4, routed)           0.147    -0.283    CCC/C[4]
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.238 r  CCC/C[7]_i_3/O
                         net (fo=5, routed)           0.273     0.036    CCC/C[7]_i_3_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.081 r  CCC/C[1]_i_1/O
                         net (fo=1, routed)           0.000     0.081    CCC/C[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    CLK0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.841    -0.832    CCC/CLK
    SLICE_X11Y85         FDRE                                         r  CCC/C_reg[1]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.318    -0.261    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.091    -0.170    CCC/C_reg[1]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.250    





