// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Thu Feb  4 21:37:13 2021
// Host        : TATE running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/jsteward/work/vu9p-mb-playground/vu9p-mb-playground.srcs/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0/design_1_axi_ethernet_0_dma_0_sim_netlist.v
// Design      : design_1_axi_ethernet_0_dma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcvu9p-flga2104-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_ethernet_0_dma_0,axi_dma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2019.1_AR72956" *) 
(* NotValidForBitStream *)
module design_1_axi_ethernet_0_dma_0
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_SG_CLK, ASSOCIATED_BUSIF M_AXI_SG, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, INSERT_VIP 0" *) input m_axi_sg_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_CLK, ASSOCIATED_BUSIF M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL, ASSOCIATED_RESET mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, INSERT_VIP 0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, INSERT_VIP 0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 150000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 150000000, ID_WIDTH 0, ADDR_WIDTH 36, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [35:0]m_axi_sg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN" *) output [7:0]m_axi_sg_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE" *) output [2:0]m_axi_sg_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST" *) output [1:0]m_axi_sg_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT" *) output [2:0]m_axi_sg_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE" *) output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA" *) output [31:0]m_axi_sg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB" *) output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP" *) input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR" *) output [35:0]m_axi_sg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN" *) output [7:0]m_axi_sg_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE" *) output [2:0]m_axi_sg_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST" *) output [1:0]m_axi_sg_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT" *) output [2:0]m_axi_sg_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE" *) output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA" *) input [31:0]m_axi_sg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP" *) input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 150000000, ID_WIDTH 0, ADDR_WIDTH 36, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [35:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [31:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output mm2s_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, LAYERED_METADATA undef, INSERT_VIP 0, HAS_BURST 0" *) output [31:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [3:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_CNTRL_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_CNTRL_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output mm2s_cntrl_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_CNTRL TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_CNTRL, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, LAYERED_METADATA undef, INSERT_VIP 0, HAS_BURST 0" *) output [31:0]m_axis_mm2s_cntrl_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_CNTRL TKEEP" *) output [3:0]m_axis_mm2s_cntrl_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_CNTRL TVALID" *) output m_axis_mm2s_cntrl_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_CNTRL TREADY" *) input m_axis_mm2s_cntrl_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_CNTRL TLAST" *) output m_axis_mm2s_cntrl_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 150000000, ID_WIDTH 0, ADDR_WIDTH 36, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [35:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output s2mm_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [3:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S2MM_STS_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_STS_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output s2mm_sts_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_STS TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_STS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_1_sys_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input [31:0]s_axis_s2mm_sts_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_STS TKEEP" *) input [3:0]s_axis_s2mm_sts_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_STS TVALID" *) input s_axis_s2mm_sts_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_STS TREADY" *) output s_axis_s2mm_sts_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_STS TLAST" *) input s_axis_s2mm_sts_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire [31:0]axi_dma_tstvec;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [35:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [35:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [35:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire [3:0]m_axis_mm2s_cntrl_tkeep;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s2mm_introut;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [31:0]s_axis_s2mm_sts_tdata;
  wire [3:0]s_axis_s2mm_sts_tkeep;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_MULTI_CHANNEL = "0" *) 
  (* C_FAMILY = "virtexuplus" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "1" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "1" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "1" *) 
  (* C_INCREASE_THROUGHPUT = "0" *) 
  (* C_INSTANCE = "axi_dma" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_BURST_SIZE = "16" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "36" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "36" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "36" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_BURST_SIZE = "16" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "1" *) 
  (* C_SG_LENGTH_WIDTH = "16" *) 
  (* C_SG_USE_STSAPP_LENGTH = "1" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_axi_ethernet_0_dma_0_axi_dma U0
       (.axi_dma_tstvec(axi_dma_tstvec),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tkeep(m_axis_mm2s_cntrl_tkeep),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata(s_axis_s2mm_sts_tdata),
        .s_axis_s2mm_sts_tkeep(s_axis_s2mm_sts_tkeep),
        .s_axis_s2mm_sts_tlast(s_axis_s2mm_sts_tlast),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover
   (m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    m_axis_mm2s_sts_tvalid_int,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    s_axis_s2mm_tready,
    sig_rst2all_stop_request_0,
    s_axis_s2mm_cmd_tready,
    m_axis_s2mm_sts_tvalid_int,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    s2mm_halt_cmplt,
    m_axi_mm2s_rready,
    m_axi_s2mm_bready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_s_h_halt_reg_reg_0,
    s_axis_mm2s_cmd_tvalid_split,
    p_2_out,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    p_7_out,
    p_13_out,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    D,
    m_axis_mm2s_tready,
    m_axi_s2mm_bresp,
    s_axis_s2mm_tdata,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep);
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output m_axis_mm2s_sts_tvalid_int;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output s_axis_s2mm_tready;
  output sig_rst2all_stop_request_0;
  output s_axis_s2mm_cmd_tready;
  output m_axis_s2mm_sts_tvalid_int;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output mm2s_halt_cmplt;
  output [35:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output [35:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output s2mm_halt_cmplt;
  output m_axi_mm2s_rready;
  output m_axi_s2mm_bready;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_s_h_halt_reg_reg_0;
  input s_axis_mm2s_cmd_tvalid_split;
  input p_2_out;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input p_7_out;
  input p_13_out;
  input \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input [54:0]D;
  input m_axis_mm2s_tready;
  input [1:0]m_axi_s2mm_bresp;
  input [31:0]s_axis_s2mm_tdata;
  input [53:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;

  wire [54:0]D;
  wire \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire [53:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [35:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire out;
  wire p_13_out;
  wire p_2_out;
  wire p_7_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sts_received_i_reg;

  design_1_axi_ethernet_0_dma_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_mm2s_sts_tvalid_int),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .out(out),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sts_received_i_reg(sts_received_i_reg));
  design_1_axi_ethernet_0_dma_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (m_axis_s2mm_sts_tvalid_int),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg_0,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    SS,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_arready,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg_dly3,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg_0;
  output [35:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input [0:0]SS;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_mm2s_arready;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg_dly3;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ;
  wire [0:0]SS;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [82:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[35]_i_1__1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized1_22 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({p_1_out[82],p_1_out[79],p_1_out[77],p_1_out[71:68],p_1_out[39:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg2_reg_1(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_1),
        .sig_init_reg2_reg_3(sig_init_reg2_reg_2),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[82]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(sig_halt_reg_dly3),
        .O(sig_calc_error_reg_reg_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[35]_i_1__1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_araddr[32]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_araddr[33]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_araddr[34]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_araddr[35]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[79]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[68]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[69]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[70]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[71]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[77]),
        .Q(m_axi_mm2s_arsize),
        .R(\sig_next_addr_reg[35]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_45 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_addr_cntl__parameterized0
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    DI,
    E,
    sig_posted_to_axi_2_reg_0,
    sig_posted_to_axi_2_reg_1,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_ok_to_post_wr_addr,
    sig_data2all_tlast_error,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_s2mm_awready,
    FIFO_Full_reg_1,
    p_22_out,
    sig_dre2ibtt_tvalid,
    full,
    Q,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output [2:0]DI;
  output [0:0]E;
  output sig_posted_to_axi_2_reg_0;
  output sig_posted_to_axi_2_reg_1;
  output [35:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_ok_to_post_wr_addr;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_s2mm_awready;
  input FIFO_Full_reg_1;
  input p_22_out;
  input sig_dre2ibtt_tvalid;
  input full;
  input [0:0]Q;
  input [41:0]in;

  wire [2:0]DI;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_46 ;
  wire [0:0]Q;
  wire full;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [35:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in;
  wire [82:4]p_1_out;
  wire p_22_out;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_dre2ibtt_tvalid;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire \sig_next_addr_reg[35]_i_1__2_n_0 ;
  wire sig_ok_to_post_wr_addr;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_posted_to_axi_2_reg_1;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_46 ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_1_out[82],p_1_out[79],p_1_out[77],p_1_out[71:68],p_1_out[39:4]}),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(sig_posted_to_axi_2),
        .I1(Q),
        .O(sig_posted_to_axi_2_reg_1));
  LUT3 #(
    .INIT(8'hFB)) 
    i__carry_i_1
       (.I0(sig_posted_to_axi_2),
        .I1(sig_dre2ibtt_tvalid),
        .I2(full),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'hFB)) 
    i__carry_i_2
       (.I0(sig_posted_to_axi_2),
        .I1(sig_dre2ibtt_tvalid),
        .I2(full),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'hFB)) 
    i__carry_i_3
       (.I0(sig_posted_to_axi_2),
        .I1(sig_dre2ibtt_tvalid),
        .I2(full),
        .O(DI[0]));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_0_in),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[82]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[35]_i_1__2 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_s2mm_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_s2mm_awaddr[32]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_s2mm_awaddr[33]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_s2mm_awaddr[34]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_s2mm_awaddr[35]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[79]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[68]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[69]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[70]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[71]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[77]),
        .Q(m_axi_s2mm_awsize),
        .R(\sig_next_addr_reg[35]_i_1__2_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_46 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_46 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_uncom_wrcnt[7]_i_1 
       (.I0(sig_posted_to_axi_2),
        .I1(full),
        .I2(sig_dre2ibtt_tvalid),
        .O(E));
  LUT3 #(
    .INIT(8'hDF)) 
    \sig_uncom_wrcnt[7]_i_3 
       (.I0(sig_posted_to_axi_2),
        .I1(full),
        .I2(sig_dre2ibtt_tvalid),
        .O(sig_posted_to_axi_2_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_cmd_status
   (sig_init_reg2,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_s2mm_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    E,
    Q,
    sig_stream_rst,
    sig_init_reg,
    m_axi_s2mm_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_s2mm_cmd_tvalid_split,
    p_0_out,
    m_axis_s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    p_13_out,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ,
    D);
  output sig_init_reg2;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_s2mm_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output [0:0]E;
  output [53:0]Q;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_s2mm_cmd_tvalid_split;
  input p_0_out;
  input m_axis_s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input p_13_out;
  input \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [53:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  input [3:0]D;

  wire [3:0]D;
  wire \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [0:0]E;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire I_CMD_FIFO_n_5;
  wire [53:0]Q;
  wire [53:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_0_out;
  wire p_13_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;

  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done_0),
        .sig_init_done_reg_0(I_CMD_FIFO_n_5),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg2_reg_0(I_CMD_FIFO_n_5),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_cmd_status_16
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2rsc_status_ready,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    E,
    Q,
    sig_init_done_reg,
    m_axi_mm2s_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    SS,
    sig_init_done_reg_0,
    s_axis_mm2s_cmd_tvalid_split,
    p_0_out,
    p_2_out,
    sig_rsc2stat_status_valid,
    p_7_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2rsc_status_ready;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  output [0:0]E;
  output [54:0]Q;
  input sig_init_done_reg;
  input m_axi_mm2s_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input [0:0]SS;
  input sig_init_done_reg_0;
  input s_axis_mm2s_cmd_tvalid_split;
  input p_0_out;
  input p_2_out;
  input sig_rsc2stat_status_valid;
  input p_7_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [54:0]D;
  input [3:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;

  wire [54:0]D;
  wire [0:0]E;
  wire [54:0]Q;
  wire [0:0]SS;
  wire [3:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_0_out;
  wire p_2_out;
  wire p_7_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sts_received_i_reg;

  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized0_20 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.SS(SS),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sts_received_i_reg(sts_received_i_reg));
  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo_21 I_CMD_FIFO
       (.D(D),
        .E(E),
        .Q(Q),
        .SS(SS),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_out(p_0_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo
   (sig_init_reg2,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_s2mm_cmd_tready,
    E,
    sig_init_reg2_reg_0,
    Q,
    sig_stream_rst,
    sig_init_reg,
    m_axi_s2mm_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_s2mm_cmd_tvalid_split,
    p_0_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 );
  output sig_init_reg2;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_s2mm_cmd_tready;
  output [0:0]E;
  output sig_init_reg2_reg_0;
  output [53:0]Q;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_s2mm_cmd_tvalid_split;
  input p_0_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done_0;
  input [53:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 ;

  wire [0:0]E;
  wire [53:0]Q;
  wire [53:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire p_0_out;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__5_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg2_reg_0;
  wire sig_stream_rst;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1__0 
       (.I0(s_axis_s2mm_cmd_tready),
        .I1(s_axis_s2mm_cmd_tvalid_split),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [24]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [25]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [26]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [27]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [28]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [29]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [30]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [31]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [32]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [33]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [34]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [35]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [36]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [37]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [38]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [39]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [40]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [41]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [42]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [43]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [44]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [45]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [46]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [47]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [48]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [49]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [50]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [51]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [52]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [53]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]_0 [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hF4)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(s_axis_s2mm_cmd_tvalid_split),
        .I1(s_axis_s2mm_cmd_tready),
        .I2(p_0_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(s_axis_s2mm_cmd_tready),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__5_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo_21
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    s_axis_mm2s_cmd_tready,
    E,
    Q,
    sig_init_done_reg_0,
    m_axi_mm2s_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    SS,
    s_axis_mm2s_cmd_tvalid_split,
    p_0_out,
    D);
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_mm2s_cmd_tready;
  output [0:0]E;
  output [54:0]Q;
  input sig_init_done_reg_0;
  input m_axi_mm2s_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input [0:0]SS;
  input s_axis_mm2s_cmd_tvalid_split;
  input p_0_out;
  input [54:0]D;

  wire [54:0]D;
  wire [0:0]E;
  wire [54:0]Q;
  wire [0:0]SS;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire p_0_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_init_done;
  wire sig_init_done_reg_0;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[70]_i_1 
       (.I0(s_axis_mm2s_cmd_tready),
        .I1(s_axis_mm2s_cmd_tvalid_split),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[32]),
        .Q(Q[32]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[33]),
        .Q(Q[33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[34]),
        .Q(Q[34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[35]),
        .Q(Q[35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[36]),
        .Q(Q[36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[37]),
        .Q(Q[37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[38]),
        .Q(Q[38]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[39]),
        .Q(Q[39]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[40]),
        .Q(Q[40]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[41]),
        .Q(Q[41]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[42]),
        .Q(Q[42]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[43]),
        .Q(Q[43]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[44]),
        .Q(Q[44]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[45]),
        .Q(Q[45]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[46]),
        .Q(Q[46]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[47]),
        .Q(Q[47]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[48]),
        .Q(Q[48]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[49]),
        .Q(Q[49]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[50]),
        .Q(Q[50]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[51]),
        .Q(Q[51]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[52]),
        .Q(Q[52]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[53]),
        .Q(Q[53]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[54]),
        .Q(Q[54]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hF4)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(s_axis_mm2s_cmd_tvalid_split),
        .I1(s_axis_mm2s_cmd_tready),
        .I2(p_0_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(s_axis_mm2s_cmd_tready),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    sig_init_done_reg_0,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    m_axis_s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    p_13_out,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  input sig_init_done_reg_0;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input m_axis_s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input p_13_out;
  input \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [3:0]D;

  wire [3:0]D;
  wire \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire [6:1]m_axis_s2mm_sts_tdata_int;
  wire m_axis_s2mm_sts_tready;
  wire p_13_out;
  wire s2mm_decerr_i;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_regfifo;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DETERMINATE_BTT_MODE.s2mm_decerr_i_i_1 
       (.I0(p_13_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[5]),
        .O(s2mm_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DETERMINATE_BTT_MODE.s2mm_interr_i_i_1 
       (.I0(p_13_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[4]),
        .O(s2mm_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h08080800)) 
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1 
       (.I0(\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(p_13_out),
        .I3(m_axis_s2mm_sts_tdata_int[4]),
        .I4(m_axis_s2mm_sts_tdata_int[1]),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \DETERMINATE_BTT_MODE.s2mm_slverr_i_i_1 
       (.I0(p_13_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_s2mm_sts_tdata_int[6]),
        .O(s2mm_slverr_i));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_s2mm_sts_tdata_int[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_s2mm_sts_tdata_int[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_s2mm_sts_tdata_int[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_s2mm_sts_tdata_int[6]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(m_axis_s2mm_sts_tready),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_init_done),
        .I3(sig_wsc2stat_status_valid),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(m_axis_s2mm_sts_tready),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized0_20
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    sig_init_done_reg_0,
    m_axi_mm2s_aclk,
    SS,
    p_2_out,
    sig_rsc2stat_status_valid,
    p_7_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 );
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  input sig_init_done_reg_0;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input p_2_out;
  input sig_rsc2stat_status_valid;
  input p_7_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [3:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;

  wire [0:0]SS;
  wire [3:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_mm2s_aclk;
  wire [6:0]m_axis_mm2s_sts_tdata_int;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire p_2_out;
  wire p_7_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_regfifo;
  wire sig_rsc2stat_status_valid;
  wire sts_received_i_reg;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [0]),
        .Q(m_axis_mm2s_sts_tdata_int[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [1]),
        .Q(m_axis_mm2s_sts_tdata_int[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [2]),
        .Q(m_axis_mm2s_sts_tdata_int[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_regfifo),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 [3]),
        .Q(m_axis_mm2s_sts_tdata_int[6]),
        .R(SS));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(p_2_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_init_done_0),
        .I3(sig_rsc2stat_status_valid),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(p_2_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_decerr_i_i_1
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[5]),
        .O(mm2s_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_interr_i_i_1
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[4]),
        .O(mm2s_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_slverr_i_i_1
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[6]),
        .O(mm2s_slverr_i));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mm2s_tag[0]_i_1 
       (.I0(p_7_out),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(m_axis_mm2s_sts_tdata_int[0]),
        .O(sts_received_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    p_0_in,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n_reg_0,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_ok_to_post_wr_addr,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg_1,
    p_22_out,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output p_0_in;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_ok_to_post_wr_addr;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg_1;
  input p_22_out;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_ok_to_post_wr_addr;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized1_22
   (FIFO_Full_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    SS,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  input [0:0]SS;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_mstr2addr_cmd_valid;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_reset_reg;
  wire sig_sf_allow_addr_req;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized4_23 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_push_addr_reg1_out),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_3),
        .O(sig_init_done_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_1),
        .O(sig_init_reg2_reg_2));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_reset_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_2),
        .O(sig_init_reg2_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done_3),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    D,
    sig_push_dqual_reg17_out,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_first_dbeat_reg,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    out,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_mstr2data_cmd_valid,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_next_tag_reg[0]_i_3 ,
    full,
    sig_dqual_reg_empty_reg_0,
    m_axi_mm2s_rvalid,
    \sig_next_tag_reg[0]_i_3_0 ,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output [7:0]D;
  output sig_push_dqual_reg17_out;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_first_dbeat_reg;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  output [12:0]out;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_mstr2data_cmd_valid;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]\sig_next_tag_reg[0]_i_3 ;
  input full;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mm2s_rvalid;
  input \sig_next_tag_reg[0]_i_3_0 ;
  input sig_dqual_reg_full;
  input [16:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [12:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire [2:0]\sig_next_tag_reg[0]_i_3 ;
  wire \sig_next_tag_reg[0]_i_3_0 ;
  wire sig_push_dqual_reg17_out;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_last_dbeat_reg(sig_push_dqual_reg17_out),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg[0]_i_3 (\sig_next_tag_reg[0]_i_3 ),
        .\sig_next_tag_reg[0]_i_3_0 (\sig_next_tag_reg[0]_i_3_0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    Q,
    sel,
    sig_inhibit_rdy_n_reg_0,
    E,
    D,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    p_7_out_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg_0,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[2] ,
    dout,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [0:0]Q;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]E;
  output [1:0]D;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input p_7_out_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg_0;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]dout;
  input [2:0]in;

  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]dout;
  wire [2:0]in;
  wire m_axi_mm2s_aclk;
  wire p_7_out_1;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2sf_cmd_valid;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .dout(dout),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_7_out_1(p_7_out_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized4
   (sig_init_reg_reg_0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    m_axi_s2mm_bready,
    E,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    \sig_addr_posted_cntr_reg[1] ,
    m_axi_s2mm_bvalid,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg2,
    sig_init_done,
    m_axi_s2mm_bready_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_strbgen_bytes_ireg2,
    m_axi_s2mm_bresp);
  output sig_init_reg_reg_0;
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output m_axi_s2mm_bready;
  output [0:0]E;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input \sig_addr_posted_cntr_reg[1] ;
  input m_axi_s2mm_bvalid;
  input [0:0]out;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg2;
  input sig_init_done;
  input m_axi_s2mm_bready_0;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]sig_strbgen_bytes_ireg2;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__11_n_0;
  wire sig_init_reg2;
  wire sig_init_reg_reg_0;
  wire [0:0]sig_strbgen_bytes_ireg2;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_reg2),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_reg2),
        .I3(sig_init_done),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__11_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strbgen_bytes_ireg2[1]_i_1__0 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_strbgen_bytes_ireg2),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized5
   (FIFO_Full_reg,
    sig_init_done,
    p_0_in,
    out,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_inhibit_rdy_n_reg_0,
    D,
    E,
    sig_push_coelsc_reg,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \sig_wdc_statcnt_reg[0] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output p_0_in;
  output [2:0]out;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output sig_inhibit_rdy_n_reg_0;
  output [2:0]D;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [3:0]\sig_wdc_statcnt_reg[0] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [3:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [3:0]in;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_wdc_statcnt_reg[0] ;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done,
    sel,
    Q,
    sig_inhibit_rdy_n_reg_0,
    D,
    out,
    \sig_next_strt_offset_reg[0] ,
    \sig_next_strt_offset_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_sm_ld_dre_cmd,
    p_9_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sel;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output [2:0]D;
  output [18:0]out;
  output [0:0]\sig_next_strt_offset_reg[0] ;
  output [0:0]\sig_next_strt_offset_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_sm_ld_dre_cmd;
  input p_9_out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input [1:0]\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  input [20:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire [1:0]\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  wire [0:0]Q;
  wire [20:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_9_out;
  wire sel;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire [0:0]\sig_next_strt_offset_reg[0] ;
  wire [0:0]\sig_next_strt_offset_reg[1] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized9 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] (\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_9_out(p_9_out),
        .\sig_next_strt_offset_reg[0] (\sig_next_strt_offset_reg[0] ),
        .\sig_next_strt_offset_reg[1] (\sig_next_strt_offset_reg[1] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized7
   (FIFO_Full_reg,
    SR,
    \storage_data_reg[1] ,
    out,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ,
    sig_inhibit_rdy_n,
    p_0_out,
    sig_last_reg_out_reg,
    Q,
    sig_eop_sent,
    E,
    \storage_data_reg[2] ,
    \storage_data_reg[1]_0 ,
    \storage_data_reg[0] ,
    \storage_data_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ,
    \storage_data_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    m_axi_s2mm_aclk,
    slice_insert_valid,
    sig_strm_tlast,
    sig_eop_sent_reg_reg,
    sig_tlast_error_reg,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    sig_flush_db1,
    sig_flush_db2,
    \sig_data_reg_out_reg[31] ,
    sig_err_underflow_reg,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_eop_halt_xfer,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 );
  output FIFO_Full_reg;
  output [0:0]SR;
  output [0:0]\storage_data_reg[1] ;
  output [5:0]out;
  output \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  output sig_inhibit_rdy_n;
  output p_0_out;
  output sig_last_reg_out_reg;
  output [0:0]Q;
  output sig_eop_sent;
  output [0:0]E;
  output [0:0]\storage_data_reg[2] ;
  output [0:0]\storage_data_reg[1]_0 ;
  output [0:0]\storage_data_reg[0] ;
  output [0:0]\storage_data_reg[3] ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  output [0:0]\storage_data_reg[3]_0 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  input m_axi_s2mm_aclk;
  input slice_insert_valid;
  input sig_strm_tlast;
  input sig_eop_sent_reg_reg;
  input sig_tlast_error_reg;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input sig_flush_db1;
  input sig_flush_db2;
  input \sig_data_reg_out_reg[31] ;
  input sig_err_underflow_reg;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_eop_halt_xfer;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out_reg[31] ;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_err_underflow_reg;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__4_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_reg_out_reg;
  wire sig_strm_tlast;
  wire sig_tlast_error_reg;
  wire slice_insert_valid;
  wire [0:0]\storage_data_reg[0] ;
  wire [0:0]\storage_data_reg[1] ;
  wire [0:0]\storage_data_reg[1]_0 ;
  wire [0:0]\storage_data_reg[2] ;
  wire [0:0]\storage_data_reg[3] ;
  wire [0:0]\storage_data_reg[3]_0 ;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized10 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q(Q),
        .SS(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_tlast_error_reg(sig_tlast_error_reg),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[0] (\storage_data_reg[0] ),
        .\storage_data_reg[1] (\storage_data_reg[1] ),
        .\storage_data_reg[1]_0 (\storage_data_reg[1]_0 ),
        .\storage_data_reg[2] (\storage_data_reg[2] ),
        .\storage_data_reg[3] (\storage_data_reg[3] ),
        .\storage_data_reg[3]_0 (\storage_data_reg[3]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__4
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .I4(sig_init_done),
        .O(sig_init_done_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__4_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized8
   (FIFO_Full_reg,
    sig_init_done,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_push_dqual_reg,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    SR,
    E,
    out,
    sig_wr_fifo,
    sig_ld_new_cmd_reg_reg,
    sig_inhibit_rdy_n_reg_0,
    sig_s_ready_out_reg,
    FIFO_Full_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    \sig_dbeat_cntr_reg[5] ,
    Q,
    sig_first_dbeat_reg_0,
    sig_last_mmap_dbeat,
    sig_ld_new_cmd_reg,
    p_11_out,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    empty,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_dqual_reg_empty_reg_1,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_2,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_dqual_reg_full_i_4,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_push_dqual_reg;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [0:0]SR;
  output [0:0]E;
  output [11:0]out;
  output sig_wr_fifo;
  output sig_ld_new_cmd_reg_reg;
  output sig_inhibit_rdy_n_reg_0;
  output sig_s_ready_out_reg;
  output FIFO_Full_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_last_dbeat_reg;
  input sig_first_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[5] ;
  input [7:0]Q;
  input sig_first_dbeat_reg_0;
  input sig_last_mmap_dbeat;
  input sig_ld_new_cmd_reg;
  input p_11_out;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input empty;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_dqual_reg_empty_reg_1;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_dqual_reg_full_i_4;
  input [15:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire empty;
  wire m_axi_s2mm_aclk;
  wire [11:0]out;
  wire p_11_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire [2:0]sig_dqual_reg_full_i_4;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire [15:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized12 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .Q(Q),
        .SR(SR),
        .empty(empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full_i_4(sig_dqual_reg_full_i_4),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_inhibit_rdy_n_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_dre" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_mm2s_dre
   (sig_dre2skid_wvalid,
    sig_dre2skid_wlast,
    sig_flush_db1,
    sig_dre_tvalid_i_reg_0,
    rd_en,
    sig_enable_input_rdy_reg_0,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ,
    D,
    SS,
    m_axi_mm2s_aclk,
    sig_flush_db1_reg_0,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    empty,
    lsig_cmd_loaded,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ,
    dout,
    Q,
    p_7_out_1,
    sig_sstrb_stop_mask,
    E,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    sig_tlast_enables,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    SR,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 );
  output sig_dre2skid_wvalid;
  output sig_dre2skid_wlast;
  output sig_flush_db1;
  output sig_dre_tvalid_i_reg_0;
  output rd_en;
  output sig_enable_input_rdy_reg_0;
  output [8:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  output [3:0]D;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_flush_db1_reg_0;
  input out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input empty;
  input lsig_cmd_loaded;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ;
  input [35:0]dout;
  input [1:0]Q;
  input p_7_out_1;
  input [0:0]sig_sstrb_stop_mask;
  input [0:0]E;
  input [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input [2:0]sig_tlast_enables;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  input [0:0]SR;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ;
  wire [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ;
  wire [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ;
  wire [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ;
  wire [8:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [35:0]dout;
  wire empty;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_0_in31_in;
  wire p_15_out;
  wire p_16_out;
  wire p_20_out;
  wire p_24_out;
  wire p_28_out;
  wire p_32_out;
  wire p_36_out;
  wire p_40_out;
  wire p_7_out_1;
  wire rd_en;
  wire sig_advance_pipe_data58_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [8:8]\sig_delay_mux_bus[0]_22 ;
  wire [9:0]\sig_delay_mux_bus[0]_23 ;
  wire [8:8]\sig_delay_mux_bus[1]_12 ;
  wire [9:0]\sig_delay_mux_bus[1]_18 ;
  wire sig_dre2skid_wlast;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i0;
  wire sig_dre_tvalid_i_i_1_n_0;
  wire sig_dre_tvalid_i_reg_0;
  wire sig_enable_input_rdy;
  wire sig_enable_input_rdy_reg_0;
  wire [7:0]\sig_final_mux_bus[0]_19 ;
  wire [8:8]\sig_final_mux_bus[0]_20 ;
  wire [8:8]\sig_final_mux_bus[1]_14 ;
  wire [7:0]\sig_final_mux_bus[1]_21 ;
  wire [7:0]\sig_final_mux_bus[2]_16 ;
  wire [8:8]\sig_final_mux_bus[2]_17 ;
  wire [7:0]\sig_final_mux_bus[3]_15 ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1;
  wire sig_flush_db1_i_1_n_0;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1_n_0;
  wire [8:8]\sig_pass_mux_bus[3]_13 ;
  wire [1:0]sig_shift_case_reg;
  wire [0:0]sig_sstrb_stop_mask;
  wire [2:0]sig_tlast_enables;
  wire sig_tlast_out_i_2_n_0;
  wire sig_tlast_out_i_3_n_0;
  wire sig_tlast_out_i_4_n_0;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .O(\sig_delay_mux_bus[0]_23 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .O(\sig_delay_mux_bus[0]_23 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .O(\sig_delay_mux_bus[0]_23 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .O(\sig_delay_mux_bus[0]_23 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .O(\sig_delay_mux_bus[0]_23 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .O(\sig_delay_mux_bus[0]_23 [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .O(\sig_delay_mux_bus[0]_23 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .O(\sig_delay_mux_bus[0]_23 [7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1 
       (.I0(p_0_in31_in),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .O(\sig_delay_mux_bus[0]_22 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(\sig_delay_mux_bus[0]_22 ),
        .I1(sig_advance_pipe_data58_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I5(p_0_in31_in),
        .O(p_40_out));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .O(\sig_delay_mux_bus[0]_23 [9]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_22 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_40_out),
        .D(\sig_delay_mux_bus[0]_23 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_delay_mux_bus[1]_18 [0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_delay_mux_bus[1]_18 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_delay_mux_bus[1]_18 [2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .O(\sig_delay_mux_bus[1]_18 [3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .O(\sig_delay_mux_bus[1]_18 [4]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .O(\sig_delay_mux_bus[1]_18 [5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_delay_mux_bus[1]_18 [6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_delay_mux_bus[1]_18 [7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1 
       (.I0(p_0_in31_in),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .O(\sig_delay_mux_bus[1]_12 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(p_0_in31_in),
        .I3(sig_advance_pipe_data58_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(p_0_in31_in),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .O(p_36_out));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_18 [9]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_12 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_36_out),
        .D(\sig_delay_mux_bus[1]_18 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(p_0_in31_in),
        .I1(sig_advance_pipe_data58_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(p_0_in31_in),
        .I1(sig_advance_pipe_data58_out),
        .O(p_32_out));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(p_0_in31_in),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_32_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5DDD5DDD5DDFFFF)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I5(dout[32]),
        .O(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(dout[32]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .R(p_15_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [9]),
        .R(p_15_out));
  LUT6 #(
    .INIT(64'hD5DDD5DDD5DDFFFF)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I5(dout[33]),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[9]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[10]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[11]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[12]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[13]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[14]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[15]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(dout[33]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(sig_tlast_enables[0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5DDD5DDD5DDFFFF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(out),
        .I3(sig_dre2skid_wvalid),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I5(dout[34]),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[16]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[17]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[18]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[19]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[20]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[21]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[22]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[23]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(dout[34]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .D(sig_tlast_enables[1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4 
       (.I0(sig_dre2skid_wvalid),
        .I1(out),
        .O(sig_dre_tvalid_i_reg_0));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[24]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[25]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[26]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[27]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[28]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[29]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[30]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[31]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(dout[35]),
        .Q(p_0_in31_in),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(sig_tlast_enables[2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h9999AA9AAAAAAAAA)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I5(p_7_out_1),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4440BBBFBBBF4440)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I1(p_7_out_1),
        .I2(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I4(Q[1]),
        .I5(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055040000)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I4(p_7_out_1),
        .I5(Q[0]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ));
  FDRE \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ),
        .Q(sig_shift_case_reg[0]),
        .R(SS));
  FDRE \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ),
        .Q(sig_shift_case_reg[1]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [0]),
        .O(\sig_final_mux_bus[0]_19 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [1]),
        .O(\sig_final_mux_bus[0]_19 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [2]),
        .O(\sig_final_mux_bus[0]_19 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [3]),
        .O(\sig_final_mux_bus[0]_19 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [4]),
        .O(\sig_final_mux_bus[0]_19 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [5]),
        .O(\sig_final_mux_bus[0]_19 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [6]),
        .O(\sig_final_mux_bus[0]_19 [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [7]),
        .O(\sig_final_mux_bus[0]_19 [7]));
  LUT6 #(
    .INIT(64'h47000000FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [8]),
        .I3(sig_dre2skid_wvalid),
        .I4(out),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888A8880)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .O(p_28_out));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [8]),
        .O(\sig_final_mux_bus[0]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_19 [0]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_19 [1]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_19 [2]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_19 [3]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_19 [4]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_19 [5]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_19 [6]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_19 [7]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_28_out),
        .D(\sig_final_mux_bus[0]_20 ),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\sig_final_mux_bus[1]_21 [0]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\sig_final_mux_bus[1]_21 [1]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\sig_final_mux_bus[1]_21 [2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\sig_final_mux_bus[1]_21 [3]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\sig_final_mux_bus[1]_21 [4]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\sig_final_mux_bus[1]_21 [5]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\sig_final_mux_bus[1]_21 [6]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\sig_final_mux_bus[1]_21 [7]));
  LUT4 #(
    .INIT(16'h40FF)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(\sig_final_mux_bus[1]_14 ),
        .I1(sig_dre2skid_wvalid),
        .I2(out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88AAAAA0880000A0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [8]),
        .O(p_24_out));
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .O(\sig_final_mux_bus[1]_14 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_21 [0]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_21 [1]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_21 [2]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_21 [3]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_21 [4]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_21 [5]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_21 [6]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_21 [7]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_24_out),
        .D(\sig_final_mux_bus[1]_14 ),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [0]),
        .O(\sig_final_mux_bus[2]_16 [0]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\sig_final_mux_bus[2]_16 [1]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\sig_final_mux_bus[2]_16 [2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [3]),
        .O(\sig_final_mux_bus[2]_16 [3]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .O(\sig_final_mux_bus[2]_16 [4]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\sig_final_mux_bus[2]_16 [5]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\sig_final_mux_bus[2]_16 [6]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\sig_final_mux_bus[2]_16 [7]));
  LUT4 #(
    .INIT(16'h40FF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(\sig_final_mux_bus[2]_17 ),
        .I1(sig_dre2skid_wvalid),
        .I2(out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\sig_final_mux_bus[2]_17 ),
        .O(p_20_out));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [8]),
        .O(\sig_final_mux_bus[2]_17 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_16 [0]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_16 [1]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_16 [2]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_16 [3]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_16 [4]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_16 [5]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_16 [6]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_16 [7]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_20_out),
        .D(\sig_final_mux_bus[2]_17 ),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [0]),
        .O(\sig_final_mux_bus[3]_15 [0]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [1]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [1]),
        .O(\sig_final_mux_bus[3]_15 [1]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [2]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [2]),
        .O(\sig_final_mux_bus[3]_15 [2]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [3]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [3]),
        .O(\sig_final_mux_bus[3]_15 [3]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [4]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [4]),
        .O(\sig_final_mux_bus[3]_15 [4]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [5]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [5]),
        .O(\sig_final_mux_bus[3]_15 [5]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [6]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [6]),
        .O(\sig_final_mux_bus[3]_15 [6]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [7]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I3(sig_shift_case_reg[0]),
        .I4(sig_shift_case_reg[1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [7]),
        .O(\sig_final_mux_bus[3]_15 [7]));
  LUT4 #(
    .INIT(16'h40FF)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(\sig_pass_mux_bus[3]_13 ),
        .I1(sig_dre2skid_wvalid),
        .I2(out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(sig_advance_pipe_data58_out),
        .I1(\sig_pass_mux_bus[3]_13 ),
        .O(p_16_out));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [8]),
        .I4(sig_shift_case_reg[0]),
        .I5(p_0_in31_in),
        .O(\sig_pass_mux_bus[3]_13 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_15 [0]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_15 [1]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_15 [2]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_15 [3]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_15 [4]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_15 [5]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_15 [6]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_final_mux_bus[3]_15 [7]),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_16_out),
        .D(\sig_pass_mux_bus[3]_13 ),
        .Q(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_dre_tvalid_i_i_1
       (.I0(sig_advance_pipe_data58_out),
        .I1(sig_dre2skid_wvalid),
        .I2(out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_dre_tvalid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'h4440444444404440)) 
    sig_dre_tvalid_i_i_2
       (.I0(sig_dre_tvalid_i_reg_0),
        .I1(sig_enable_input_rdy),
        .I2(sig_flush_db2),
        .I3(sig_flush_db1),
        .I4(empty),
        .I5(lsig_cmd_loaded),
        .O(sig_advance_pipe_data58_out));
  LUT2 #(
    .INIT(4'hE)) 
    sig_dre_tvalid_i_i_3
       (.I0(sig_final_mux_has_tlast),
        .I1(\sig_pass_mux_bus[3]_13 ),
        .O(sig_dre_tvalid_i0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_advance_pipe_data58_out),
        .D(sig_dre_tvalid_i0),
        .Q(sig_dre2skid_wvalid),
        .R(sig_dre_tvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_enable_input_rdy_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_enable_input_rdy),
        .R(SS));
  LUT4 #(
    .INIT(16'hD0FF)) 
    sig_flush_db1_i_1
       (.I0(sig_dre2skid_wvalid),
        .I1(out),
        .I2(sig_flush_db2),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_flush_db1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_reg_0),
        .Q(sig_flush_db1),
        .R(sig_flush_db1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    sig_flush_db2_i_1
       (.I0(sig_flush_db2),
        .I1(sig_dre2skid_wvalid),
        .I2(out),
        .I3(sig_flush_db1),
        .O(sig_flush_db2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1_n_0),
        .Q(sig_flush_db2),
        .R(sig_flush_db1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 [8]),
        .I1(sig_sstrb_stop_mask),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    sig_tlast_out_i_1
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2 [9]),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [9]),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [9]),
        .I3(sig_tlast_out_i_2_n_0),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5 [9]),
        .I5(sig_tlast_out_i_3_n_0),
        .O(sig_final_mux_has_tlast));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_tlast_out_i_2
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .O(sig_tlast_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00DC00)) 
    sig_tlast_out_i_3
       (.I0(sig_shift_case_reg[0]),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3 [9]),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4 [9]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .I5(sig_tlast_out_i_4_n_0),
        .O(sig_tlast_out_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hAAAAFFFE)) 
    sig_tlast_out_i_4
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0 [9]),
        .I4(sig_shift_case_reg[1]),
        .O(sig_tlast_out_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_advance_pipe_data58_out),
        .D(sig_final_mux_has_tlast),
        .Q(sig_dre2skid_wlast),
        .R(sig_dre_tvalid_i_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_enable_input_rdy_reg_0),
        .O(rd_en));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I1(sig_enable_input_rdy),
        .I2(sig_flush_db2),
        .I3(sig_flush_db1),
        .O(sig_enable_input_rdy_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_mm2s_full_wrap
   (m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    s_axis_mm2s_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sts_received_i_reg,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    s_axis_mm2s_cmd_tvalid_split,
    p_2_out,
    p_7_out,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    D,
    m_axis_mm2s_tready,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp);
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output s_axis_mm2s_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sts_received_i_reg;
  output mm2s_halt_cmplt;
  output [35:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input s_axis_mm2s_cmd_tvalid_split;
  input p_2_out;
  input p_7_out;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input [54:0]D;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;

  wire [54:0]D;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_3 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_5 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_43 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_50 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_53 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_11;
  wire I_ADDR_CNTL_n_12;
  wire I_ADDR_CNTL_n_2;
  wire I_ADDR_CNTL_n_6;
  wire I_ADDR_CNTL_n_7;
  wire I_ADDR_CNTL_n_8;
  wire I_ADDR_CNTL_n_9;
  wire \I_CMD_FIFO/p_0_out ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_push_regfifo ;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_44;
  wire I_CMD_STATUS_n_45;
  wire I_CMD_STATUS_n_46;
  wire I_MSTR_PCC_n_1;
  wire I_MSTR_PCC_n_58;
  wire I_RD_DATA_CNTL_n_1;
  wire I_RD_DATA_CNTL_n_10;
  wire I_RD_DATA_CNTL_n_17;
  wire I_RD_DATA_CNTL_n_4;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [15:0]data;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_decerr_i;
  wire mm2s_halt_cmplt;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire out;
  wire [3:0]p_1_out;
  wire p_2_out;
  wire [31:0]p_2_out_0;
  wire p_44_out;
  wire p_48_out;
  wire p_52_out;
  wire p_55_out;
  wire [1:0]p_6_out;
  wire p_7_out;
  wire p_7_out_1;
  wire p_8_out;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [31:0]s_data;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire [5:2]sig_byte_change_minus1_im2;
  wire sig_cmd2mstr_cmd_valid;
  wire [15:0]sig_cmd2mstr_command;
  wire sig_cmd_drr_slice;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_type_slice;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data_fifo_full;
  wire sig_dre2skid_wlast;
  wire [3:0]sig_dre2skid_wstrb;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [35:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_drr;
  wire sig_mstr2sf_eof;
  wire sig_mstr2sf_strt_offset;
  wire sig_next_calc_error_reg;
  wire sig_pop_data_fifo;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [0:0]sig_rd_sts_tag_reg;
  wire sig_rdc2dre_flush;
  wire sig_rdc2sf_wlast;
  wire [3:0]sig_rdc2sf_wstrb;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire [3:3]sig_sstrb_stop_mask;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire [3:1]sig_tlast_enables;
  wire [1:0]sig_xfer_addr_reg;
  wire sts_received_i_reg;

  design_1_axi_ethernet_0_dma_0_axi_datamover_skid_buf_15 \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(sig_sstrb_with_stop),
        .Q({sig_dre2skid_wstrb[3],s_data[31:24]}),
        .SS(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(sig_skid2dre_wready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2skid_wlast(sig_dre2skid_wlast),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_reset_reg(sig_reset_reg),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[3]_0 (I_RD_DATA_CNTL_n_10),
        .\sig_strb_reg_out_reg[0]_0 ({sig_dre2skid_wstrb[0],s_data[7:0]}),
        .\sig_strb_reg_out_reg[1]_0 ({sig_dre2skid_wstrb[1],s_data[15:8]}),
        .\sig_strb_reg_out_reg[2]_0 ({sig_dre2skid_wstrb[2],s_data[23:16]}));
  design_1_axi_ethernet_0_dma_0_axi_datamover_mm2s_dre \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 
       (.D(sig_sstrb_with_stop),
        .E(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_50 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_53 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (p_55_out),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (p_52_out),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (p_48_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (p_44_out),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ({sig_dre2skid_wstrb[0],s_data[7:0]}),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ({sig_dre2skid_wstrb[1],s_data[15:8]}),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ({sig_dre2skid_wstrb[2],s_data[23:16]}),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ({sig_dre2skid_wstrb[3],s_data[31:24]}),
        .Q(p_6_out),
        .SR(p_8_out),
        .SS(sig_stream_rst),
        .dout({p_1_out,p_2_out_0}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(sig_skid2dre_wready),
        .p_7_out_1(p_7_out_1),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2skid_wlast(sig_dre2skid_wlast),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_dre_tvalid_i_reg_0(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_3 ),
        .sig_enable_input_rdy_reg_0(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_5 ),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_43 ),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_tlast_enables(sig_tlast_enables));
  design_1_axi_ethernet_0_dma_0_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.E(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_50 ),
        .FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] (sig_skid2dre_wready),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_3 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_53 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_5 ),
        .Q(p_6_out),
        .SR(p_8_out),
        .SS(sig_stream_rst),
        .din({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .dout({p_1_out,p_2_out_0}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_37 ),
        .full(sig_data_fifo_full),
        .\gen_wr_a.gen_word_narrow.mem_reg (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_44 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (p_48_out),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (p_52_out),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (p_55_out),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (p_44_out),
        .in({sig_mstr2sf_drr,sig_xfer_addr_reg}),
        .lsig_cmd_loaded(lsig_cmd_loaded),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(I_ADDR_CNTL_n_0),
        .p_7_out_1(p_7_out_1),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_43 ),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_ADDR_CNTL_n_8),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_tlast_enables(sig_tlast_enables),
        .\sig_token_cntr_reg[1]_0 (I_RD_DATA_CNTL_n_4),
        .sig_wr_fifo(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .wr_en(sig_good_sin_strm_dbeat));
  design_1_axi_ethernet_0_dma_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_11),
        .SS(sig_stream_rst),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_12),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_2(\I_CMD_FIFO/sig_init_done ),
        .sig_init_reg2_reg(I_ADDR_CNTL_n_6),
        .sig_init_reg2_reg_0(I_ADDR_CNTL_n_7),
        .sig_init_reg2_reg_1(I_ADDR_CNTL_n_8),
        .sig_init_reg2_reg_2(I_ADDR_CNTL_n_9),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_reset_reg(sig_reset_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  design_1_axi_ethernet_0_dma_0_axi_datamover_cmd_status_16 I_CMD_STATUS
       (.D(D),
        .E(\I_CMD_FIFO/sig_push_regfifo ),
        .Q({I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,data,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,sig_cmd_drr_slice,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SS(sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_MSTR_PCC_n_58),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_ADDR_CNTL_n_9),
        .sig_init_done_reg_0(I_ADDR_CNTL_n_6),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sts_received_i_reg(sts_received_i_reg));
  design_1_axi_ethernet_0_dma_0_axi_datamover_pcc I_MSTR_PCC
       (.E(\I_CMD_FIFO/sig_push_regfifo ),
        .Q({I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,data,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,sig_cmd_drr_slice,sig_cmd_eof_slice,sig_cmd_type_slice,sig_cmd2mstr_command}),
        .SS(sig_stream_rst),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2sf_eof}),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_1),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_38 ),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_MSTR_PCC_n_58),
        .sig_first_xfer_im0_reg_0(sig_mstr2sf_drr),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_11),
        .sig_ld_xfer_reg_tmp_reg_1(I_RD_DATA_CNTL_n_17),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_reset_reg(sig_reset_reg),
        .sig_wr_fifo(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo ));
  design_1_axi_ethernet_0_dma_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_1),
        .FIFO_Full_reg_0(I_RD_DATA_CNTL_n_17),
        .Q(sig_addr_posted_cntr),
        .SS(sig_stream_rst),
        .din({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .full(sig_data_fifo_full),
        .in({I_MSTR_PCC_n_1,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_byte_change_minus1_im2,sig_mstr2sf_eof}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_RD_DATA_CNTL_n_10),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_ADDR_CNTL_n_7),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_4),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .wr_en(sig_good_sin_strm_dbeat));
  design_1_axi_ethernet_0_dma_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_tag_reg(sig_coelsc_tag_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_axi_ethernet_0_dma_0_axi_datamover_reset_17 I_RESET
       (.Q(sig_addr_posted_cntr),
        .SS(sig_stream_rst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg_0(I_ADDR_CNTL_n_12),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_mssai_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_s_ready_dup3_reg_0,
    sig_strm_tlast,
    \sig_strb_skid_reg_reg[1]_0 ,
    \sig_strb_skid_reg_reg[2]_0 ,
    sig_s_ready_out_reg_1,
    SR,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ,
    \sig_data_reg_out_reg[31]_0 ,
    \sig_mssa_index_reg_out_reg[1]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    skid2dre_wlast,
    E,
    sig_s_ready_dup_reg_0,
    sig_s_ready_dup_reg_1,
    sig_s_ready_dup_reg_2,
    sig_init_reg,
    \sig_data_reg_out_reg[31]_1 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_err_underflow_reg,
    sig_eop_halt_xfer,
    Q,
    \sig_data_skid_reg_reg[31]_0 ,
    \sig_strb_skid_reg_reg[3]_0 ,
    \sig_mssa_index_reg_out_reg[1]_1 );
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_s_ready_dup3_reg_0;
  output sig_strm_tlast;
  output \sig_strb_skid_reg_reg[1]_0 ;
  output \sig_strb_skid_reg_reg[2]_0 ;
  output [0:0]sig_s_ready_out_reg_1;
  output [0:0]SR;
  output \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  output [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input skid2dre_wlast;
  input [0:0]E;
  input sig_s_ready_dup_reg_0;
  input [1:0]sig_s_ready_dup_reg_1;
  input sig_s_ready_dup_reg_2;
  input sig_init_reg;
  input \sig_data_reg_out_reg[31]_1 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_flush_db1;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_err_underflow_reg;
  input sig_eop_halt_xfer;
  input [0:0]Q;
  input [31:0]\sig_data_skid_reg_reg[31]_0 ;
  input [3:0]\sig_strb_skid_reg_reg[3]_0 ;
  input [1:0]\sig_mssa_index_reg_out_reg[1]_1 ;

  wire [0:0]E;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire \sig_data_reg_out_reg[31]_1 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire [31:0]\sig_data_skid_reg_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire sig_err_underflow_reg;
  wire sig_flush_db1;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1]_1 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__2_n_0;
  wire sig_s_ready_dup_reg_0;
  wire [1:0]sig_s_ready_dup_reg_1;
  wire sig_s_ready_dup_reg_2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [0:0]sig_s_ready_out_reg_1;
  wire [3:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1]_0 ;
  wire \sig_strb_skid_reg_reg[2]_0 ;
  wire [3:0]\sig_strb_skid_reg_reg[3]_0 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire skid2dre_wlast;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_dup3_reg_0 = sig_s_ready_dup3;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT5 #(
    .INIT(32'hFFFFFFAB)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I1(sig_err_underflow_reg),
        .I2(sig_m_valid_out),
        .I3(sig_eop_halt_xfer),
        .I4(Q),
        .O(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ));
  LUT5 #(
    .INIT(32'h1F1FFF1F)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ),
        .I1(sig_s_ready_dup_reg_1[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_flush_db1),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .O(SR));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(\sig_data_skid_reg_reg[31]_0 [0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(\sig_data_skid_reg_reg[31]_0 [10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(\sig_data_skid_reg_reg[31]_0 [11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(\sig_data_skid_reg_reg[31]_0 [12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(\sig_data_skid_reg_reg[31]_0 [13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(\sig_data_skid_reg_reg[31]_0 [14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(\sig_data_skid_reg_reg[31]_0 [15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(\sig_data_skid_reg_reg[31]_0 [16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(\sig_data_skid_reg_reg[31]_0 [17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(\sig_data_skid_reg_reg[31]_0 [18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(\sig_data_skid_reg_reg[31]_0 [19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(\sig_data_skid_reg_reg[31]_0 [1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(\sig_data_skid_reg_reg[31]_0 [20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(\sig_data_skid_reg_reg[31]_0 [21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(\sig_data_skid_reg_reg[31]_0 [22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(\sig_data_skid_reg_reg[31]_0 [23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(\sig_data_skid_reg_reg[31]_0 [24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(\sig_data_skid_reg_reg[31]_0 [25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(\sig_data_skid_reg_reg[31]_0 [26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(\sig_data_skid_reg_reg[31]_0 [27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(\sig_data_skid_reg_reg[31]_0 [28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(\sig_data_skid_reg_reg[31]_0 [29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(\sig_data_skid_reg_reg[31]_0 [2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(\sig_data_skid_reg_reg[31]_0 [30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(sig_data_skid_reg[31]),
        .I1(\sig_data_skid_reg_reg[31]_0 [31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_2__0 
       (.I0(sig_s_ready_out),
        .I1(\sig_data_reg_out_reg[31]_1 ),
        .O(sig_s_ready_out_reg_1));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(\sig_data_skid_reg_reg[31]_0 [3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(\sig_data_skid_reg_reg[31]_0 [4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(\sig_data_skid_reg_reg[31]_0 [5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(\sig_data_skid_reg_reg[31]_0 [6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(\sig_data_skid_reg_reg[31]_0 [7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(\sig_data_skid_reg_reg[31]_0 [8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(\sig_data_skid_reg_reg[31]_0 [9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[31]_0 [9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__2
       (.I0(skid2dre_wlast),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(skid2dre_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4044404044444444)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_s_ready_dup_reg_2),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(E),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_mssa_index_reg_out_reg[1]_1 [0]),
        .Q(\sig_mssa_index_reg_out_reg[1]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_mssa_index_reg_out_reg[1]_1 [1]),
        .Q(\sig_mssa_index_reg_out_reg[1]_0 [1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF11F1F1F1)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_s_ready_dup_reg_0),
        .I1(sig_s_ready_dup_reg_1[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_s_ready_dup_reg_2),
        .I4(sig_m_valid_dup),
        .I5(sig_init_reg),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_pcc
   (sig_reset_reg,
    in,
    sig_calc_error_reg_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    p_0_out,
    sig_first_xfer_im0_reg_0,
    SS,
    m_axi_mm2s_aclk,
    Q,
    sig_cmd2mstr_cmd_valid,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_wr_fifo,
    sig_ld_xfer_reg_tmp_reg_1,
    sig_inhibit_rdy_n,
    sig_cmd2dre_valid_reg_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_1);
  output sig_reset_reg;
  output [41:0]in;
  output [11:0]sig_calc_error_reg_reg_0;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output p_0_out;
  output [0:0]sig_first_xfer_im0_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input [54:0]Q;
  input sig_cmd2mstr_cmd_valid;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_wr_fifo;
  input sig_ld_xfer_reg_tmp_reg_1;
  input sig_inhibit_rdy_n;
  input sig_cmd2dre_valid_reg_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_1;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1_n_0 ;
  wire [3:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg ;
  wire [54:0]Q;
  wire [0:0]SS;
  wire [41:0]in;
  wire lsig_acntr_msh_eq_max;
  wire lsig_acntr_msh_eq_max_reg;
  wire [3:3]lsig_end_vect;
  wire [0:0]lsig_start_vect;
  wire m_axi_mm2s_aclk;
  wire [15:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire p_0_out;
  wire [15:0]p_1_in;
  wire p_1_in14_in;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[10]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[14]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[5]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[9]_i_2_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [35:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire \sig_btt_cntr_im0[15]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_11_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_12_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_13_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_14_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_15_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_16_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_5;
  wire sig_btt_lt_b2mbaa_im01_carry_n_6;
  wire sig_btt_lt_b2mbaa_im01_carry_n_7;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:1]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire [11:0]sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire [0:0]sig_first_xfer_im0_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_done;
  wire sig_input_cache_type_reg0;
  wire sig_input_drr_reg;
  wire sig_input_reg_empty;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_ld_xfer_reg_tmp_reg_1;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg16_out;
  wire sig_reset_reg;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_start_offset_un;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire sig_wr_fifo;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [2:2]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ;
  wire [7:7]\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:4]NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [7:7]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000770277077702)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_ld_xfer_reg_tmp_reg_0),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(sig_wr_fifo),
        .I4(sig_mstr2data_cmd_valid),
        .I5(sig_ld_xfer_reg_tmp_reg_1),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_im0_msh_reg[13]),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[12]),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(lsig_acntr_msh_eq_max));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_im0_msh_reg[7]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(sig_addr_cntr_im0_msh_reg[8]),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(lsig_acntr_msh_eq_max),
        .Q(lsig_acntr_msh_eq_max_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h00002000FFFFEFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1 
       (.I0(Q[51]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .O(p_0_in__0[0]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1 
       (.I0(Q[52]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1 
       (.I0(Q[53]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(p_1_in14_in),
        .I3(sig_predict_addr_lsh_ireg3),
        .I4(lsig_acntr_msh_eq_max_reg),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_2 
       (.I0(Q[54]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1_n_0 ),
        .D(p_0_in__0[0]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1_n_0 ),
        .D(p_0_in__0[1]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1_n_0 ),
        .D(p_0_in__0[2]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1_n_0 ),
        .D(p_0_in__0[3]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_calc_error_reg_reg_0[10]),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_calc_error_reg_reg_0[10]),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_calc_error_reg_reg_0[10]),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_input_drr_reg),
        .O(sig_first_xfer_im0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(in[41]),
        .I1(sig_calc_error_reg_reg_0[10]),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][71]_srl4_i_1 
       (.I0(p_1_in14_in),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][72]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][73]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][74]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][75]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][76]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][77]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][78]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][79]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(sig_calc_error_reg_reg_0[0]),
        .I1(sig_calc_error_reg_reg_0[10]),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][80]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][81]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][82]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][83]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][84]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][85]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_calc_error_reg_reg_0[10]),
        .O(sig_calc_error_reg_reg_0[8]));
  design_1_axi_ethernet_0_dma_0_axi_datamover_strb_gen2_19 I_STRT_STRB_GEN
       (.D({lsig_end_vect,lsig_start_vect}),
        .Q(sig_start_offset_un),
        .\sig_xfer_strt_strb_ireg3_reg[3] ({\sig_strbgen_bytes_ireg2_reg_n_0_[1] ,\sig_strbgen_bytes_ireg2_reg_n_0_[0] }),
        .\sig_xfer_strt_strb_ireg3_reg[3]_0 (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_init_done),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hCCCC8888C0CC8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h00002000FFFFEFFF)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(Q[35]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[10]_i_1 
       (.I0(Q[45]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .I3(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \sig_addr_cntr_im0_msh[10]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_im0_msh_reg[6]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[7]),
        .I4(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[11]_i_1 
       (.I0(Q[46]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_addr_cntr_im0_msh[12]_i_1 
       (.I0(Q[47]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[11]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[13]_i_1 
       (.I0(Q[48]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[14]_i_1 
       (.I0(Q[49]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .I3(sig_addr_cntr_im0_msh_reg[12]),
        .I4(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_addr_cntr_im0_msh[14]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[15]_i_1 
       (.I0(sig_push_input_reg16_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in14_in),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[15]_i_2 
       (.I0(Q[50]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .I3(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ),
        .O(p_0_in[15]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \sig_addr_cntr_im0_msh[15]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_addr_cntr_im0_msh_reg[12]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .I4(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[1]_i_1 
       (.I0(Q[36]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[2]_i_1 
       (.I0(Q[37]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .I3(sig_addr_cntr_im0_msh_reg[0]),
        .I4(sig_addr_cntr_im0_msh_reg[1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[3]_i_1 
       (.I0(Q[38]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[0]),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[4]_i_1 
       (.I0(Q[39]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .I3(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_im0_msh_reg[0]),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[5]_i_1 
       (.I0(Q[40]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .I3(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sig_addr_cntr_im0_msh[5]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_im0_msh_reg[1]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[2]),
        .I4(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[6]_i_1 
       (.I0(Q[41]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB8B88BB8)) 
    \sig_addr_cntr_im0_msh[7]_i_1 
       (.I0(Q[42]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[8]_i_1 
       (.I0(Q[43]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_im0_msh_reg[2]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[3]),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[9]_i_1 
       (.I0(Q[44]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .I3(\sig_addr_cntr_im0_msh[9]_i_2_n_0 ),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \sig_addr_cntr_im0_msh[9]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[19]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[29]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[30]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[31]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[32]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[33]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[41]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[34]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[20]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[21]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[22]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[23]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[24]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[25]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[26]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[27]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[28]),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in14_in),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[19]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[20]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[21]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[32]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[33]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[34]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[35]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[22]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[23]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[24]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h556A6AAA)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'hAA808000)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_10 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[8]),
        .O(\sig_btt_cntr_im0[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[41]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[15]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[14]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[13]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[12]),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_7 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[11]),
        .O(\sig_btt_cntr_im0[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_8 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[10]),
        .O(\sig_btt_cntr_im0[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_9 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[9]),
        .O(\sig_btt_cntr_im0[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_10 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[6]),
        .O(\sig_btt_cntr_im0[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_11 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_12 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_13 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_14 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_15 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_16 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg16_out),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[7]_i_9 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[41]),
        .I5(Q[7]),
        .O(\sig_btt_cntr_im0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED [7],\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 ,\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .DI({1'b0,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_8 ,\sig_btt_cntr_im0_reg[15]_i_1_n_9 ,\sig_btt_cntr_im0_reg[15]_i_1_n_10 ,\sig_btt_cntr_im0_reg[15]_i_1_n_11 ,\sig_btt_cntr_im0_reg[15]_i_1_n_12 ,\sig_btt_cntr_im0_reg[15]_i_1_n_13 ,\sig_btt_cntr_im0_reg[15]_i_1_n_14 ,\sig_btt_cntr_im0_reg[15]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 ,\sig_btt_cntr_im0[15]_i_7_n_0 ,\sig_btt_cntr_im0[15]_i_8_n_0 ,\sig_btt_cntr_im0[15]_i_9_n_0 ,\sig_btt_cntr_im0[15]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0[15]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 ,\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 ,\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_8 ,\sig_btt_cntr_im0_reg[7]_i_1_n_9 ,\sig_btt_cntr_im0_reg[7]_i_1_n_10 ,\sig_btt_cntr_im0_reg[7]_i_1_n_11 ,\sig_btt_cntr_im0_reg[7]_i_1_n_12 ,\sig_btt_cntr_im0_reg[7]_i_1_n_13 ,\sig_btt_cntr_im0_reg[7]_i_1_n_14 ,\sig_btt_cntr_im0_reg[7]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[7]_i_9_n_0 ,\sig_btt_cntr_im0[7]_i_10_n_0 ,\sig_btt_cntr_im0[7]_i_11_n_0 ,\sig_btt_cntr_im0[7]_i_12_n_0 ,\sig_btt_cntr_im0[7]_i_13_n_0 ,\sig_btt_cntr_im0[7]_i_14_n_0 ,\sig_btt_cntr_im0[7]_i_15_n_0 ,\sig_btt_cntr_im0[7]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
  CARRY8 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED[7:4],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_5,sig_btt_lt_b2mbaa_im01_carry_n_6,sig_btt_lt_b2mbaa_im01_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[41]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'hCCCCECCC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(in[41]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[15]),
        .I5(Q[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[41]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5540554000405540)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_cmd2dre_valid_reg_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg16_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_reset_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_reset_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[41]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg16_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[16]),
        .Q(in[40]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_drr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[18]),
        .Q(sig_input_drr_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[17]),
        .Q(sig_calc_error_reg_reg_0[0]),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg16_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SS),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_calc_error_reg_reg_0[10]),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg16_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_6 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_7 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_8 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [7],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 }),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[15:8]),
        .S({p_1_in14_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 }),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0}),
        .O(sig_predict_addr_lsh_im2[7:0]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_start_offset_un[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_start_offset_un[1]),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[1]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000011110)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_reset_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_start_offset_un[0]),
        .I3(sig_start_offset_un[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h1555FEF0)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_start_offset_un[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_start_offset_un[1]),
        .O(sig_xfer_strt_strb_im2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(lsig_start_vect),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(lsig_end_vect),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_pcc__parameterized0
   (p_27_out,
    in,
    p_22_out,
    p_9_out,
    p_11_out,
    p_14_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    p_0_out,
    \sig_xfer_strt_strb_ireg3_reg[3]_0 ,
    sig_strbgen_bytes_ireg2,
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 ,
    sig_init_reg,
    m_axi_s2mm_aclk,
    Q,
    sig_cmd2mstr_cmd_valid,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_wr_fifo,
    sig_ld_xfer_reg_tmp_reg_1,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_0,
    sig_cmd2dre_valid_reg_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_1,
    SR);
  output [0:0]p_27_out;
  output [20:0]in;
  output p_22_out;
  output p_9_out;
  output p_11_out;
  output p_14_out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output p_0_out;
  output [11:0]\sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  output [0:0]sig_strbgen_bytes_ireg2;
  output [33:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 ;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input [53:0]Q;
  input sig_cmd2mstr_cmd_valid;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_wr_fifo;
  input sig_ld_xfer_reg_tmp_reg_1;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2dre_valid_reg_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_1;
  input [0:0]SR;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0_n_0 ;
  wire [3:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg ;
  wire [33:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 ;
  wire [53:0]Q;
  wire [0:0]SR;
  wire [20:0]in;
  wire lsig_acntr_msh_eq_max;
  wire lsig_acntr_msh_eq_max_reg;
  wire [3:3]lsig_end_vect;
  wire [0:0]lsig_start_vect;
  wire m_axi_s2mm_aclk;
  wire [15:0]p_0_in__1;
  wire [3:0]p_0_in__2;
  wire p_0_out;
  wire p_11_out;
  wire p_14_out;
  wire [15:0]p_1_in;
  wire p_1_in14_in;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_9_out;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[10]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[14]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[5]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[9]_i_2__0_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [35:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0;
  wire \sig_btt_cntr_im0[15]_i_10__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_9__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_10__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_11__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_12__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_13__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_14__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_15__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_16__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_10 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_11 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_12 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_13 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_14 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_15 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_8 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_9 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_10 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_11 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_12 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_13 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_14 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_15 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_8 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_9 ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_5;
  wire sig_btt_lt_b2mbaa_im01_carry_n_6;
  wire sig_btt_lt_b2mbaa_im01_carry_n_7;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:1]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1__0_n_0;
  wire sig_calc_error_reg_i_1__0_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1__0_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1__0_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_ld_xfer_reg_tmp_reg_1;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1__0_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ;
  wire [14:0]sig_predict_addr_lsh_ireg3__0;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 ;
  wire sig_push_input_reg16_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_start_offset_un;
  wire [0:0]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire sig_wr_fifo;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1__0_n_0;
  wire [2:2]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ;
  wire [11:0]\sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  wire [7:7]\NLW_sig_btt_cntr_im0_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [7:4]NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [7:7]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1__0 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000770277077702)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2__0 
       (.I0(p_22_out),
        .I1(sig_ld_xfer_reg_tmp_reg_0),
        .I2(p_9_out),
        .I3(sig_wr_fifo),
        .I4(p_11_out),
        .I5(sig_ld_xfer_reg_tmp_reg_1),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(sig_addr_cntr_im0_msh_reg[13]),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[12]),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(lsig_acntr_msh_eq_max));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_im0_msh_reg[7]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(sig_addr_cntr_im0_msh_reg[8]),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsig_acntr_msh_eq_max),
        .Q(lsig_acntr_msh_eq_max_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h00002000FFFFEFFF)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0 
       (.I0(Q[50]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .O(p_0_in__2[0]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1__0 
       (.I0(Q[51]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(p_0_in__2[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1__0 
       (.I0(Q[52]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .O(p_0_in__2[2]));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I2(p_1_in14_in),
        .I3(sig_predict_addr_lsh_ireg3),
        .I4(lsig_acntr_msh_eq_max_reg),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_2__0 
       (.I0(Q[53]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I5(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .O(p_0_in__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0_n_0 ),
        .D(p_0_in__2[0]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0_n_0 ),
        .D(p_0_in__2[1]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0_n_0 ),
        .D(p_0_in__2[2]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0_n_0 ),
        .D(p_0_in__2[3]),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][1]_srl4_i_1 
       (.I0(in[20]),
        .I1(p_14_out),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][2]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(p_14_out));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[35]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[34]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[33]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[32]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(p_14_out),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(p_14_out),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][71]_srl4_i_1__0 
       (.I0(p_1_in14_in),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][72]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][73]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][74]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][75]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][76]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][77]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][78]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][79]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(p_14_out),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][80]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][81]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][82]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][83]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][84]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][85]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(p_27_out),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(p_14_out),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(\sig_xfer_strt_strb_ireg3_reg[3]_0 [7]));
  design_1_axi_ethernet_0_dma_0_axi_datamover_strb_gen2 I_STRT_STRB_GEN
       (.D({lsig_end_vect,lsig_start_vect}),
        .Q(sig_start_offset_un),
        .\sig_xfer_strt_strb_ireg3_reg[3] ({\sig_strbgen_bytes_ireg2_reg_n_0_[1] ,\sig_strbgen_bytes_ireg2_reg_n_0_[0] }),
        .\sig_xfer_strt_strb_ireg3_reg[3]_0 (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_init_done),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hCCCC8888C0CC8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h00002000FFFFEFFF)) 
    \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(Q[34]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(p_0_in__1[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[10]_i_1__0 
       (.I0(Q[44]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .I3(\sig_addr_cntr_im0_msh[10]_i_2__0_n_0 ),
        .O(p_0_in__1[10]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \sig_addr_cntr_im0_msh[10]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_im0_msh_reg[6]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[7]),
        .I4(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[10]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[11]_i_1__0 
       (.I0(Q[45]),
        .I1(sig_push_input_reg16_out),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .O(p_0_in__1[11]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_addr_cntr_im0_msh[12]_i_1__0 
       (.I0(Q[46]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[11]),
        .O(p_0_in__1[12]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[13]_i_1__0 
       (.I0(Q[47]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(p_0_in__1[13]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[14]_i_1__0 
       (.I0(Q[48]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .I3(sig_addr_cntr_im0_msh_reg[12]),
        .I4(\sig_addr_cntr_im0_msh[14]_i_2__0_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(p_0_in__1[14]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_addr_cntr_im0_msh[14]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .O(\sig_addr_cntr_im0_msh[14]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[15]_i_1__0 
       (.I0(sig_push_input_reg16_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in14_in),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[15]_i_2__0 
       (.I0(Q[49]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .I3(\sig_addr_cntr_im0_msh[15]_i_3__0_n_0 ),
        .O(p_0_in__1[15]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \sig_addr_cntr_im0_msh[15]_i_3__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(sig_addr_cntr_im0_msh_reg[12]),
        .I2(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .I4(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[15]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[1]_i_1__0 
       (.I0(Q[35]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[2]_i_1__0 
       (.I0(Q[36]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .I3(sig_addr_cntr_im0_msh_reg[0]),
        .I4(sig_addr_cntr_im0_msh_reg[1]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[3]_i_1__0 
       (.I0(Q[37]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[0]),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[4]_i_1__0 
       (.I0(Q[38]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .I3(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_im0_msh_reg[0]),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[5]_i_1__0 
       (.I0(Q[39]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .I3(\sig_addr_cntr_im0_msh[5]_i_2__0_n_0 ),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sig_addr_cntr_im0_msh[5]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_im0_msh_reg[1]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[2]),
        .I4(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[6]_i_1__0 
       (.I0(Q[40]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .O(p_0_in__1[6]));
  LUT5 #(
    .INIT(32'hB8B88BB8)) 
    \sig_addr_cntr_im0_msh[7]_i_1__0 
       (.I0(Q[41]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[8]_i_1__0 
       (.I0(Q[42]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(p_0_in__1[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_im0_msh_reg[2]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[3]),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[9]_i_1__0 
       (.I0(Q[43]),
        .I1(sig_push_input_reg16_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .I3(\sig_addr_cntr_im0_msh[9]_i_2__0_n_0 ),
        .O(p_0_in__1[9]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \sig_addr_cntr_im0_msh[9]_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[10]),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[11]),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[12]),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[13]),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[14]),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[15]),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[2]),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1__0_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(in[2]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(in[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(in[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(in[5]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(in[6]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(in[7]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(Q[18]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[0]),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(Q[28]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[10]),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(Q[29]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[11]),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(Q[30]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(Q[31]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[13]),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(Q[32]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[14]),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[20]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[15]_i_2__0 
       (.I0(Q[33]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(Q[19]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[1]),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(Q[20]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[2]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(Q[21]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[3]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(Q[22]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[4]),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(Q[23]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[5]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(Q[24]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[6]),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(Q[25]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[7]),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(Q[26]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[8]),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(Q[27]),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3__0[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in14_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[32]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[33]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[34]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[35]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(in[2]),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT6 #(
    .INIT(64'h9A959595656A6A6A)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0 ),
        .I1(in[3]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2__0 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(in[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h556A6AAA)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1__0 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1__0 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(in[5]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hAA808000)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1__0 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(in[6]),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1__0 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(in[7]),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hF8080000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2__0 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(in[5]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(in[8]),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I2(in[11]),
        .I3(in[16]),
        .I4(in[10]),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(in[8]),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I2(in[11]),
        .I3(in[16]),
        .I4(in[10]),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(in[15]),
        .I1(in[13]),
        .I2(in[9]),
        .I3(in[14]),
        .I4(in[12]),
        .I5(in[17]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_10__0 
       (.I0(in[10]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[8]),
        .O(\sig_btt_cntr_im0[15]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \sig_btt_cntr_im0[15]_i_2__0 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[20]),
        .O(\sig_btt_cntr_im0[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_3__0 
       (.I0(in[17]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[15]),
        .O(\sig_btt_cntr_im0[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_4__0 
       (.I0(in[16]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[14]),
        .O(\sig_btt_cntr_im0[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_5__0 
       (.I0(in[15]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[13]),
        .O(\sig_btt_cntr_im0[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_6__0 
       (.I0(in[14]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[12]),
        .O(\sig_btt_cntr_im0[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_7__0 
       (.I0(in[13]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[11]),
        .O(\sig_btt_cntr_im0[15]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_8__0 
       (.I0(in[12]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[10]),
        .O(\sig_btt_cntr_im0[15]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[15]_i_9__0 
       (.I0(in[11]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[9]),
        .O(\sig_btt_cntr_im0[15]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_10__0 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(in[8]),
        .I2(sig_push_input_reg16_out),
        .I3(Q[6]),
        .O(\sig_btt_cntr_im0[7]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_11__0 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(in[7]),
        .I2(sig_push_input_reg16_out),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[7]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_12__0 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(in[6]),
        .I2(sig_push_input_reg16_out),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_13__0 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(in[5]),
        .I2(sig_push_input_reg16_out),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[7]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_14__0 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(in[4]),
        .I2(sig_push_input_reg16_out),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[7]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_15__0 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(in[3]),
        .I2(sig_push_input_reg16_out),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[7]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_16__0 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(in[2]),
        .I2(sig_push_input_reg16_out),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[7]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_2__0 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .O(\sig_btt_cntr_im0[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_3__0 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .O(\sig_btt_cntr_im0[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_4__0 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .O(\sig_btt_cntr_im0[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_5__0 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .O(\sig_btt_cntr_im0[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_6__0 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .O(\sig_btt_cntr_im0[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_7__0 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .O(\sig_btt_cntr_im0[7]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h55554555)) 
    \sig_btt_cntr_im0[7]_i_8__0 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .O(\sig_btt_cntr_im0[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555755555554555)) 
    \sig_btt_cntr_im0[7]_i_9__0 
       (.I0(in[9]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(in[20]),
        .I5(Q[7]),
        .O(\sig_btt_cntr_im0[7]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_15 ),
        .Q(in[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_13 ),
        .Q(in[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_12 ),
        .Q(in[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_11 ),
        .Q(in[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_10 ),
        .Q(in[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_9 ),
        .Q(in[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_8 ),
        .Q(in[17]),
        .R(sig_init_reg));
  CARRY8 \sig_btt_cntr_im0_reg[15]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_btt_cntr_im0_reg[15]_i_1__0_CO_UNCONNECTED [7],\sig_btt_cntr_im0_reg[15]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_3 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_7 }),
        .DI({1'b0,\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[15]_i_2__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1__0_n_8 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_9 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_10 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_11 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_12 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_13 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_14 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_15 }),
        .S({\sig_btt_cntr_im0[15]_i_3__0_n_0 ,\sig_btt_cntr_im0[15]_i_4__0_n_0 ,\sig_btt_cntr_im0[15]_i_5__0_n_0 ,\sig_btt_cntr_im0[15]_i_6__0_n_0 ,\sig_btt_cntr_im0[15]_i_7__0_n_0 ,\sig_btt_cntr_im0[15]_i_8__0_n_0 ,\sig_btt_cntr_im0[15]_i_9__0_n_0 ,\sig_btt_cntr_im0[15]_i_10__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_14 ),
        .Q(in[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_13 ),
        .Q(in[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_12 ),
        .Q(in[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_11 ),
        .Q(in[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_10 ),
        .Q(in[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_9 ),
        .Q(in[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_8 ),
        .Q(in[9]),
        .R(sig_init_reg));
  CARRY8 \sig_btt_cntr_im0_reg[7]_i_1__0 
       (.CI(\sig_btt_cntr_im0[15]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_3 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_7 }),
        .DI({\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[7]_i_2__0_n_0 ,\sig_btt_cntr_im0[7]_i_3__0_n_0 ,\sig_btt_cntr_im0[7]_i_4__0_n_0 ,\sig_btt_cntr_im0[7]_i_5__0_n_0 ,\sig_btt_cntr_im0[7]_i_6__0_n_0 ,\sig_btt_cntr_im0[7]_i_7__0_n_0 ,\sig_btt_cntr_im0[7]_i_8__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1__0_n_8 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_9 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_10 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_11 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_12 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_13 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_14 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_15 }),
        .S({\sig_btt_cntr_im0[7]_i_9__0_n_0 ,\sig_btt_cntr_im0[7]_i_10__0_n_0 ,\sig_btt_cntr_im0[7]_i_11__0_n_0 ,\sig_btt_cntr_im0[7]_i_12__0_n_0 ,\sig_btt_cntr_im0[7]_i_13__0_n_0 ,\sig_btt_cntr_im0[7]_i_14__0_n_0 ,\sig_btt_cntr_im0[7]_i_15__0_n_0 ,\sig_btt_cntr_im0[7]_i_16__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_15 ),
        .Q(in[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_14 ),
        .Q(in[11]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[7]),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I4(in[6]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[3]),
        .I2(in[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[5]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(in[4]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  CARRY8 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED[7:4],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_5,sig_btt_lt_b2mbaa_im01_carry_n_6,sig_btt_lt_b2mbaa_im01_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1__0
       (.I0(in[7]),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(in[6]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2__0
       (.I0(in[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(in[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3__0
       (.I0(in[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(in[2]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[7]),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I4(in[6]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[5]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(in[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[3]),
        .I2(in[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1__0
       (.I0(in[20]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1__0_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hCCCCECCC)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_btt_is_zero),
        .I1(in[20]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .O(sig_calc_error_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[15]),
        .I5(Q[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1__0_n_0),
        .Q(in[20]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(p_22_out),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(p_22_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n_1),
        .I4(p_11_out),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5540554000405540)) 
    sig_cmd2dre_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(p_9_out),
        .I4(sig_inhibit_rdy_n_0),
        .I5(sig_cmd2dre_valid_reg_0),
        .O(sig_cmd2dre_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1__0_n_0),
        .Q(p_9_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1__0
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg16_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1__0_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[16]),
        .Q(p_27_out),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(Q[17]),
        .Q(in[18]),
        .R(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_reg_empty_i_1
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_input_reg_empty_i_2
       (.I0(in[20]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg16_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg16_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1__0_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1__0
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I3(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1__0_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1__0
       (.I0(in[7]),
        .I1(in[6]),
        .I2(in[2]),
        .I3(in[5]),
        .I4(in[3]),
        .I5(in[4]),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1__0
       (.I0(sig_init_reg),
        .I1(p_14_out),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg16_out),
        .O(sig_parent_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1__0_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_6 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_7 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_8 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(sig_predict_addr_lsh_ireg3__0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(sig_predict_addr_lsh_ireg3__0[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(sig_predict_addr_lsh_ireg3__0[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(sig_predict_addr_lsh_ireg3__0[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(sig_predict_addr_lsh_ireg3__0[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(sig_predict_addr_lsh_ireg3__0[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED [7],\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 }),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[15:8]),
        .S({p_1_in14_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(sig_predict_addr_lsh_ireg3__0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(sig_predict_addr_lsh_ireg3__0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(sig_predict_addr_lsh_ireg3__0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(sig_predict_addr_lsh_ireg3__0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(sig_predict_addr_lsh_ireg3__0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(sig_predict_addr_lsh_ireg3__0[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(sig_predict_addr_lsh_ireg3__0[7]),
        .R(sig_init_reg));
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 }),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0}),
        .O(sig_predict_addr_lsh_im2[7:0]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(sig_predict_addr_lsh_ireg3__0[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(sig_predict_addr_lsh_ireg3__0[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1__0
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1__0
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_start_offset_un[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_start_offset_un[1]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[1]_i_2__0 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000011110)) 
    sig_xfer_len_eq_0_ireg3_i_1__0
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1__0
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1__0_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_start_offset_un[0]),
        .I3(sig_start_offset_un[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'h1555FEF0)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1__0 
       (.I0(sig_start_offset_un[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_start_offset_un[1]),
        .O(sig_xfer_strt_strb_im2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(lsig_start_vect),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(lsig_end_vect),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_sf" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_rd_sf
   (full,
    dout,
    empty,
    FIFO_Full_reg,
    sig_init_done,
    sig_sf_allow_addr_req,
    lsig_cmd_loaded,
    p_7_out_1,
    sig_flush_db1_reg,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    SR,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_tlast_enables,
    Q,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    rd_en,
    sig_init_done_reg,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ,
    sig_flush_db1,
    out,
    \sig_token_cntr_reg[1]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2sf_cmd_valid,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ,
    sig_dre2skid_wvalid,
    in);
  output full;
  output [35:0]dout;
  output empty;
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_sf_allow_addr_req;
  output lsig_cmd_loaded;
  output p_7_out_1;
  output sig_flush_db1_reg;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  output [0:0]E;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  output [0:0]SR;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  output [2:0]sig_tlast_enables;
  output [1:0]Q;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [38:0]din;
  input rd_en;
  input sig_init_done_reg;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ;
  input sig_flush_db1;
  input out;
  input \sig_token_cntr_reg[1]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2sf_cmd_valid;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ;
  input sig_dre2skid_wvalid;
  input [2:0]in;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ;
  wire I_DATA_FIFO_n_39;
  wire I_DATA_FIFO_n_40;
  wire I_DATA_FIFO_n_47;
  wire I_DATA_FIFO_n_50;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [38:0]din;
  wire [35:0]dout;
  wire empty;
  wire full;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire [2:0]in;
  wire lsig_cmd_loaded;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_7_out_1;
  wire p_8_out;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:37]sig_data_fifo_data_out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_flush_db1_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire [2:0]sig_tlast_enables;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[1]_0 ;
  wire sig_wr_fifo;
  wire wr_en;

  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 
       (.I0(p_8_out),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .O(E));
  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized3 \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.D({\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 }),
        .E(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(I_DATA_FIFO_n_47),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2 ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .\INFERRED_GEN.cnt_i_reg[2] (lsig_cmd_loaded),
        .Q(sig_rd_empty),
        .SS(SS),
        .dout(sig_data_fifo_data_out),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_7_out_1(p_7_out_1),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_40),
        .Q(p_8_out),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2 ),
        .Q(p_7_out_1),
        .R(1'b0));
  design_1_axi_ethernet_0_dma_0_axi_datamover_sfifo_autord I_DATA_FIFO
       (.\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_47),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 (lsig_cmd_loaded),
        .Q(sig_rd_empty),
        .SR(SR),
        .SS(SS),
        .din(din),
        .dout({sig_data_fifo_data_out,dout}),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg (I_DATA_FIFO_n_39),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (I_DATA_FIFO_n_40),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_5 (\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_8_out(p_8_out),
        .rd_en(rd_en),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_i_3_n_0),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_i_4_n_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_token_cntr_reg),
        .sig_posted_to_axi_2_reg(I_DATA_FIFO_n_50),
        .sig_tlast_enables(sig_tlast_enables),
        .wr_en(wr_en));
  FDRE #(
    .INIT(1'b0)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_39),
        .Q(lsig_cmd_loaded),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[3]),
        .I3(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[3]),
        .I3(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_50),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF55005500B8FF)) 
    \sig_token_cntr[1]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr_reg[1]_0 ),
        .I4(sig_token_cntr_reg[1]),
        .I5(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h99CCCC74CCCCCC33)) 
    \sig_token_cntr[2]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[1]),
        .I5(\sig_token_cntr_reg[1]_0 ),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55555756AAAAA8AA)) 
    \sig_token_cntr[3]_i_1 
       (.I0(\sig_token_cntr_reg[1]_0 ),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[3]),
        .I4(sig_token_cntr_reg[2]),
        .I5(out),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FC017F80FC01)) 
    \sig_token_cntr[3]_i_2 
       (.I0(\sig_token_cntr_reg[1]_0 ),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[3]),
        .I4(sig_token_cntr_reg[2]),
        .I5(out),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[2]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_2_n_0 ),
        .Q(sig_token_cntr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_rd_status_cntl
   (sig_rd_sts_slverr_reg_reg_0,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_coelsc_tag_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2rsc_valid,
    sig_data2rsc_decerr);
  output [3:0]sig_rd_sts_slverr_reg_reg_0;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input [0:0]sig_coelsc_tag_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;

  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_coelsc_tag_reg;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [3:0]sig_rd_sts_slverr_reg_reg_0;
  wire \sig_rd_sts_tag_reg[0]_i_1_n_0 ;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[2]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[3]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_rd_sts_tag_reg[0]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_rd_sts_tag_reg[0]_i_2 
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_tag_reg),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(\sig_rd_sts_tag_reg[0]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_rddata_cntl
   (sig_coelsc_tag_reg,
    FIFO_Full_reg,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_halt_reg_dly3_reg_0,
    Q,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    wr_en,
    din,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    SS,
    sig_init_done_reg,
    sig_sstrb_stop_mask,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    m_axi_mm2s_rvalid,
    full,
    m_axi_mm2s_rresp,
    in,
    sig_rst2all_stop_request);
  output [0:0]sig_coelsc_tag_reg;
  output FIFO_Full_reg;
  output sig_data2rsc_valid;
  output sig_next_calc_error_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_halt_reg_dly3_reg_0;
  output [2:0]Q;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output wr_en;
  output [6:0]din;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input sig_init_done_reg;
  input [0:0]sig_sstrb_stop_mask;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_rsc2data_ready;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input m_axi_mm2s_rvalid;
  input full;
  input [1:0]m_axi_mm2s_rresp;
  input [16:0]in;
  input sig_rst2all_stop_request;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [6:0]din;
  wire full;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1__0_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [26:0]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire [0:0]sig_coelsc_tag_reg;
  wire \sig_coelsc_tag_reg[0]_i_1_n_0 ;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [0:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg17_out;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire [0:0]sig_sstrb_stop_mask;
  wire sig_stat2rsc_status_ready;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_11_n_0 ;

  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .Q(sig_dbeat_cntr),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[26:23],sig_cmd_fifo_data_out[21:14],sig_cmd_fifo_data_out[0]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_0(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .sig_first_dbeat_reg_0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_n_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_2_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg[0]_i_3 (Q),
        .\sig_next_tag_reg[0]_i_3_0 (sig_data2rsc_valid),
        .sig_push_dqual_reg17_out(sig_push_dqual_reg17_out),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  LUT6 #(
    .INIT(64'h00000000000000D0)) 
    m_axi_mm2s_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I5(sig_data2rsc_valid),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(Q[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hF44BB44B)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(sig_last_mmap_dbeat_reg_reg_0),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\sig_addr_posted_cntr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h007FFE00)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hE1F8E1E1)) 
    \sig_addr_posted_cntr[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2_n_0 ),
        .Q(Q[2]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15000000FFFFFFFF)) 
    \sig_coelsc_tag_reg[0]_i_1 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_rsc2data_ready),
        .I4(sig_data2rsc_valid),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_coelsc_tag_reg[0]_i_2 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg),
        .Q(sig_coelsc_tag_reg),
        .R(\sig_coelsc_tag_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[4]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_push_dqual_reg17_out),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg17_out),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_sstrb_stop_mask[3]_i_1 
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_sstrb_stop_mask),
        .O(sig_halt_reg_dly3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'hDDDDDDDF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00005510)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_11_n_0 ),
        .I1(sig_data2rsc_valid),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2addr_stop_req),
        .I4(full),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(sig_next_sequential_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_eof_reg),
        .O(din[6]));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[5]));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(din[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(din[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request_0,
    sig_stream_rst,
    sig_s_h_halt_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3,
    s2mm_halt_cmplt,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_1,
    sig_halt_reg,
    sig_init_reg,
    sig_init_reg2,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_halt_cmplt_reg_0,
    sig_halt_reg_dly3,
    sig_halt_cmplt_reg_1,
    sig_next_calc_error_reg);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request_0;
  output sig_stream_rst;
  output sig_s_h_halt_reg_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3;
  output s2mm_halt_cmplt;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_1;
  input sig_halt_reg;
  input sig_init_reg;
  input sig_init_reg2;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_halt_cmplt_reg_0;
  input sig_halt_reg_dly3;
  input sig_halt_cmplt_reg_1;
  input sig_next_calc_error_reg;

  wire m_axi_s2mm_aclk;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_0),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_cmplt_reg_1),
        .I3(sig_next_calc_error_reg),
        .I4(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request_0),
        .I1(sig_halt_reg),
        .O(sig_s_h_halt_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg),
        .I2(sig_init_reg2),
        .I3(sig_init_done_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_m_valid_dup_i_3
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_rst2all_stop_request_0),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_reset_17
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    SS,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    sig_halt_cmplt_reg_0,
    sig_next_calc_error_reg,
    Q);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output [0:0]SS;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input sig_halt_cmplt_reg_0;
  input sig_next_calc_error_reg;
  input [2:0]Q;

  wire [2:0]Q;
  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt_cmplt;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_0),
        .I1(sig_next_calc_error_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_dre" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_s2mm_dre
   (sig_dre_tvalid_i_reg_0,
    din,
    sig_flush_db1,
    sig_flush_db2,
    sig_flush_db1_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    sig_dre_halted_reg_0,
    sig_sm_ld_dre_cmd_ns,
    sig_flush_db2_reg_0,
    sig_good_sin_strm_dbeat,
    m_axi_s2mm_aclk,
    sig_scatter2dre_tlast,
    full,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ,
    sig_sm_ld_dre_cmd,
    Q,
    sig_sm_ld_dre_cmd_reg,
    p_9_out_0,
    sig_sm_ld_dre_cmd_reg_0,
    sig_stream_rst,
    D,
    E,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    SR,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 );
  output sig_dre_tvalid_i_reg_0;
  output [32:0]din;
  output sig_flush_db1;
  output sig_flush_db2;
  output sig_flush_db1_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output sig_dre_halted_reg_0;
  output sig_sm_ld_dre_cmd_ns;
  output sig_flush_db2_reg_0;
  output sig_good_sin_strm_dbeat;
  input m_axi_s2mm_aclk;
  input sig_scatter2dre_tlast;
  input full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [4:0]out;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ;
  input sig_sm_ld_dre_cmd;
  input [1:0]Q;
  input [0:0]sig_sm_ld_dre_cmd_reg;
  input p_9_out_0;
  input [0:0]sig_sm_ld_dre_cmd_reg_0;
  input sig_stream_rst;
  input [1:0]D;
  input [0:0]E;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  input [0:0]SR;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [32:0]din;
  wire full;
  wire m_axi_s2mm_aclk;
  wire [4:0]out;
  wire p_0_in30_in;
  wire p_19_out;
  wire p_21_out;
  wire p_23_out;
  wire p_24_out;
  wire p_27_out;
  wire p_28_out;
  wire p_31_out;
  wire p_39_out;
  wire p_9_out_0;
  wire sig_advance_pipe_data57_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire sig_cntl_accept;
  wire [8:8]\sig_delay_mux_bus[0]_30 ;
  wire [9:0]\sig_delay_mux_bus[0]_31 ;
  wire [8:8]\sig_delay_mux_bus[1]_24 ;
  wire [9:0]\sig_delay_mux_bus[1]_28 ;
  wire sig_dre_halted;
  wire sig_dre_halted_i_1_n_0;
  wire sig_dre_halted_reg_0;
  wire sig_dre_tvalid_i0;
  wire sig_dre_tvalid_i_i_1__0_n_0;
  wire sig_dre_tvalid_i_i_4_n_0;
  wire sig_dre_tvalid_i_i_5_n_0;
  wire sig_dre_tvalid_i_i_6_n_0;
  wire sig_dre_tvalid_i_reg_0;
  wire [7:0]\sig_final_mux_bus[0]_25 ;
  wire [7:0]\sig_final_mux_bus[1]_27 ;
  wire [7:0]\sig_final_mux_bus[2]_26 ;
  wire [7:0]\sig_final_mux_bus[3]_29 ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1;
  wire sig_flush_db1_i_1__0_n_0;
  wire sig_flush_db1_i_2__0_n_0;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1__0_n_0;
  wire sig_flush_db2_reg_0;
  wire sig_good_sin_strm_dbeat;
  wire sig_scatter2dre_tlast;
  wire [1:0]sig_shift_case_reg;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire [0:0]sig_sm_ld_dre_cmd_reg;
  wire [0:0]sig_sm_ld_dre_cmd_reg_0;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h00000000FF2A0000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_dre_tvalid_i_reg_0),
        .I2(full),
        .I3(sig_dre_halted),
        .I4(p_9_out_0),
        .I5(sig_sm_ld_dre_cmd_reg_0),
        .O(sig_flush_db2_reg_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [0]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [0]),
        .O(\sig_delay_mux_bus[0]_31 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [1]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [1]),
        .O(\sig_delay_mux_bus[0]_31 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [2]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [2]),
        .O(\sig_delay_mux_bus[0]_31 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [3]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [3]),
        .O(\sig_delay_mux_bus[0]_31 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [4]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [4]),
        .O(\sig_delay_mux_bus[0]_31 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [5]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [5]),
        .O(\sig_delay_mux_bus[0]_31 [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [6]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [6]),
        .O(\sig_delay_mux_bus[0]_31 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [7]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [7]),
        .O(\sig_delay_mux_bus[0]_31 [7]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hE2CCE200)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [8]),
        .I1(sig_shift_case_reg[1]),
        .I2(p_0_in30_in),
        .I3(sig_shift_case_reg[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .O(\sig_delay_mux_bus[0]_30 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5404505054040000)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(p_0_in30_in),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .O(p_39_out));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [9]),
        .I2(sig_shift_case_reg[0]),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [9]),
        .O(\sig_delay_mux_bus[0]_31 [9]));
  LUT6 #(
    .INIT(64'hA888A888A888AAAA)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I1(sig_dre_halted),
        .I2(full),
        .I3(sig_dre_tvalid_i_reg_0),
        .I4(sig_flush_db2),
        .I5(sig_flush_db1),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h1D331DFF)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(p_0_in30_in),
        .I3(sig_shift_case_reg[1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_30 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_39_out),
        .D(\sig_delay_mux_bus[0]_31 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [0]),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_28 [0]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [1]),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_28 [1]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [2]),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_28 [2]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [3]),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_28 [3]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [4]),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_28 [4]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [5]),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_28 [5]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [6]),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_28 [6]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [7]),
        .I2(sig_shift_case_reg[0]),
        .O(\sig_delay_mux_bus[1]_28 [7]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1__0 
       (.I0(p_0_in30_in),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .O(\sig_delay_mux_bus[1]_24 ));
  LUT5 #(
    .INIT(32'h1015FFFF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .I2(sig_shift_case_reg[0]),
        .I3(p_0_in30_in),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0 
       (.I0(p_0_in30_in),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [9]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .O(\sig_delay_mux_bus[1]_28 [9]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_24 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_0 ),
        .D(\sig_delay_mux_bus[1]_28 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(p_0_in30_in),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2__0 
       (.I0(p_0_in30_in),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .O(p_31_out));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(p_0_in30_in),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_31_out),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D5DFF)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(sig_dre_halted_reg_0),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I4(out[0]),
        .O(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [0]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [1]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [2]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [3]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [4]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [5]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [6]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [7]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(out[0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [8]),
        .R(p_28_out));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 [8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [9]),
        .R(p_28_out));
  LUT5 #(
    .INIT(32'h5D5D5DFF)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(sig_dre_halted_reg_0),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I4(out[1]),
        .O(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [0]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [1]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [2]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [3]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [4]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [5]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [6]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [7]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(out[1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [8]),
        .R(p_24_out));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [9]),
        .R(p_24_out));
  LUT5 #(
    .INIT(32'h5D5D5DFF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_flush_db1),
        .I2(sig_dre_halted_reg_0),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I4(out[2]),
        .O(p_21_out));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4__0 
       (.I0(sig_dre_halted),
        .I1(full),
        .I2(sig_dre_tvalid_i_reg_0),
        .O(sig_dre_halted_reg_0));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [0]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [1]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [2]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [3]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [4]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [5]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [6]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [7]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(out[2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [9]),
        .R(p_21_out));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(out[3]),
        .Q(p_0_in30_in),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 [8]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1__0 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_flush_db2),
        .I2(sig_dre_tvalid_i_reg_0),
        .I3(full),
        .I4(sig_dre_halted),
        .O(sig_cntl_accept));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(D[0]),
        .Q(sig_shift_case_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_cntl_accept),
        .D(D[1]),
        .Q(sig_shift_case_reg[1]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [0]),
        .O(\sig_final_mux_bus[0]_25 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [1]),
        .O(\sig_final_mux_bus[0]_25 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [2]),
        .O(\sig_final_mux_bus[0]_25 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [3]),
        .O(\sig_final_mux_bus[0]_25 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [4]),
        .O(\sig_final_mux_bus[0]_25 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [5]),
        .O(\sig_final_mux_bus[0]_25 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [6]),
        .O(\sig_final_mux_bus[0]_25 [6]));
  LUT6 #(
    .INIT(64'h00004700FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [8]),
        .I3(sig_dre_tvalid_i_reg_0),
        .I4(full),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000ABA8)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_2 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [8]),
        .I1(sig_shift_case_reg[0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [8]),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .O(p_27_out));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [7]),
        .O(\sig_final_mux_bus[0]_25 [7]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_4 
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_25 [0]),
        .Q(din[0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_25 [1]),
        .Q(din[1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_25 [2]),
        .Q(din[2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_25 [3]),
        .Q(din[3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_25 [4]),
        .Q(din[4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_25 [5]),
        .Q(din[5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_25 [6]),
        .Q(din[6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_27_out),
        .D(\sig_final_mux_bus[0]_25 [7]),
        .Q(din[7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [0]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [0]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [0]),
        .O(\sig_final_mux_bus[1]_27 [0]));
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [1]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [1]),
        .O(\sig_final_mux_bus[1]_27 [1]));
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [2]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [2]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [2]),
        .O(\sig_final_mux_bus[1]_27 [2]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [3]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [3]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [3]),
        .O(\sig_final_mux_bus[1]_27 [3]));
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [4]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [4]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [4]),
        .O(\sig_final_mux_bus[1]_27 [4]));
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [5]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [5]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [5]),
        .O(\sig_final_mux_bus[1]_27 [5]));
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [6]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [6]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [6]),
        .O(\sig_final_mux_bus[1]_27 [6]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4_n_0 ),
        .I1(sig_dre_tvalid_i_reg_0),
        .I2(full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F971E860)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_2 
       (.I0(sig_shift_case_reg[0]),
        .I1(sig_shift_case_reg[1]),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [8]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [8]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [8]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .O(p_23_out));
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [7]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [7]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [7]),
        .O(\sig_final_mux_bus[1]_27 [7]));
  LUT5 #(
    .INIT(32'hCCF0F0AA)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [8]),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_27 [0]),
        .Q(din[8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_27 [1]),
        .Q(din[9]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_27 [2]),
        .Q(din[10]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_27 [3]),
        .Q(din[11]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_27 [4]),
        .Q(din[12]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_27 [5]),
        .Q(din[13]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_27 [6]),
        .Q(din[14]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_23_out),
        .D(\sig_final_mux_bus[1]_27 [7]),
        .Q(din[15]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [0]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [0]),
        .O(\sig_final_mux_bus[2]_26 [0]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [1]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [1]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [1]),
        .O(\sig_final_mux_bus[2]_26 [1]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [2]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [2]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [2]),
        .O(\sig_final_mux_bus[2]_26 [2]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [3]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [3]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [3]),
        .O(\sig_final_mux_bus[2]_26 [3]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [4]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [4]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [4]),
        .O(\sig_final_mux_bus[2]_26 [4]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [5]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [5]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [5]),
        .O(\sig_final_mux_bus[2]_26 [5]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [6]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [6]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [6]),
        .O(\sig_final_mux_bus[2]_26 [6]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4_n_0 ),
        .I1(sig_dre_tvalid_i_reg_0),
        .I2(full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .O(p_19_out));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [7]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [7]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [7]),
        .O(\sig_final_mux_bus[2]_26 [7]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [8]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [8]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_26 [0]),
        .Q(din[16]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_26 [1]),
        .Q(din[17]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_26 [2]),
        .Q(din[18]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_26 [3]),
        .Q(din[19]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_26 [4]),
        .Q(din[20]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_26 [5]),
        .Q(din[21]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_26 [6]),
        .Q(din[22]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(p_19_out),
        .D(\sig_final_mux_bus[2]_26 [7]),
        .Q(din[23]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [0]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [0]),
        .I5(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[3]_29 [0]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [1]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [1]),
        .I5(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[3]_29 [1]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [2]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [2]),
        .I5(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[3]_29 [2]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [3]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [3]),
        .I5(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[3]_29 [3]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [4]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [4]),
        .I5(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[3]_29 [4]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [5]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [5]),
        .I5(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[3]_29 [5]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [6]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [6]),
        .I5(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[3]_29 [6]));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0 
       (.I0(sig_dre_tvalid_i_i_5_n_0),
        .I1(sig_dre_tvalid_i_reg_0),
        .I2(full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(sig_dre_tvalid_i_i_5_n_0),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [7]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [7]),
        .I5(sig_shift_case_reg[0]),
        .O(\sig_final_mux_bus[3]_29 [7]));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .D(\sig_final_mux_bus[3]_29 [0]),
        .Q(din[24]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .D(\sig_final_mux_bus[3]_29 [1]),
        .Q(din[25]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .D(\sig_final_mux_bus[3]_29 [2]),
        .Q(din[26]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .D(\sig_final_mux_bus[3]_29 [3]),
        .Q(din[27]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .D(\sig_final_mux_bus[3]_29 [4]),
        .Q(din[28]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .D(\sig_final_mux_bus[3]_29 [5]),
        .Q(din[29]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .D(\sig_final_mux_bus[3]_29 [6]),
        .Q(din[30]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .D(\sig_final_mux_bus[3]_29 [7]),
        .Q(din[31]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_flush_db1_reg_0),
        .I1(out[4]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    sig_cmd_full_i_1
       (.I0(sig_flush_db1_reg_0),
        .I1(sig_scatter2dre_tlast),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_data_reg_out[31]_i_3__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 ),
        .I1(sig_flush_db1),
        .I2(sig_flush_db2),
        .O(sig_flush_db1_reg_0));
  LUT6 #(
    .INIT(64'h55555555DFFFDDDD)) 
    sig_dre_halted_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_dre_halted),
        .I2(full),
        .I3(sig_dre_tvalid_i_reg_0),
        .I4(sig_flush_db2),
        .I5(sig_sm_ld_dre_cmd),
        .O(sig_dre_halted_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre_halted_i_1_n_0),
        .Q(sig_dre_halted),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_dre_tvalid_i_i_1__0
       (.I0(sig_dre_tvalid_i_reg_0),
        .I1(full),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_dre_tvalid_i_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_dre_tvalid_i_i_2__0
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .O(sig_advance_pipe_data57_out));
  LUT6 #(
    .INIT(64'hFFFFE6E0FFFFFFFF)) 
    sig_dre_tvalid_i_i_3__0
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [9]),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [9]),
        .I4(sig_dre_tvalid_i_i_4_n_0),
        .I5(sig_dre_tvalid_i_i_5_n_0),
        .O(sig_dre_tvalid_i0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFC00CCFE)) 
    sig_dre_tvalid_i_i_4
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [9]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [9]),
        .I3(sig_shift_case_reg[1]),
        .I4(sig_shift_case_reg[0]),
        .I5(sig_dre_tvalid_i_i_6_n_0),
        .O(sig_dre_tvalid_i_i_4_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    sig_dre_tvalid_i_i_5
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_6 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_7 [8]),
        .I2(sig_shift_case_reg[1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [8]),
        .I4(sig_shift_case_reg[0]),
        .I5(p_0_in30_in),
        .O(sig_dre_tvalid_i_i_5_n_0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    sig_dre_tvalid_i_i_6
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_8 [9]),
        .I1(sig_shift_case_reg[1]),
        .I2(sig_shift_case_reg[0]),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_11 [9]),
        .O(sig_dre_tvalid_i_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_advance_pipe_data57_out),
        .D(sig_dre_tvalid_i0),
        .Q(sig_dre_tvalid_i_reg_0),
        .R(sig_dre_tvalid_i_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h1500FFFF)) 
    sig_flush_db1_i_1__0
       (.I0(sig_dre_halted),
        .I1(full),
        .I2(sig_dre_tvalid_i_reg_0),
        .I3(sig_flush_db2),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_flush_db1_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_flush_db1_i_2__0
       (.I0(sig_flush_db1),
        .I1(sig_flush_db1_reg_0),
        .I2(sig_scatter2dre_tlast),
        .O(sig_flush_db1_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_i_2__0_n_0),
        .Q(sig_flush_db1),
        .R(sig_flush_db1_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hABBBA888)) 
    sig_flush_db2_i_1__0
       (.I0(sig_flush_db2),
        .I1(sig_dre_halted),
        .I2(full),
        .I3(sig_dre_tvalid_i_reg_0),
        .I4(sig_flush_db1),
        .O(sig_flush_db2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1__0_n_0),
        .Q(sig_flush_db2),
        .R(sig_flush_db1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(sig_flush_db2_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_sm_ld_dre_cmd_reg),
        .O(sig_sm_ld_dre_cmd_ns));
  LUT5 #(
    .INIT(32'hFFFFE6E0)) 
    sig_tlast_out_i_1__0
       (.I0(sig_shift_case_reg[1]),
        .I1(sig_shift_case_reg[0]),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_9 [9]),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_10 [9]),
        .I4(sig_dre_tvalid_i_i_4_n_0),
        .O(sig_final_mux_has_tlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_advance_pipe_data57_out),
        .D(sig_final_mux_has_tlast),
        .Q(din[32]),
        .R(sig_dre_tvalid_i_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(sig_dre_tvalid_i_reg_0),
        .I1(full),
        .O(sig_good_sin_strm_dbeat));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_s2mm_full_wrap
   (m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    s_axis_s2mm_tready,
    sig_rst2all_stop_request_0,
    s_axis_s2mm_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    s2mm_decerr_i,
    s2mm_interr_i,
    s2mm_slverr_i,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    s2mm_halt_cmplt,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_s_h_halt_reg_reg,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    p_13_out,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    m_axi_s2mm_bresp,
    s_axis_s2mm_tdata,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tkeep);
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output s_axis_s2mm_tready;
  output sig_rst2all_stop_request_0;
  output s_axis_s2mm_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output s2mm_decerr_i;
  output s2mm_interr_i;
  output s2mm_slverr_i;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output [35:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output s2mm_halt_cmplt;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_s_h_halt_reg_reg;
  input s_axis_s2mm_cmd_tvalid_split;
  input m_axis_s2mm_sts_tready;
  input p_13_out;
  input \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input m_axi_s2mm_bvalid;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input [1:0]m_axi_s2mm_bresp;
  input [31:0]s_axis_s2mm_tdata;
  input [53:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tkeep;

  wire \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_34 ;
  wire \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_37 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_26 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40 ;
  wire [1:0]\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_10;
  wire I_ADDR_CNTL_n_11;
  wire I_ADDR_CNTL_n_12;
  wire I_ADDR_CNTL_n_13;
  wire I_ADDR_CNTL_n_14;
  wire I_ADDR_CNTL_n_15;
  wire I_ADDR_CNTL_n_16;
  wire I_ADDR_CNTL_n_2;
  wire \I_CMD_FIFO/p_0_out ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_push_regfifo ;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_done ;
  wire \I_DRE_CNTL_FIFO/sig_wr_fifo ;
  wire I_RESET_n_3;
  wire I_RESET_n_4;
  wire I_RESET_n_5;
  wire I_RESET_n_6;
  wire I_RESET_n_7;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_12;
  wire I_WR_DATA_CNTL_n_13;
  wire I_WR_DATA_CNTL_n_16;
  wire I_WR_DATA_CNTL_n_2;
  wire I_WR_DATA_CNTL_n_20;
  wire I_WR_DATA_CNTL_n_30;
  wire I_WR_DATA_CNTL_n_31;
  wire I_WR_DATA_CNTL_n_32;
  wire I_WR_DATA_CNTL_n_33;
  wire I_WR_STATUS_CNTLR_n_0;
  wire I_WR_STATUS_CNTLR_n_12;
  wire I_WR_STATUS_CNTLR_n_13;
  wire I_WR_STATUS_CNTLR_n_9;
  wire [53:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dre2skid_wready;
  wire m_axi_s2mm_aclk;
  wire [35:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_0_in3_in;
  wire p_0_out;
  wire p_11_out;
  wire p_13_out;
  wire p_14_out;
  wire [3:0]p_17_out;
  wire [3:0]p_18_out;
  wire [3:0]p_19_out;
  wire p_1_out;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_2_out;
  wire [35:3]p_30_out;
  wire p_3_out;
  wire [15:0]p_5_out;
  wire [1:0]p_6_out;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_halt_cmplt;
  wire s2mm_interr_i;
  wire s2mm_slverr_i;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire [70:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_data2all_tlast_error;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire [1:1]sig_data2wsc_tag;
  wire sig_data_reg_out_en;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2wdc_error;
  wire [31:0]sig_ibtt2wdc_tdata;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_len_fifo_empty;
  wire sig_len_fifo_full;
  wire sig_next_calc_error_reg;
  wire sig_ok_to_post_wr_addr;
  wire sig_pop_data_fifo;
  wire sig_push_len_fifo;
  wire sig_push_to_wsc;
  wire sig_realign2wdc_eop_error;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_skid2data_wready;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:1]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [31:0]skid2dre_wdata;
  wire skid2dre_wlast;
  wire [3:0]skid2dre_wstrb;
  wire skid2dre_wvalid;

  design_1_axi_ethernet_0_dma_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF 
       (.D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .E(sig_data_reg_out_en),
        .Q(skid2dre_wstrb),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in2_in),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31]_0 (skid2dre_wdata),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_m_valid_out_reg_0(skid2dre_wvalid),
        .sig_m_valid_out_reg_1(I_RESET_n_7),
        .\sig_mssa_index_reg_out_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40 ),
        .\sig_mssa_index_reg_out_reg[1] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .\sig_mssa_index_reg_out_reg[1]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39 ),
        .sig_mvalid_stop_reg_reg_0(dre2skid_wready),
        .sig_sready_stop_reg_reg_0(I_WR_DATA_CNTL_n_12),
        .sig_stop_request(sig_stop_request),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast));
  design_1_axi_ethernet_0_dma_0_axi_datamover_wr_sf \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF 
       (.DI({I_ADDR_CNTL_n_11,I_ADDR_CNTL_n_12,I_ADDR_CNTL_n_13}),
        .E(I_ADDR_CNTL_n_14),
        .\INFERRED_GEN.cnt_i_reg[1] (I_WR_DATA_CNTL_n_2),
        .\INFERRED_GEN.cnt_i_reg[2] (I_ADDR_CNTL_n_16),
        .Q(sig_len_fifo_empty),
        .din({sig_realign2wdc_eop_error,sig_dre2ibtt_tlast,sig_dre2ibtt_tdata}),
        .dout({sig_ibtt2wdc_error,sig_ibtt2wdc_tdata}),
        .empty(\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_34 ),
        .full(p_0_in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(I_ADDR_CNTL_n_0),
        .rd_en(sig_pop_data_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_halt_reg(sig_halt_reg),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_ok_to_post_wr_addr_reg_0(\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_37 ),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt_reg[4]_0 (I_ADDR_CNTL_n_15),
        .\sig_uncom_wrcnt_reg[4]_1 ({I_WR_DATA_CNTL_n_30,I_WR_DATA_CNTL_n_31,I_WR_DATA_CNTL_n_32,I_WR_DATA_CNTL_n_33}));
  design_1_axi_ethernet_0_dma_0_axi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.E(\I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]_0 ({p_30_out,p_0_out}),
        .Q({sig_cmd2mstr_command[70:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26],sig_cmd2mstr_command[15:0]}),
        .SR(I_WR_STATUS_CNTLR_n_13),
        .in({p_1_out,p_2_out,p_3_out,p_5_out,p_6_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .p_11_out(p_11_out),
        .p_14_out(p_14_out),
        .p_22_out(p_22_out),
        .p_27_out(p_27_out),
        .p_9_out(p_9_out),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_26 ),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_10),
        .sig_ld_xfer_reg_tmp_reg_1(I_WR_DATA_CNTL_n_20),
        .sig_strbgen_bytes_ireg2(sig_strbgen_bytes_ireg2),
        .sig_wr_fifo(\I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_0 ({p_17_out,p_18_out,p_19_out}));
  design_1_axi_ethernet_0_dma_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(skid2dre_wdata),
        .E(sig_data_reg_out_en),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .din({sig_realign2wdc_eop_error,sig_dre2ibtt_tlast,sig_dre2ibtt_tdata}),
        .full(p_0_in),
        .in({p_1_out,p_2_out,p_3_out,p_5_out,p_6_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(dre2skid_wready),
        .p_9_out(p_9_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31] (p_0_in2_in),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_5),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .\sig_mssa_index_reg_out_reg[1] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .sig_s_ready_dup3_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1 ),
        .sig_s_ready_dup_reg(skid2dre_wvalid),
        .\sig_strb_skid_reg_reg[1] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39 ),
        .\sig_strb_skid_reg_reg[2] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40 ),
        .\sig_strb_skid_reg_reg[3] (skid2dre_wstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\I_DRE_CNTL_FIFO/sig_wr_fifo ),
        .skid2dre_wlast(skid2dre_wlast));
  design_1_axi_ethernet_0_dma_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.DI({I_ADDR_CNTL_n_11,I_ADDR_CNTL_n_12,I_ADDR_CNTL_n_13}),
        .E(I_ADDR_CNTL_n_14),
        .FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_10),
        .FIFO_Full_reg_1(\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_37 ),
        .Q(sig_len_fifo_empty),
        .full(p_0_in),
        .in({p_1_out,p_27_out,p_19_out,p_30_out,p_0_out,p_6_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(I_ADDR_CNTL_n_0),
        .p_22_out(p_22_out),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_6),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_posted_to_axi_2_reg_0(I_ADDR_CNTL_n_15),
        .sig_posted_to_axi_2_reg_1(I_ADDR_CNTL_n_16),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_wsc2stat_status[6:4],sig_wsc2stat_status[1]}),
        .\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .E(\I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .Q({sig_cmd2mstr_command[70:35],sig_cmd2mstr_command[33],sig_cmd2mstr_command[26],sig_cmd2mstr_command[15:0]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\GEN_INCLUDE_PCC.I_MSTR_PCC_n_26 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .p_13_out(p_13_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_ethernet_0_dma_0_axi_datamover_reset I_RESET
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(I_RESET_n_4),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1(I_RESET_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_2(I_RESET_n_6),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_3(I_RESET_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_halt_cmplt_reg_0(I_WR_STATUS_CNTLR_n_12),
        .sig_halt_cmplt_reg_1(I_WR_DATA_CNTL_n_13),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_0(\I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_3),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_16),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .\sig_strb_reg_out_reg[3]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[3]_0 (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .FIFO_Full_reg_0(I_WR_DATA_CNTL_n_20),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_STATUS_CNTLR_n_0),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (I_WR_STATUS_CNTLR_n_9),
        .Q(sig_strb_skid_reg),
        .dout(sig_ibtt2wdc_error),
        .empty(\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF_n_34 ),
        .in({sig_data2wsc_tag,sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in3_in),
        .p_11_out(p_11_out),
        .rd_en(sig_pop_data_fifo),
        .\sig_addr_posted_cntr_reg[0]_0 (I_WR_DATA_CNTL_n_13),
        .\sig_addr_posted_cntr_reg[1]_0 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dqual_reg_empty_reg_0(sig_skid2data_wready),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg_0(I_WR_DATA_CNTL_n_12),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_16),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_4),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_len_fifo_full(sig_len_fifo_full),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_0({p_1_out,p_2_out,p_14_out,p_17_out,p_18_out,p_19_out,p_3_out}),
        .\sig_next_strt_strb_reg_reg[3]_0 (sig_strb_skid_mux_out),
        .\sig_next_strt_strb_reg_reg[3]_1 (sig_data2skid_wstrb),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s2mm_ld_nxt_len_reg_0(I_WR_DATA_CNTL_n_2),
        .\sig_s2mm_wr_len_reg[3]_0 ({I_WR_DATA_CNTL_n_30,I_WR_DATA_CNTL_n_31,I_WR_DATA_CNTL_n_32,I_WR_DATA_CNTL_n_33}),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stop_request(sig_stop_request),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_ethernet_0_dma_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_wsc2stat_status[6:4],sig_wsc2stat_status[1]}),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_0),
        .SR(I_WR_STATUS_CNTLR_n_13),
        .dout(sig_ibtt2wdc_error),
        .in({sig_data2wsc_tag,sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .\sig_addr_posted_cntr_reg[1]_0 (sig_addr2data_addr_posted),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(I_WR_STATUS_CNTLR_n_12),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg_0(I_WR_STATUS_CNTLR_n_9),
        .sig_halt_reg_reg_1(I_RESET_n_3),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_strbgen_bytes_ireg2(sig_strbgen_bytes_ireg2),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_s2mm_realign
   (out,
    sig_s_ready_dup3_reg,
    FIFO_Full_reg,
    sig_dre2ibtt_tvalid,
    din,
    sig_init_done,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    E,
    sig_good_sin_strm_dbeat,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    skid2dre_wlast,
    sig_init_done_reg,
    full,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_dup_reg,
    sig_init_reg,
    p_9_out,
    \sig_data_reg_out_reg[31] ,
    in,
    D,
    \sig_strb_skid_reg_reg[3] ,
    \sig_mssa_index_reg_out_reg[1] );
  output out;
  output sig_s_ready_dup3_reg;
  output FIFO_Full_reg;
  output sig_dre2ibtt_tvalid;
  output [33:0]din;
  output sig_init_done;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  output sig_good_sin_strm_dbeat;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input skid2dre_wlast;
  input sig_init_done_reg;
  input full;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_dup_reg;
  input sig_init_reg;
  input p_9_out;
  input \sig_data_reg_out_reg[31] ;
  input [20:0]in;
  input [31:0]D;
  input [3:0]\sig_strb_skid_reg_reg[3] ;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;

  wire [31:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_36 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_37 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_38 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_39 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_41 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_25 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ;
  wire [33:0]din;
  wire full;
  wire [20:0]in;
  wire lsig_tlast_err_reg1;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [0:0]p_0_in__3;
  wire p_0_out;
  wire p_18_out;
  wire p_43_out;
  wire p_47_out;
  wire p_51_out;
  wire p_54_out;
  wire [1:0]p_8_out;
  wire p_9_out;
  wire p_9_out_0;
  wire [1:0]s_case_i_32;
  wire [27:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire [31:0]sig_data_reg_out;
  wire \sig_data_reg_out_reg[31] ;
  wire sig_dre2ibtt_tvalid;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_good_sin_strm_dbeat;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_init_reg;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire sig_rd_empty;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_dup_reg;
  wire sig_scatter2dre_tlast;
  wire [3:0]sig_scatter2dre_tstrb;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire [3:0]\sig_strb_skid_reg_reg[3] ;
  wire sig_stream_rst;
  wire [3:1]sig_tlast_enables;
  wire [7:7]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire skid2dre_wlast;

  (* FSM_ENCODED_STATES = "init:000,chk_pop_second:100,ld_dre_scatter_first:001,error_trap:100,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,chk_pop_second:100,ld_dre_scatter_first:001,error_trap:100,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[1]),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,chk_pop_second:100,ld_dre_scatter_first:001,error_trap:100,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_axi_datamover_s2mm_dre \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK 
       (.D(s_case_i_32),
        .E(p_47_out),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_25 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (p_54_out),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ,sig_data_reg_out[7:0]}),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (p_51_out),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ({sig_tlast_enables[1],sig_data_reg_out[15:8]}),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ({sig_tlast_enables[2],sig_data_reg_out[23:16]}),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (p_43_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ({sig_tlast_enables[3],sig_data_reg_out[31:24]}),
        .Q({sig_cmdcntl_sm_state[2],sig_cmdcntl_sm_state[0]}),
        .SR(p_18_out),
        .din(din[32:0]),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out,sig_scatter2dre_tstrb}),
        .p_9_out_0(p_9_out_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_37 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_38 ),
        .sig_dre_halted_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_39 ),
        .sig_dre_tvalid_i_reg_0(sig_dre2ibtt_tvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_36 ),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_41 ),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_scatter2dre_tlast(sig_scatter2dre_tlast),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_cmd_fifo_data_out[27]),
        .sig_sm_ld_dre_cmd_reg_0(sig_rd_empty),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_tlast_err_reg1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(lsig_tlast_err_reg1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_tlast_err_reg2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsig_tlast_err_reg1),
        .Q(din[33]),
        .R(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(p_0_in__3),
        .E(E),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_39 ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_25 ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_1 ({sig_tlast_enables[2],sig_data_reg_out[23:16]}),
        .\INFERRED_GEN.cnt_i_reg[4] ({sig_tlast_enables[3],sig_data_reg_out[31:24]}),
        .Q(p_8_out),
        .SR(p_18_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .p_9_out_0(p_9_out_0),
        .\sig_btt_cntr_dup_reg[0]_0 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_38 ),
        .sig_cmd_empty_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_37 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg_reg_0({sig_cmd_fifo_data_out[25],sig_cmd_fifo_data_out[23:8],sig_cmd_fifo_data_out[6]}),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_skid_reg_reg[31] (D),
        .sig_eop_sent_reg_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_36 ),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_init_reg(sig_init_reg),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .\sig_next_strt_offset_reg[0]_0 (s_case_i_32[0]),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_scatter2dre_tlast(sig_scatter2dre_tlast),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\sig_strb_skid_reg_reg[3] (\sig_strb_skid_reg_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .skid2dre_wlast(skid2dre_wlast),
        .\storage_data_reg[0] (p_54_out),
        .\storage_data_reg[1] ({\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ,sig_data_reg_out[7:0]}),
        .\storage_data_reg[1]_0 (p_51_out),
        .\storage_data_reg[2] (p_47_out),
        .\storage_data_reg[3] (p_43_out),
        .\storage_data_reg[3]_0 ({sig_tlast_enables[1],sig_data_reg_out[15:8]}),
        .\storage_data_reg[7] ({sig_tstrb_fifo_data_out,sig_scatter2dre_tstrb}));
  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized6 I_DRE_CNTL_FIFO
       (.D(sig_cmdcntl_sm_state_ns),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_cmdcntl_sm_state),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_41 ),
        .\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] (p_8_out),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[27],sig_cmd_fifo_data_out[25],sig_cmd_fifo_data_out[23:8],sig_cmd_fifo_data_out[6]}),
        .p_9_out(p_9_out),
        .sel(sig_wr_fifo),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .\sig_next_strt_offset_reg[0] (p_0_in__3),
        .\sig_next_strt_offset_reg[1] (s_case_i_32[1]),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_s2mm_scatter
   (out,
    sig_s_ready_dup3_reg,
    p_9_out_0,
    \storage_data_reg[7] ,
    \storage_data_reg[1] ,
    sig_scatter2dre_tlast,
    Q,
    p_0_out,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    E,
    SR,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ,
    \storage_data_reg[2] ,
    \storage_data_reg[1]_0 ,
    \storage_data_reg[0] ,
    \storage_data_reg[3] ,
    \sig_next_strt_offset_reg[0]_0 ,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_1 ,
    \storage_data_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    skid2dre_wlast,
    sig_cmd_empty_reg_0,
    sig_curr_eof_reg_reg_0,
    sig_sm_ld_dre_cmd,
    \sig_btt_cntr_dup_reg[0]_0 ,
    sig_eop_sent_reg_reg_0,
    sig_s_ready_dup_reg,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_data_reg_out_reg[31] ,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_flush_db2,
    D,
    \sig_data_skid_reg_reg[31] ,
    \sig_strb_skid_reg_reg[3] ,
    \sig_mssa_index_reg_out_reg[1] );
  output out;
  output sig_s_ready_dup3_reg;
  output p_9_out_0;
  output [4:0]\storage_data_reg[7] ;
  output [8:0]\storage_data_reg[1] ;
  output sig_scatter2dre_tlast;
  output [1:0]Q;
  output p_0_out;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output [0:0]E;
  output [0:0]SR;
  output \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  output [0:0]\storage_data_reg[2] ;
  output [0:0]\storage_data_reg[1]_0 ;
  output [0:0]\storage_data_reg[0] ;
  output [0:0]\storage_data_reg[3] ;
  output [0:0]\sig_next_strt_offset_reg[0]_0 ;
  output [8:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_1 ;
  output [8:0]\storage_data_reg[3]_0 ;
  output [8:0]\INFERRED_GEN.cnt_i_reg[4] ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input skid2dre_wlast;
  input sig_cmd_empty_reg_0;
  input [17:0]sig_curr_eof_reg_reg_0;
  input sig_sm_ld_dre_cmd;
  input \sig_btt_cntr_dup_reg[0]_0 ;
  input sig_eop_sent_reg_reg_0;
  input sig_s_ready_dup_reg;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_data_reg_out_reg[31] ;
  input sig_flush_db1;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_flush_db2;
  input [0:0]D;
  input [31:0]\sig_data_skid_reg_reg[31] ;
  input [3:0]\sig_strb_skid_reg_reg[3] ;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  wire [8:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_1 ;
  wire [8:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire [1:0]\I_SCATTER_STROBE_GEN/sig_start_offset_un ;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_12;
  wire [1:0]Q;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_12;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_14;
  wire SLICE_INSERTION_n_16;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [0:0]SR;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg10;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg30;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [1:1]p_0_in__3;
  wire p_0_out;
  wire p_1_in2_in;
  wire p_9_out_0;
  wire [15:0]sel0;
  wire sig_btt_cntr02_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire \sig_btt_cntr_dup_reg[0]_0 ;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_5_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_6_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_7_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_8_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__0_n_4;
  wire sig_btt_cntr_prv0_carry__0_n_5;
  wire sig_btt_cntr_prv0_carry__0_n_6;
  wire sig_btt_cntr_prv0_carry__0_n_7;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_i_5_n_0;
  wire sig_btt_cntr_prv0_carry_i_6_n_0;
  wire sig_btt_cntr_prv0_carry_i_7_n_0;
  wire sig_btt_cntr_prv0_carry_i_8_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire sig_btt_cntr_prv0_carry_n_4;
  wire sig_btt_cntr_prv0_carry_n_5;
  wire sig_btt_cntr_prv0_carry_n_6;
  wire sig_btt_cntr_prv0_carry_n_7;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_n_4;
  wire sig_btt_lteq_max_first_incr0_carry_n_5;
  wire sig_btt_lteq_max_first_incr0_carry_n_6;
  wire sig_btt_lteq_max_first_incr0_carry_n_7;
  wire sig_cmd_empty_reg_0;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [17:0]sig_curr_eof_reg_reg_0;
  wire sig_data_reg_out_en;
  wire \sig_data_reg_out_reg[31] ;
  wire [31:0]\sig_data_skid_reg_reg[31] ;
  wire sig_eop_halt_xfer;
  wire sig_eop_halt_xfer_i_1_n_0;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_eop_sent_reg_reg_0;
  wire sig_err_underflow_reg;
  wire [1:0]sig_fifo_mssai;
  wire sig_fifo_mssai0;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_2_n_0 ;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_ld_cmd;
  wire [1:1]sig_max_first_increment0;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire [1:0]sig_mssa_index;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire [0:0]\sig_next_strt_offset_reg[0]_0 ;
  wire sig_rd_empty;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_dup_reg;
  wire sig_scatter2dre_tlast;
  wire sig_sm_ld_dre_cmd;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire [3:0]\sig_strb_skid_reg_reg[3] ;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_strm_tvalid;
  wire sig_tlast_error_reg;
  wire [6:6]sig_tstrb_fifo_data_out;
  wire sig_tstrb_fifo_rdy;
  wire sig_valid_fifo_ld9_out;
  wire skid2dre_wlast;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire [0:0]\storage_data_reg[0] ;
  wire [8:0]\storage_data_reg[1] ;
  wire [0:0]\storage_data_reg[1]_0 ;
  wire [0:0]\storage_data_reg[2] ;
  wire [0:0]\storage_data_reg[3] ;
  wire [8:0]\storage_data_reg[3]_0 ;
  wire [4:0]\storage_data_reg[7] ;
  wire [7:7]NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_curr_eof_reg_reg_0[0]),
        .O(\sig_next_strt_offset_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_i_1 
       (.I0(\storage_data_reg[7] [4]),
        .I1(sig_strm_tlast),
        .I2(sig_tstrb_fifo_data_out),
        .I3(sig_eop_sent_reg_reg_0),
        .I4(sig_err_underflow_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_i_1_n_0 ),
        .Q(sig_err_underflow_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_TSTRB_FIFO_n_12),
        .Q(sig_tlast_error_reg),
        .R(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.E(sig_data_reg_out_en),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ),
        .Q(sig_rd_empty),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31]_0 ({\INFERRED_GEN.cnt_i_reg[4] [7:0],\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_1 [7:0],\storage_data_reg[3]_0 [7:0],\storage_data_reg[1] [7:0]}),
        .\sig_data_reg_out_reg[31]_1 (\sig_data_reg_out_reg[31] ),
        .\sig_data_skid_reg_reg[31]_0 (\sig_data_skid_reg_reg[31] ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_init_reg(sig_init_reg),
        .sig_m_valid_out_reg_0(sig_strm_tvalid),
        .\sig_mssa_index_reg_out_reg[1]_0 (sig_mssa_index),
        .\sig_mssa_index_reg_out_reg[1]_1 (\sig_mssa_index_reg_out_reg[1] ),
        .sig_s_ready_dup3_reg_0(sig_s_ready_dup3_reg),
        .sig_s_ready_dup_reg_0(sig_eop_sent_reg_reg_0),
        .sig_s_ready_dup_reg_1({sig_tstrb_fifo_data_out,\storage_data_reg[7] [3]}),
        .sig_s_ready_dup_reg_2(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg_0(out),
        .sig_s_ready_out_reg_1(E),
        .\sig_strb_skid_reg_reg[1]_0 (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2]_0 (\sig_strb_skid_reg_reg[2] ),
        .\sig_strb_skid_reg_reg[3]_0 (\sig_strb_skid_reg_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tlast(sig_strm_tlast),
        .skid2dre_wlast(skid2dre_wlast));
  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized7 I_TSTRB_FIFO
       (.E(sig_data_reg_out_en),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (sig_strm_tvalid),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (slice_insert_data),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg (sig_scatter2dre_tlast),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_1 [8]),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_mssa_index),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] [8]),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ),
        .Q(sig_rd_empty),
        .SR(sig_eop_sent_reg0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({\storage_data_reg[7] [4],sig_tstrb_fifo_data_out,\storage_data_reg[7] [3:0]}),
        .p_0_out(p_0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31] (p_1_in2_in),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg_0),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_last_reg_out_reg(I_TSTRB_FIFO_n_12),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_tlast_error_reg(sig_tlast_error_reg),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[0] (\storage_data_reg[0] ),
        .\storage_data_reg[1] (\storage_data_reg[1] [8]),
        .\storage_data_reg[1]_0 (\storage_data_reg[1]_0 ),
        .\storage_data_reg[2] (\storage_data_reg[2] ),
        .\storage_data_reg[3] (\storage_data_reg[3] ),
        .\storage_data_reg[3]_0 (\storage_data_reg[3]_0 [8]));
  design_1_axi_ethernet_0_dma_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .DI({SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}),
        .E(sig_btt_cntr02_out),
        .Q(\I_SCATTER_STROBE_GEN/sig_start_offset_un ),
        .S({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11,SLICE_INSERTION_n_12,SLICE_INSERTION_n_13,SLICE_INSERTION_n_14}),
        .SR(SLICE_INSERTION_n_3),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg10(ld_btt_cntr_reg10),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_1),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(SLICE_INSERTION_n_16),
        .sig_btt_eq_0_reg_0(\sig_btt_cntr_dup_reg[0]_0 ),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_3_n_0),
        .sig_btt_eq_0_reg_3(sig_btt_eq_0_i_4_n_0),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(SLICE_INSERTION_n_4),
        .sig_stream_rst(sig_stream_rst),
        .sig_tstrb_fifo_rdy(sig_tstrb_fifo_rdy),
        .sig_valid_fifo_ld9_out(sig_valid_fifo_ld9_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[3]_0 ({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .\storage_data_reg[5]_0 (sig_fifo_mssai),
        .\storage_data_reg[8]_0 (slice_insert_data),
        .\storage_data_reg[8]_1 (\sig_max_first_increment_reg_n_0_[2] ),
        .\storage_data_reg[8]_2 ({\sig_max_first_increment_reg_n_0_[1] ,\sig_max_first_increment_reg_n_0_[0] }));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_1),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_tstrb_fifo_rdy),
        .D(ld_btt_cntr_reg1),
        .Q(ld_btt_cntr_reg2),
        .R(ld_btt_cntr_reg10));
  LUT2 #(
    .INIT(4'hE)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3),
        .I1(ld_btt_cntr_reg2),
        .O(ld_btt_cntr_reg30));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_tstrb_fifo_rdy),
        .D(ld_btt_cntr_reg30),
        .Q(ld_btt_cntr_reg3),
        .R(ld_btt_cntr_reg10));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_curr_eof_reg_reg_0[16]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(sig_curr_eof_reg_reg_0[10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  CARRY8 sig_btt_cntr_prv0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3,sig_btt_cntr_prv0_carry_n_4,sig_btt_cntr_prv0_carry_n_5,sig_btt_cntr_prv0_carry_n_6,sig_btt_cntr_prv0_carry_n_7}),
        .DI(sig_btt_cntr_dup[7:0]),
        .O(sig_btt_cntr_prv0[7:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0,sig_btt_cntr_prv0_carry_i_5_n_0,sig_btt_cntr_prv0_carry_i_6_n_0,sig_btt_cntr_prv0_carry_i_7_n_0,sig_btt_cntr_prv0_carry_i_8_n_0}));
  CARRY8 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_cntr_prv0_carry__0_CO_UNCONNECTED[7],sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3,sig_btt_cntr_prv0_carry__0_n_4,sig_btt_cntr_prv0_carry__0_n_5,sig_btt_cntr_prv0_carry__0_n_6,sig_btt_cntr_prv0_carry__0_n_7}),
        .DI({1'b0,sig_btt_cntr_dup[14:8]}),
        .O(sig_btt_cntr_prv0[15:8]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0,sig_btt_cntr_prv0_carry__0_i_5_n_0,sig_btt_cntr_prv0_carry__0_i_6_n_0,sig_btt_cntr_prv0_carry__0_i_7_n_0,sig_btt_cntr_prv0_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(\sig_btt_cntr_reg_n_0_[15] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(\sig_btt_cntr_reg_n_0_[14] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_5
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_6
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_7
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_8
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_btt_cntr_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_5
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_btt_cntr_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_6
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_7
       (.I0(sig_btt_cntr_dup[1]),
        .I1(\sig_max_first_increment_reg_n_0_[1] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    sig_btt_cntr_prv0_carry_i_8
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_lteq_max_first_incr),
        .I3(\sig_btt_cntr_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_8_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(\sig_btt_cntr_dup_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[11]),
        .I1(sig_curr_eof_reg_reg_0[14]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[13]),
        .I4(sel0[8]),
        .I5(sel0[15]),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    sig_btt_eq_0_i_3
       (.I0(sel0[1]),
        .I1(sig_curr_eof_reg_reg_0[15]),
        .I2(sig_ld_cmd),
        .I3(sig_btt_cntr_prv0[14]),
        .I4(sel0[12]),
        .I5(sel0[2]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[0]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[7]),
        .I4(sig_btt_eq_0_i_5_n_0),
        .I5(sig_btt_eq_0_i_6_n_0),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_5
       (.I0(sig_btt_cntr_prv0[6]),
        .I1(sig_curr_eof_reg_reg_0[7]),
        .I2(sig_btt_cntr_prv0[9]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_eof_reg_reg_0[10]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[3]),
        .I1(sig_curr_eof_reg_reg_0[4]),
        .I2(sig_btt_cntr_prv0[10]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(sig_curr_eof_reg_reg_0[11]),
        .O(sig_btt_eq_0_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_16),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  CARRY8 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3,sig_btt_lteq_max_first_incr0_carry_n_4,sig_btt_lteq_max_first_incr0_carry_n_5,sig_btt_lteq_max_first_incr0_carry_n_6,sig_btt_lteq_max_first_incr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,SLICE_INSERTION_n_5,SLICE_INSERTION_n_6}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[7:0]),
        .S({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10,SLICE_INSERTION_n_11,SLICE_INSERTION_n_12,SLICE_INSERTION_n_13,SLICE_INSERTION_n_14}));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(1'b0),
        .Q(p_9_out_0),
        .S(sig_cmd_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(1'b1),
        .Q(sig_cmd_full),
        .R(sig_cmd_empty_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_curr_eof_reg_reg_0[17]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[0]),
        .Q(\I_SCATTER_STROBE_GEN/sig_start_offset_un [0]),
        .R(SLICE_INSERTION_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[1]),
        .Q(\I_SCATTER_STROBE_GEN/sig_start_offset_un [1]),
        .R(SLICE_INSERTION_n_3));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld9_out),
        .I1(sig_eop_halt_xfer),
        .I2(\sig_btt_cntr_dup_reg[0]_0 ),
        .O(sig_eop_halt_xfer_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_halt_xfer_i_1_n_0),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(Q[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(ld_btt_cntr_reg1),
        .I1(ld_btt_cntr_reg2),
        .O(sig_fifo_mssai0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_fifo_mssai[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\sig_fifo_mssai[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_fifo_mssai0),
        .D(\sig_fifo_mssai[1]_i_2_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_max_first_increment[1]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_max_first_increment[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(sig_max_first_increment0));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld9_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(Q[0]),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(SLICE_INSERTION_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(sig_max_first_increment0),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(SLICE_INSERTION_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(Q[0]),
        .I1(sig_curr_eof_reg_reg_0[1]),
        .I2(Q[1]),
        .I3(sig_curr_eof_reg_reg_0[2]),
        .O(p_0_in__3));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(D),
        .Q(Q[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(p_0_in__3),
        .Q(Q[1]),
        .R(sig_eop_sent_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_sfifo_autord
   (full,
    dout,
    empty,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_flush_db1_reg,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_5 ,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    SR,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_posted_to_axi_2_reg,
    sig_tlast_enables,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    rd_en,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ,
    Q,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ,
    p_8_out,
    sig_flush_db1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ,
    sig_dre2skid_wvalid,
    out,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    sig_ok_to_post_rd_addr_reg_1);
  output full;
  output [36:0]dout;
  output empty;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output sig_flush_db1_reg;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_4 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_5 ;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]SR;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  output sig_posted_to_axi_2_reg;
  output [2:0]sig_tlast_enables;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [38:0]din;
  input rd_en;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ;
  input [0:0]Q;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ;
  input p_8_out;
  input sig_flush_db1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ;
  input sig_dre2skid_wvalid;
  input out;
  input sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;
  input [3:0]sig_ok_to_post_rd_addr_reg_1;

  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [38:0]din;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_5 ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_8_out;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_flush_db1_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire [3:0]sig_ok_to_post_rd_addr_reg_1;
  wire sig_posted_to_axi_2_reg;
  wire [2:0]sig_tlast_enables;
  wire wr_en;

  design_1_axi_ethernet_0_dma_0_sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 (\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_5 (\gen_wr_a.gen_word_narrow.mem_reg_5 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_8_out(p_8_out),
        .rd_en(rd_en),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_reg_1),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_tlast_enables(sig_tlast_enables),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_sfifo_autord__parameterized0
   (full,
    dout,
    empty,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    sig_dre2ibtt_tvalid,
    out,
    \sig_uncom_wrcnt_reg[0] ,
    Q,
    O,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 );
  output full;
  output [32:0]dout;
  output empty;
  output [3:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [3:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_good_sin_strm_dbeat;
  input [33:0]din;
  input rd_en;
  input sig_dre2ibtt_tvalid;
  input out;
  input [0:0]\sig_uncom_wrcnt_reg[0] ;
  input [3:0]Q;
  input [3:0]O;
  input \sig_uncom_wrcnt_reg[7] ;
  input \sig_uncom_wrcnt_reg[7]_0 ;

  wire [3:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_sin_strm_dbeat;
  wire sig_stream_rst;
  wire [0:0]\sig_uncom_wrcnt_reg[0] ;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire \sig_uncom_wrcnt_reg[7]_0 ;

  design_1_axi_ethernet_0_dma_0_sync_fifo_fg__parameterized1 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .O(O),
        .Q(Q),
        .S(S),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt_reg[0] (\sig_uncom_wrcnt_reg[0] ),
        .\sig_uncom_wrcnt_reg[7] (\sig_uncom_wrcnt_reg[7] ),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    m_axi_s2mm_wready,
    sig_init_reg,
    sig_m_valid_out_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    \sig_strb_skid_reg_reg[3]_0 ,
    \sig_strb_reg_out_reg[3]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]Q;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input m_axi_s2mm_wready;
  input sig_init_reg;
  input sig_m_valid_out_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [31:0]D;
  input [3:0]\sig_strb_skid_reg_reg[3]_0 ;
  input [3:0]\sig_strb_reg_out_reg[3]_0 ;

  wire [31:0]D;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]\sig_strb_skid_reg_reg[3]_0 ;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2__1 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0040404044444444)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axi_s2mm_wready),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEFEEEFE)) 
    sig_s_ready_dup_i_1__1
       (.I0(m_axi_s2mm_wready),
        .I1(sig_init_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_m_valid_out_reg_0),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[3]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_skid_buf
   (out,
    s_axis_s2mm_tready,
    sig_m_valid_out_reg_0,
    skid2dre_wlast,
    sig_stop_request,
    D,
    Q,
    \sig_data_reg_out_reg[31]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    E,
    sig_sready_stop_reg_reg_0,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[1]_0 ,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_mvalid_stop_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg_1,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tlast,
    sig_init_reg,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tdata);
  output out;
  output s_axis_s2mm_tready;
  output sig_m_valid_out_reg_0;
  output skid2dre_wlast;
  output sig_stop_request;
  output [1:0]D;
  output [3:0]Q;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]E;
  input sig_sready_stop_reg_reg_0;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[1]_0 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input sig_mvalid_stop_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg_1;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tlast;
  input sig_init_reg;
  input [3:0]s_axis_s2mm_tkeep;
  input [31:0]s_axis_s2mm_tdata;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out0;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  wire sig_m_valid_dup_i_2__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire \sig_mssa_index_reg_out_reg[1]_0 ;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire sig_mvalid_stop_reg_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  wire sig_s_ready_dup_i_2__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire sig_sready_stop_reg_reg_0;
  wire [3:0]sig_sstrb_with_stop;
  wire sig_stop_request;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire skid2dre_wlast;

  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_3__1 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1__1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(skid2dre_wlast),
        .R(sig_data_reg_out0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1__1
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tlast),
        .O(sig_slast_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000A2AAAA00AAAA)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_m_valid_dup_i_2__1_n_0),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(sig_m_valid_dup),
        .I4(sig_stop_request),
        .I5(sig_mvalid_stop_reg_reg_0),
        .O(sig_m_valid_dup_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h2022202022222020)) 
    sig_m_valid_dup_i_2__1
       (.I0(sig_m_valid_out_reg_1),
        .I1(sig_mvalid_stop),
        .I2(s_axis_s2mm_tvalid),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(sig_mvalid_stop_reg_reg_0),
        .O(sig_m_valid_dup_i_2__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h84B4FFFF84B40000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\sig_mssa_index_reg_out_reg[1] ),
        .I5(\sig_mssa_index_reg_out_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA0F4FFFFA0F40000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\sig_mssa_index_reg_out_reg[1] ),
        .I5(\sig_mssa_index_reg_out_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200F00)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_m_valid_dup),
        .I3(sig_stop_request),
        .I4(sig_mvalid_stop_reg_reg_0),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h20200020)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_s_ready_dup_i_2__0_n_0),
        .I1(sig_stop_request),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(sig_s_ready_dup_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    sig_s_ready_dup_i_2__0
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tvalid),
        .I2(sig_s_ready_dup),
        .I3(sig_mvalid_stop_reg_reg_0),
        .I4(sig_init_reg),
        .O(sig_s_ready_dup_i_2__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sready_stop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sready_stop_reg_reg_0),
        .Q(sig_stop_request),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_data_reg_out0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1__1 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[0]),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1__1 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[1]),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1__1 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[2]),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1__1 
       (.I0(sig_stop_request),
        .I1(s_axis_s2mm_tkeep[3]),
        .O(sig_sstrb_with_stop[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_skid_buf_15
   (out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_sstrb_stop_mask,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    SS,
    \sig_sstrb_stop_mask_reg[3]_0 ,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    m_axis_mm2s_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dre2skid_wvalid,
    sig_reset_reg,
    sig_dre2skid_wlast,
    Q,
    \sig_strb_reg_out_reg[2]_0 ,
    \sig_strb_reg_out_reg[1]_0 ,
    \sig_strb_reg_out_reg[0]_0 ,
    D);
  output out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output [0:0]sig_sstrb_stop_mask;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input [0:0]SS;
  input \sig_sstrb_stop_mask_reg[3]_0 ;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input m_axis_mm2s_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_dre2skid_wvalid;
  input sig_reset_reg;
  input sig_dre2skid_wlast;
  input [8:0]Q;
  input [8:0]\sig_strb_reg_out_reg[2]_0 ;
  input [8:0]\sig_strb_reg_out_reg[1]_0 ;
  input [8:0]\sig_strb_reg_out_reg[0]_0 ;
  input [3:0]D;

  wire [3:0]D;
  wire [8:0]Q;
  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_reg_out0;
  wire sig_data_reg_out_en;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_dre2skid_wlast;
  wire sig_dre2skid_wvalid;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  wire sig_m_valid_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  wire sig_s_ready_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_sstrb_stop_mask_reg[3]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[0]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[2]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(Q[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(Q[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(Q[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(Q[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(Q[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(Q[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(Q[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_data_reg_out0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(Q[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[0]_0 [0]),
        .Q(sig_data_skid_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[1]_0 [2]),
        .Q(sig_data_skid_reg[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[1]_0 [3]),
        .Q(sig_data_skid_reg[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[1]_0 [4]),
        .Q(sig_data_skid_reg[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[1]_0 [5]),
        .Q(sig_data_skid_reg[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[1]_0 [6]),
        .Q(sig_data_skid_reg[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[1]_0 [7]),
        .Q(sig_data_skid_reg[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[2]_0 [0]),
        .Q(sig_data_skid_reg[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[2]_0 [1]),
        .Q(sig_data_skid_reg[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[2]_0 [2]),
        .Q(sig_data_skid_reg[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[2]_0 [3]),
        .Q(sig_data_skid_reg[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[0]_0 [1]),
        .Q(sig_data_skid_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[2]_0 [4]),
        .Q(sig_data_skid_reg[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[2]_0 [5]),
        .Q(sig_data_skid_reg[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[2]_0 [6]),
        .Q(sig_data_skid_reg[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[2]_0 [7]),
        .Q(sig_data_skid_reg[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[0]),
        .Q(sig_data_skid_reg[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[1]),
        .Q(sig_data_skid_reg[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[2]),
        .Q(sig_data_skid_reg[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[3]),
        .Q(sig_data_skid_reg[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[4]),
        .Q(sig_data_skid_reg[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[5]),
        .Q(sig_data_skid_reg[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[0]_0 [2]),
        .Q(sig_data_skid_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[6]),
        .Q(sig_data_skid_reg[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(Q[7]),
        .Q(sig_data_skid_reg[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[0]_0 [3]),
        .Q(sig_data_skid_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[0]_0 [4]),
        .Q(sig_data_skid_reg[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[0]_0 [5]),
        .Q(sig_data_skid_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[0]_0 [6]),
        .Q(sig_data_skid_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[0]_0 [7]),
        .Q(sig_data_skid_reg[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[1]_0 [0]),
        .Q(sig_data_skid_reg[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_reg_out_reg[1]_0 [1]),
        .Q(sig_data_skid_reg[9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wlast),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(sig_data_reg_out0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wlast),
        .O(sig_slast_with_stop));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000A2AAAA00AAAA)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_dup_i_2_n_0),
        .I1(sig_halt_reg_dly2),
        .I2(sig_halt_reg_dly3),
        .I3(sig_m_valid_dup),
        .I4(sig_sstrb_stop_mask),
        .I5(m_axis_mm2s_tready),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'h000000000000BAFA)) 
    sig_m_valid_dup_i_2
       (.I0(sig_dre2skid_wvalid),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(m_axis_mm2s_tready),
        .I4(sig_data_reg_out0),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF200F00)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_m_valid_dup),
        .I3(sig_sstrb_stop_mask),
        .I4(m_axis_mm2s_tready),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(SS));
  LUT5 #(
    .INIT(32'h20200020)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_dup_i_2_n_0),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .O(sig_s_ready_dup_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    sig_s_ready_dup_i_2
       (.I0(sig_dre2skid_wvalid),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axis_mm2s_tready),
        .I4(sig_reset_reg),
        .O(sig_s_ready_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sstrb_stop_mask_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_sstrb_stop_mask_reg[3]_0 ),
        .Q(sig_sstrb_stop_mask),
        .R(SS));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(\sig_strb_reg_out_reg[0]_0 [8]),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(\sig_strb_reg_out_reg[1]_0 [8]),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(\sig_strb_reg_out_reg[2]_0 [8]),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(Q[8]),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(sig_data_reg_out0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_slice
   (slice_insert_valid,
    ld_btt_cntr_reg1_reg,
    sig_valid_fifo_ld9_out,
    SR,
    sig_sm_ld_dre_cmd_reg,
    DI,
    S,
    ld_btt_cntr_reg10,
    sig_btt_eq_0_reg,
    E,
    sig_tstrb_fifo_rdy,
    \storage_data_reg[8]_0 ,
    m_axi_s2mm_aclk,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    CO,
    sig_btt_eq_0_reg_0,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    \storage_data_reg[8]_1 ,
    Q,
    \storage_data_reg[3]_0 ,
    sig_curr_eof_reg,
    m_valid_i_reg_0,
    sig_inhibit_rdy_n,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_btt_eq_0_reg_3,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    \storage_data_reg[8]_2 ,
    \storage_data_reg[5]_0 ,
    sig_stream_rst);
  output slice_insert_valid;
  output ld_btt_cntr_reg1_reg;
  output sig_valid_fifo_ld9_out;
  output [0:0]SR;
  output [0:0]sig_sm_ld_dre_cmd_reg;
  output [1:0]DI;
  output [7:0]S;
  output ld_btt_cntr_reg10;
  output sig_btt_eq_0_reg;
  output [0:0]E;
  output sig_tstrb_fifo_rdy;
  output [8:0]\storage_data_reg[8]_0 ;
  input m_axi_s2mm_aclk;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [0:0]CO;
  input sig_btt_eq_0_reg_0;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [15:0]out;
  input \storage_data_reg[8]_1 ;
  input [1:0]Q;
  input [15:0]\storage_data_reg[3]_0 ;
  input sig_curr_eof_reg;
  input m_valid_i_reg_0;
  input sig_inhibit_rdy_n;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_btt_eq_0_reg_3;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input [1:0]\storage_data_reg[8]_2 ;
  input [1:0]\storage_data_reg[5]_0 ;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [0:0]E;
  wire [3:3]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [1:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg10;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [15:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire sig_btt_eq_0_reg_3;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire sig_eop_sent_reg;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire [0:0]sig_sm_ld_dre_cmd_reg;
  wire [2:2]sig_stbgen_tstrb;
  wire sig_stream_rst;
  wire [7:4]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld9_out;
  wire slice_insert_valid;
  wire \storage_data[1]_i_1_n_0 ;
  wire \storage_data[6]_i_2_n_0 ;
  wire \storage_data[6]_i_3_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;
  wire [15:0]\storage_data_reg[3]_0 ;
  wire [1:0]\storage_data_reg[5]_0 ;
  wire [8:0]\storage_data_reg[8]_0 ;
  wire \storage_data_reg[8]_1 ;
  wire [1:0]\storage_data_reg[8]_2 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(CO),
        .I4(sig_valid_fifo_ld9_out),
        .I5(sig_btt_eq_0_reg_0),
        .O(ld_btt_cntr_reg1_reg));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ld_btt_cntr_reg2_i_1
       (.I0(sig_btt_eq_0_reg_0),
        .I1(sig_valid_fifo_ld9_out),
        .I2(CO),
        .O(ld_btt_cntr_reg10));
  LUT5 #(
    .INIT(32'h00000075)) 
    ld_btt_cntr_reg2_i_2
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_btt_eq_0),
        .I1(sig_valid_fifo_ld9_out),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .O(E));
  LUT6 #(
    .INIT(64'hFF01FF01FFFFFF00)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_eq_0_reg_1),
        .I1(sig_btt_eq_0_reg_2),
        .I2(sig_btt_eq_0_reg_3),
        .I3(sig_btt_eq_0_reg_0),
        .I4(sig_btt_eq_0),
        .I5(E),
        .O(sig_btt_eq_0_reg));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(out[3]),
        .I1(\storage_data_reg[8]_1 ),
        .I2(out[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_10
       (.I0(out[1]),
        .I1(\storage_data_reg[8]_2 [1]),
        .I2(out[0]),
        .I3(\storage_data_reg[8]_2 [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(\storage_data_reg[8]_2 [1]),
        .I1(out[1]),
        .I2(\storage_data_reg[8]_2 [0]),
        .I3(out[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(out[15]),
        .I1(out[14]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(out[13]),
        .I1(out[12]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(out[11]),
        .I1(out[10]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(out[9]),
        .I1(out[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_7
       (.I0(out[7]),
        .I1(out[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_8
       (.I0(out[5]),
        .I1(out[4]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h41)) 
    sig_btt_lteq_max_first_incr0_carry_i_9
       (.I0(out[3]),
        .I1(out[2]),
        .I2(\storage_data_reg[8]_1 ),
        .O(S[1]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_valid_fifo_ld9_out),
        .I1(sig_eop_sent_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .I2(sig_valid_fifo_ld9_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_sm_ld_dre_cmd_reg));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    \storage_data[1]_i_1 
       (.I0(Q[1]),
        .I1(\storage_data_reg[3]_0 [1]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(Q[0]),
        .O(\storage_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h00FFAF8F)) 
    \storage_data[2]_i_1 
       (.I0(\storage_data_reg[3]_0 [1]),
        .I1(\storage_data_reg[3]_0 [0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(sig_stbgen_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hFFAF8F0F)) 
    \storage_data[3]_i_1 
       (.I0(\storage_data_reg[3]_0 [1]),
        .I1(\storage_data_reg[3]_0 [0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[4]_i_1 
       (.I0(\storage_data_reg[5]_0 [0]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[5]_i_1 
       (.I0(\storage_data_reg[5]_0 [1]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[5]));
  LUT6 #(
    .INIT(64'h00000000005070F0)) 
    \storage_data[6]_i_1 
       (.I0(\storage_data_reg[3]_0 [1]),
        .I1(\storage_data_reg[3]_0 [0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[6]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \storage_data[6]_i_2 
       (.I0(\storage_data[6]_i_3_n_0 ),
        .I1(\storage_data[6]_i_4_n_0 ),
        .I2(\storage_data_reg[3]_0 [15]),
        .I3(\storage_data_reg[3]_0 [2]),
        .I4(\storage_data_reg[3]_0 [14]),
        .I5(\storage_data_reg[3]_0 [13]),
        .O(\storage_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \storage_data[6]_i_3 
       (.I0(\storage_data_reg[3]_0 [7]),
        .I1(\storage_data_reg[3]_0 [6]),
        .I2(\storage_data_reg[3]_0 [5]),
        .I3(\storage_data_reg[3]_0 [8]),
        .I4(\storage_data_reg[3]_0 [3]),
        .I5(\storage_data_reg[3]_0 [4]),
        .O(\storage_data[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_4 
       (.I0(\storage_data_reg[3]_0 [12]),
        .I1(\storage_data_reg[3]_0 [11]),
        .I2(\storage_data_reg[3]_0 [10]),
        .I3(\storage_data_reg[3]_0 [9]),
        .O(\storage_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[7]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[7]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[8]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld9_out));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(\storage_data_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(\storage_data[1]_i_1_n_0 ),
        .Q(\storage_data_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(sig_stbgen_tstrb),
        .Q(\storage_data_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(\storage_data_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(sig_tstrb_fifo_data_in[4]),
        .Q(\storage_data_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(sig_tstrb_fifo_data_in[5]),
        .Q(\storage_data_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(\storage_data_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(\storage_data_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld9_out),
        .D(CO),
        .Q(\storage_data_reg[8]_0 [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_strb_gen2
   (D,
    Q,
    \sig_xfer_strt_strb_ireg3_reg[3] ,
    \sig_xfer_strt_strb_ireg3_reg[3]_0 );
  output [1:0]D;
  input [1:0]Q;
  input [1:0]\sig_xfer_strt_strb_ireg3_reg[3] ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]\sig_xfer_strt_strb_ireg3_reg[3] ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    lsig_end_vect
       (.I0(Q[0]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] [0]),
        .I2(\sig_xfer_strt_strb_ireg3_reg[3]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[3] [1]),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h1)) 
    lsig_start_vect
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_strb_gen2_19
   (D,
    Q,
    \sig_xfer_strt_strb_ireg3_reg[3] ,
    \sig_xfer_strt_strb_ireg3_reg[3]_0 );
  output [1:0]D;
  input [1:0]Q;
  input [1:0]\sig_xfer_strt_strb_ireg3_reg[3] ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_0 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]\sig_xfer_strt_strb_ireg3_reg[3] ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    lsig_end_vect
       (.I0(Q[0]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] [0]),
        .I2(\sig_xfer_strt_strb_ireg3_reg[3]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[3] [1]),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h1)) 
    lsig_start_vect
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_sf" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_wr_sf
   (full,
    dout,
    empty,
    sig_len_fifo_full,
    sig_ok_to_post_wr_addr,
    sig_ok_to_post_wr_addr_reg_0,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    DI,
    sig_dre2ibtt_tvalid,
    out,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    \sig_uncom_wrcnt_reg[4]_0 ,
    sig_push_len_fifo,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_uncom_wrcnt_reg[4]_1 ,
    E);
  output full;
  output [32:0]dout;
  output empty;
  output sig_len_fifo_full;
  output sig_ok_to_post_wr_addr;
  output sig_ok_to_post_wr_addr_reg_0;
  output [0:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_good_sin_strm_dbeat;
  input [33:0]din;
  input rd_en;
  input [2:0]DI;
  input sig_dre2ibtt_tvalid;
  input out;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input \sig_uncom_wrcnt_reg[4]_0 ;
  input sig_push_len_fifo;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [3:0]\sig_uncom_wrcnt_reg[4]_1 ;
  input [0:0]E;

  wire [2:0]DI;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire I_DATA_FIFO_n_35;
  wire I_DATA_FIFO_n_36;
  wire I_DATA_FIFO_n_37;
  wire I_DATA_FIFO_n_38;
  wire I_DATA_FIFO_n_39;
  wire I_WR_LEN_FIFO_n_1;
  wire I_WR_LEN_FIFO_n_10;
  wire I_WR_LEN_FIFO_n_11;
  wire I_WR_LEN_FIFO_n_12;
  wire I_WR_LEN_FIFO_n_13;
  wire I_WR_LEN_FIFO_n_14;
  wire I_WR_LEN_FIFO_n_15;
  wire I_WR_LEN_FIFO_n_16;
  wire I_WR_LEN_FIFO_n_17;
  wire I_WR_LEN_FIFO_n_18;
  wire I_WR_LEN_FIFO_n_2;
  wire I_WR_LEN_FIFO_n_3;
  wire [0:0]Q;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_1_in;
  wire rd_en;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_dre2ibtt_tvalid;
  wire sig_enough_dbeats_rcvd;
  wire sig_enough_dbeats_rcvd0_carry_i_1_n_0;
  wire sig_enough_dbeats_rcvd0_carry_i_5_n_0;
  wire sig_enough_dbeats_rcvd0_carry_n_5;
  wire sig_enough_dbeats_rcvd0_carry_n_6;
  wire sig_enough_dbeats_rcvd0_carry_n_7;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_reg;
  wire [0:0]sig_len_fifo_data_out;
  wire sig_len_fifo_full;
  wire sig_ok_to_post_wr_addr;
  wire sig_ok_to_post_wr_addr_reg_0;
  wire sig_push_len_fifo;
  wire sig_stream_rst;
  wire [7:0]sig_uncom_wrcnt;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_1 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_2 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_3 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_4 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_5 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_6 ;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry_n_7 ;
  wire \sig_uncom_wrcnt_reg[4]_0 ;
  wire [3:0]\sig_uncom_wrcnt_reg[4]_1 ;
  wire \sig_uncom_wrcnt_reg_n_0_[0] ;
  wire \sig_uncom_wrcnt_reg_n_0_[1] ;
  wire \sig_uncom_wrcnt_reg_n_0_[2] ;
  wire \sig_uncom_wrcnt_reg_n_0_[3] ;
  wire \sig_uncom_wrcnt_reg_n_0_[4] ;
  wire \sig_uncom_wrcnt_reg_n_0_[5] ;
  wire \sig_uncom_wrcnt_reg_n_0_[6] ;
  wire \sig_uncom_wrcnt_reg_n_0_[7] ;
  wire [7:4]NLW_sig_enough_dbeats_rcvd0_carry_CO_UNCONNECTED;
  wire [7:0]NLW_sig_enough_dbeats_rcvd0_carry_O_UNCONNECTED;
  wire [7:7]\NLW_sig_uncom_wrcnt0_inferred__0/i__carry_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0008)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_ok_to_post_wr_addr),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2all_tlast_error),
        .I3(sig_halt_reg),
        .O(sig_ok_to_post_wr_addr_reg_0));
  design_1_axi_ethernet_0_dma_0_axi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.D({p_1_in[7:5],p_1_in[0]}),
        .O({sig_uncom_wrcnt[7:5],sig_uncom_wrcnt[0]}),
        .Q({\sig_uncom_wrcnt_reg_n_0_[7] ,\sig_uncom_wrcnt_reg_n_0_[6] ,\sig_uncom_wrcnt_reg_n_0_[5] ,\sig_uncom_wrcnt_reg_n_0_[0] }),
        .S({I_DATA_FIFO_n_35,I_DATA_FIFO_n_36,I_DATA_FIFO_n_37,I_DATA_FIFO_n_38}),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (I_DATA_FIFO_n_39),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt_reg[0] (sig_len_fifo_data_out),
        .\sig_uncom_wrcnt_reg[7] (I_WR_LEN_FIFO_n_13),
        .\sig_uncom_wrcnt_reg[7]_0 (\sig_uncom_wrcnt_reg[4]_0 ));
  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized11 I_WR_LEN_FIFO
       (.CO(sig_enough_dbeats_rcvd),
        .D(p_1_in[4:1]),
        .DI({I_WR_LEN_FIFO_n_10,I_WR_LEN_FIFO_n_11,I_WR_LEN_FIFO_n_12}),
        .FIFO_Full_reg(sig_len_fifo_full),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (Q),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (I_WR_LEN_FIFO_n_14),
        .O(sig_uncom_wrcnt[4:1]),
        .Q({\sig_uncom_wrcnt_reg_n_0_[5] ,\sig_uncom_wrcnt_reg_n_0_[4] ,\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,\sig_uncom_wrcnt_reg_n_0_[0] }),
        .S({I_WR_LEN_FIFO_n_1,I_WR_LEN_FIFO_n_2,I_WR_LEN_FIFO_n_3}),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_len_fifo_data_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt0_inferred__0/i__carry (I_DATA_FIFO_n_39),
        .\sig_uncom_wrcnt_reg[3] (out),
        .\sig_uncom_wrcnt_reg[4] (I_WR_LEN_FIFO_n_13),
        .\sig_uncom_wrcnt_reg[4]_0 ({I_WR_LEN_FIFO_n_15,I_WR_LEN_FIFO_n_16,I_WR_LEN_FIFO_n_17,I_WR_LEN_FIFO_n_18}),
        .\sig_uncom_wrcnt_reg[4]_1 (\sig_uncom_wrcnt_reg[4]_0 ),
        .\sig_uncom_wrcnt_reg[4]_2 (\sig_uncom_wrcnt_reg[4]_1 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sig_enough_dbeats_rcvd0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_sig_enough_dbeats_rcvd0_carry_CO_UNCONNECTED[7:4],sig_enough_dbeats_rcvd,sig_enough_dbeats_rcvd0_carry_n_5,sig_enough_dbeats_rcvd0_carry_n_6,sig_enough_dbeats_rcvd0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,sig_enough_dbeats_rcvd0_carry_i_1_n_0,I_WR_LEN_FIFO_n_10,I_WR_LEN_FIFO_n_11,I_WR_LEN_FIFO_n_12}),
        .O(NLW_sig_enough_dbeats_rcvd0_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,sig_enough_dbeats_rcvd0_carry_i_5_n_0,I_WR_LEN_FIFO_n_1,I_WR_LEN_FIFO_n_2,I_WR_LEN_FIFO_n_3}));
  LUT2 #(
    .INIT(4'hE)) 
    sig_enough_dbeats_rcvd0_carry_i_1
       (.I0(\sig_uncom_wrcnt_reg_n_0_[6] ),
        .I1(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .O(sig_enough_dbeats_rcvd0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_enough_dbeats_rcvd0_carry_i_5
       (.I0(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .I1(\sig_uncom_wrcnt_reg_n_0_[6] ),
        .O(sig_enough_dbeats_rcvd0_carry_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_wr_addr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_WR_LEN_FIFO_n_14),
        .Q(sig_ok_to_post_wr_addr),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \sig_uncom_wrcnt0_inferred__0/i__carry 
       (.CI(\sig_uncom_wrcnt_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_uncom_wrcnt0_inferred__0/i__carry_CO_UNCONNECTED [7],\sig_uncom_wrcnt0_inferred__0/i__carry_n_1 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_2 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_3 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_4 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_5 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_6 ,\sig_uncom_wrcnt0_inferred__0/i__carry_n_7 }),
        .DI({1'b0,DI[2:1],\sig_uncom_wrcnt_reg_n_0_[4] ,\sig_uncom_wrcnt_reg_n_0_[3] ,\sig_uncom_wrcnt_reg_n_0_[2] ,\sig_uncom_wrcnt_reg_n_0_[1] ,DI[0]}),
        .O(sig_uncom_wrcnt),
        .S({I_DATA_FIFO_n_35,I_DATA_FIFO_n_36,I_DATA_FIFO_n_37,I_WR_LEN_FIFO_n_15,I_WR_LEN_FIFO_n_16,I_WR_LEN_FIFO_n_17,I_WR_LEN_FIFO_n_18,I_DATA_FIFO_n_38}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[0]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[1]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[2]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[3]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[4]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[5]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[5] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[6]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[6] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_uncom_wrcnt_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_1_in[7]),
        .Q(\sig_uncom_wrcnt_reg_n_0_[7] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_wr_status_cntl
   (FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    D,
    sig_wdc_status_going_full,
    sig_init_reg,
    sig_halt_reg,
    sig_halt_reg_reg_0,
    m_axi_s2mm_bready,
    sig_inhibit_rdy_n,
    sig_addr_reg_empty_reg,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg_reg_1,
    sig_stat2wsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_addr_posted_cntr_reg[1]_0 ,
    m_axi_s2mm_bvalid,
    dout,
    sig_data2all_tlast_error,
    sig_init_reg2,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_strbgen_bytes_ireg2,
    m_axi_s2mm_bresp,
    in);
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output [3:0]D;
  output sig_wdc_status_going_full;
  output sig_init_reg;
  output sig_halt_reg;
  output sig_halt_reg_reg_0;
  output m_axi_s2mm_bready;
  output sig_inhibit_rdy_n;
  output sig_addr_reg_empty_reg;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg_reg_1;
  input sig_stat2wsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_addr_posted_cntr_reg[1]_0 ;
  input m_axi_s2mm_bvalid;
  input [0:0]dout;
  input sig_data2all_tlast_error;
  input sig_init_reg2;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input [0:0]sig_strbgen_bytes_ireg2;
  input [1:0]m_axi_s2mm_bresp;
  input [3:0]in;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0 ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_7;
  wire I_WRESP_STATUS_FIFO_n_9;
  wire [0:0]SR;
  wire [0:0]dout;
  wire [3:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire p_0_in;
  wire p_4_out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire \sig_addr_posted_cntr_reg[1]_0 ;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2all_tlast_error;
  wire [4:0]sig_dcntl_sfifo_out;
  wire sig_halt_cmplt_i_4_n_0;
  wire sig_halt_cmplt_i_5_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_reg_0;
  wire sig_halt_reg_reg_1;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire [0:0]sig_strbgen_bytes_ireg2;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized5 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 }),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (D[1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (sig_rd_empty_0),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_dcntl_sfifo_out[4],sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_7),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (sig_wdc_statcnt_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(D[2]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[1]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(D[3]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[4]),
        .Q(D[0]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_halt_reg),
        .I1(dout),
        .I2(sig_data2all_tlast_error),
        .O(sig_halt_reg_reg_0));
  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized4 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_1,I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3}),
        .E(I_WRESP_STATUS_FIFO_n_9),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (D[3:2]),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty_0),
        .Q(sig_addr_posted_cntr_reg),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(sig_halt_reg),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_dcntl_sfifo_out[2]),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1]_0 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_WRESP_STATUS_FIFO_n_7),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_strbgen_bytes_ireg2(sig_strbgen_bytes_ireg2),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hF3FFFDFFFFFFFFFF)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_addr_reg_empty),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[1]),
        .I3(sig_halt_cmplt_i_4_n_0),
        .I4(sig_addr2wsc_calc_error),
        .I5(sig_halt_cmplt_i_5_n_0),
        .O(sig_addr_reg_empty_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_halt_cmplt_i_4
       (.I0(sig_addr_posted_cntr_reg[2]),
        .I1(sig_addr_posted_cntr_reg[3]),
        .O(sig_halt_cmplt_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_cmplt_i_5
       (.I0(sig_halt_reg),
        .I1(sig_data2all_tlast_error),
        .O(sig_halt_cmplt_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_1),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_10 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    sig_s2mm_ld_nxt_len_reg_0,
    sig_push_to_wsc,
    in,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_init_done,
    sig_data2all_tlast_error,
    sig_halt_reg_dly3_reg_0,
    \sig_addr_posted_cntr_reg[0]_0 ,
    sig_tlast_err_stop,
    sig_inhibit_rdy_n,
    sig_halt_reg_reg,
    rd_en,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    FIFO_Full_reg_0,
    sig_push_len_fifo,
    \sig_next_strt_strb_reg_reg[3]_0 ,
    \sig_next_strt_strb_reg_reg[3]_1 ,
    \sig_s2mm_wr_len_reg[3]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    sig_init_done_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stop_request,
    sig_inhibit_rdy_n_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ,
    \sig_addr_posted_cntr_reg[1]_0 ,
    p_11_out,
    sig_dqual_reg_empty_reg_0,
    empty,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    dout,
    out,
    sig_last_skid_reg,
    sig_len_fifo_full,
    Q,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output sig_s2mm_ld_nxt_len_reg_0;
  output sig_push_to_wsc;
  output [3:0]in;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_init_done;
  output sig_data2all_tlast_error;
  output sig_halt_reg_dly3_reg_0;
  output \sig_addr_posted_cntr_reg[0]_0 ;
  output sig_tlast_err_stop;
  output sig_inhibit_rdy_n;
  output sig_halt_reg_reg;
  output rd_en;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output FIFO_Full_reg_0;
  output sig_push_len_fifo;
  output [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  output [3:0]\sig_next_strt_strb_reg_reg[3]_1 ;
  output [3:0]\sig_s2mm_wr_len_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input sig_init_done_reg;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stop_request;
  input sig_inhibit_rdy_n_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  input \sig_addr_posted_cntr_reg[1]_0 ;
  input p_11_out;
  input sig_dqual_reg_empty_reg_0;
  input empty;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [0:0]dout;
  input out;
  input sig_last_skid_reg;
  input sig_len_fifo_full;
  input [3:0]Q;
  input [15:0]sig_next_calc_error_reg_reg_0;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire [3:0]Q;
  wire [0:0]dout;
  wire empty;
  wire [3:0]in;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [26:1]p_0_out;
  wire p_11_out;
  wire [5:0]p_1_in;
  wire rd_en;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1__1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1__2_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1__1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2__0_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire \sig_addr_posted_cntr_reg[1]_0 ;
  wire sig_clr_dqual_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4__0_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2__0_n_0;
  wire sig_last_dbeat_i_4__0_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_len_fifo_full;
  wire sig_next_calc_error_reg;
  wire [15:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_1 ;
  wire [1:1]sig_next_tag_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_len_fifo;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_i_1__0_n_0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_push_to_wsc_i_3_n_0;
  wire sig_push_to_wsc_i_4_n_0;
  wire sig_s2mm_ld_nxt_len_reg_0;
  wire [3:0]\sig_s2mm_wr_len_reg[3]_0 ;
  wire sig_stat2wsc_status_ready;
  wire sig_stop_request;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0_n_0 ;

  design_1_axi_ethernet_0_dma_0_axi_datamover_fifo__parameterized8 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,p_1_in}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .Q(sig_dbeat_cntr),
        .SR(sig_clr_dqual_reg),
        .empty(empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_0_out[26:24],p_0_out[21:14],p_0_out[1]}),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_data2all_tlast_error),
        .sig_dqual_reg_empty_reg_1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0_n_0 ),
        .sig_dqual_reg_empty_reg_2(sig_next_calc_error_reg),
        .sig_dqual_reg_full_i_4(sig_addr_posted_cntr),
        .sig_first_dbeat_reg(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_2__0_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n_0),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(sig_data2all_tlast_error),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .Q(sig_data2all_tlast_error),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[7][7]_srl8_i_1 
       (.I0(sig_s2mm_ld_nxt_len_reg_0),
        .I1(sig_len_fifo_full),
        .O(sig_push_len_fifo));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__1 
       (.I0(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'hC3C3BCC3)) 
    \sig_addr_posted_cntr[1]_i_1__2 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(\sig_addr_posted_cntr_reg[1]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h26666664)) 
    \sig_addr_posted_cntr[2]_i_1__1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[1]_0 ),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\sig_addr_posted_cntr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hAAEA99A9)) 
    \sig_addr_posted_cntr[2]_i_2__0 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(\sig_addr_posted_cntr_reg[1]_0 ),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__1_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1__1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__1_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1__2_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__1_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2__0_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'hFFAE)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(dout),
        .I2(sig_halt_reg),
        .I3(sig_data2all_tlast_error),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    sig_data2wsc_last_err_i_1
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .I2(dout),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_tag_reg),
        .Q(in[3]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(p_1_in[0]),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(p_1_in[1]),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(p_1_in[2]),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(p_1_in[3]),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(p_1_in[4]),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(p_1_in[5]),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .O(\sig_addr_posted_cntr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_2__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_dbeat_i_4__0_n_0),
        .O(sig_last_dbeat_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4__0
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[5]),
        .O(sig_last_dbeat_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2F20)) 
    sig_last_reg_out_i_1__0
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_reg_out_i_2_n_0),
        .I2(out),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_reg_out_i_2
       (.I0(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .O(sig_last_reg_out_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_skid_reg_i_1__0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .I5(\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .O(sig_data2skid_wlast));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAEAFBEA)) 
    sig_m_valid_dup_i_2__0
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0_n_0 ),
        .I1(sig_halt_reg),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(empty),
        .I4(sig_data2all_tlast_error),
        .O(sig_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[1]),
        .Q(sig_next_tag_reg),
        .R(sig_clr_dqual_reg));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    sig_push_to_wsc_i_1__0
       (.I0(sig_last_mmap_dbeat),
        .I1(sig_push_to_wsc_i_3_n_0),
        .I2(sig_push_to_wsc),
        .I3(sig_inhibit_rdy_n_0),
        .I4(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_push_to_wsc_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h33333222)) 
    sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_tlast_err_stop),
        .I2(sig_data2all_tlast_error),
        .I3(sig_push_to_wsc_i_4_n_0),
        .I4(sig_last_mmap_dbeat),
        .O(sig_push_to_wsc_i_2_n_0));
  LUT4 #(
    .INIT(16'hBAAA)) 
    sig_push_to_wsc_i_3
       (.I0(sig_push_err2wsc),
        .I1(sig_tlast_err_stop),
        .I2(sig_data2all_tlast_error),
        .I3(sig_push_to_wsc_i_4_n_0),
        .O(sig_push_to_wsc_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h00000075)) 
    sig_push_to_wsc_i_4
       (.I0(sig_addr_posted_cntr[0]),
        .I1(\sig_addr_posted_cntr_reg[1]_0 ),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(sig_push_to_wsc_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s2mm_ld_nxt_len_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_wr_fifo),
        .Q(sig_s2mm_ld_nxt_len_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_0[1]),
        .Q(\sig_s2mm_wr_len_reg[3]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_0[2]),
        .Q(\sig_s2mm_wr_len_reg[3]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_0[3]),
        .Q(\sig_s2mm_wr_len_reg[3]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_wr_len_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg_0[4]),
        .Q(\sig_s2mm_wr_len_reg[3]_0 [3]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_sready_stop_reg_i_1
       (.I0(sig_halt_reg_dly3),
        .I1(sig_halt_reg_dly2),
        .I2(sig_stop_request),
        .O(sig_halt_reg_dly3_reg_0));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(out),
        .I5(Q[0]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(out),
        .I5(Q[1]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(out),
        .I5(Q[2]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[3]_i_2 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(out),
        .I5(Q[3]),
        .O(\sig_next_strt_strb_reg_reg[3]_0 [3]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[0]_i_1__0 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(\sig_next_strt_strb_reg_reg[3]_1 [0]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[1]_i_1__0 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(\sig_next_strt_strb_reg_reg[3]_1 [1]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[2]_i_1__0 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(\sig_next_strt_strb_reg_reg[3]_1 [2]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[3]_i_1__0 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(\sig_next_strt_strb_reg_reg[3]_1 [3]));
  LUT5 #(
    .INIT(32'h0000FF04)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2__0 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0_n_0 ),
        .I3(sig_halt_reg),
        .I4(empty),
        .O(rd_en));
  LUT3 #(
    .INIT(8'hFD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0 
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(sig_push_to_wsc_i_4_n_0),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_3__0_n_0 ));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_FAMILY = "virtexuplus" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "1" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "1" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "1" *) (* C_INCREASE_THROUGHPUT = "0" *) (* C_INSTANCE = "axi_dma" *) 
(* C_MICRO_DMA = "0" *) (* C_MM2S_BURST_SIZE = "16" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "32" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "36" *) (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "36" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_M_AXI_SG_ADDR_WIDTH = "36" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_S2MM_BURST_SIZE = "16" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "1" *) 
(* C_SG_LENGTH_WIDTH = "16" *) (* C_SG_USE_STSAPP_LENGTH = "1" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* ORIG_REF_NAME = "axi_dma" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [35:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [35:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [35:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [31:0]m_axis_mm2s_tdata;
  output [3:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [35:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire FIFO_Full;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_0_out__2 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out__1 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out__2 ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_8_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_9_out__1 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_sts ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/writing_app_fields ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/desc_fetch_done_d1 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out ;
  wire [15:0]\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/rxlength ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_rxlength_set ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/zero_length_error ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_100 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_17 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_19 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_282 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_283 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_284 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_285 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_286 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_287 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_288 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_289 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_290 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_291 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_292 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_293 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_294 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_295 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_296 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_297 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_298 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_299 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_300 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_301 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_302 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_303 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_304 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_305 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_306 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_307 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_318 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_319 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_328 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_337 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_507 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_509 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_510 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_511 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_512 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_513 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_514 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_515 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_516 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_517 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_518 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_60 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_630 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_631 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_632 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_633 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_634 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_635 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_636 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_637 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_640 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_641 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_642 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_643 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_644 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_645 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_646 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_647 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_648 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_649 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_650 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_651 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_652 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_653 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_654 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_655 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_656 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_657 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_658 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_659 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_660 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_661 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_662 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_69 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_70 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_71 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_72 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_73 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_74 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_75 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_76 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_77 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_78 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_79 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_80 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_81 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_82 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_83 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_84 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_85 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_86 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_87 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_88 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_89 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_90 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_91 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_92 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_93 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_94 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_95 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_96 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_97 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_98 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE_n_99 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_45 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_46 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_15 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_71 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ;
  wire \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ;
  wire I_AXI_DMA_REG_MODULE_n_1;
  wire I_AXI_DMA_REG_MODULE_n_10;
  wire I_AXI_DMA_REG_MODULE_n_11;
  wire I_AXI_DMA_REG_MODULE_n_12;
  wire I_AXI_DMA_REG_MODULE_n_144;
  wire I_AXI_DMA_REG_MODULE_n_145;
  wire I_AXI_DMA_REG_MODULE_n_2;
  wire I_AXI_DMA_REG_MODULE_n_206;
  wire I_AXI_DMA_REG_MODULE_n_211;
  wire I_AXI_DMA_REG_MODULE_n_214;
  wire I_AXI_DMA_REG_MODULE_n_217;
  wire I_AXI_DMA_REG_MODULE_n_218;
  wire I_AXI_DMA_REG_MODULE_n_220;
  wire I_AXI_DMA_REG_MODULE_n_221;
  wire I_AXI_DMA_REG_MODULE_n_222;
  wire I_AXI_DMA_REG_MODULE_n_223;
  wire I_AXI_DMA_REG_MODULE_n_224;
  wire I_AXI_DMA_REG_MODULE_n_225;
  wire I_AXI_DMA_REG_MODULE_n_226;
  wire I_AXI_DMA_REG_MODULE_n_227;
  wire I_AXI_DMA_REG_MODULE_n_228;
  wire I_AXI_DMA_REG_MODULE_n_229;
  wire I_AXI_DMA_REG_MODULE_n_230;
  wire I_AXI_DMA_REG_MODULE_n_231;
  wire I_AXI_DMA_REG_MODULE_n_232;
  wire I_AXI_DMA_REG_MODULE_n_233;
  wire I_AXI_DMA_REG_MODULE_n_234;
  wire I_AXI_DMA_REG_MODULE_n_235;
  wire I_AXI_DMA_REG_MODULE_n_236;
  wire I_AXI_DMA_REG_MODULE_n_237;
  wire I_AXI_DMA_REG_MODULE_n_238;
  wire I_AXI_DMA_REG_MODULE_n_239;
  wire I_AXI_DMA_REG_MODULE_n_240;
  wire I_AXI_DMA_REG_MODULE_n_241;
  wire I_AXI_DMA_REG_MODULE_n_242;
  wire I_AXI_DMA_REG_MODULE_n_243;
  wire I_AXI_DMA_REG_MODULE_n_244;
  wire I_AXI_DMA_REG_MODULE_n_245;
  wire I_AXI_DMA_REG_MODULE_n_246;
  wire I_AXI_DMA_REG_MODULE_n_247;
  wire I_AXI_DMA_REG_MODULE_n_248;
  wire I_AXI_DMA_REG_MODULE_n_249;
  wire I_AXI_DMA_REG_MODULE_n_250;
  wire I_AXI_DMA_REG_MODULE_n_251;
  wire I_AXI_DMA_REG_MODULE_n_252;
  wire I_AXI_DMA_REG_MODULE_n_253;
  wire I_AXI_DMA_REG_MODULE_n_254;
  wire I_AXI_DMA_REG_MODULE_n_255;
  wire I_AXI_DMA_REG_MODULE_n_256;
  wire I_AXI_DMA_REG_MODULE_n_257;
  wire I_AXI_DMA_REG_MODULE_n_262;
  wire I_AXI_DMA_REG_MODULE_n_263;
  wire I_AXI_DMA_REG_MODULE_n_264;
  wire I_AXI_DMA_REG_MODULE_n_3;
  wire I_AXI_DMA_REG_MODULE_n_4;
  wire I_AXI_DMA_REG_MODULE_n_44;
  wire I_AXI_DMA_REG_MODULE_n_45;
  wire I_AXI_DMA_REG_MODULE_n_46;
  wire I_AXI_DMA_REG_MODULE_n_47;
  wire I_AXI_DMA_REG_MODULE_n_5;
  wire I_AXI_DMA_REG_MODULE_n_6;
  wire I_AXI_DMA_REG_MODULE_n_7;
  wire I_AXI_DMA_REG_MODULE_n_8;
  wire I_AXI_DMA_REG_MODULE_n_84;
  wire I_AXI_DMA_REG_MODULE_n_9;
  wire I_PRMRY_DATAMOVER_n_20;
  wire I_PRMRY_DATAMOVER_n_24;
  wire I_RST_MODULE_n_21;
  wire I_RST_MODULE_n_22;
  wire I_RST_MODULE_n_26;
  wire I_RST_MODULE_n_27;
  wire I_RST_MODULE_n_28;
  wire I_RST_MODULE_n_30;
  wire I_RST_MODULE_n_33;
  wire I_RST_MODULE_n_34;
  wire I_RST_MODULE_n_35;
  wire I_RST_MODULE_n_37;
  wire I_RST_MODULE_n_38;
  wire \I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/follower_full_mm2s ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_3_out ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_6_out ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ;
  wire \I_SG_FETCH_QUEUE/counter0 ;
  wire \I_SG_FETCH_QUEUE/p_4_in__0 ;
  wire [5:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire [62:6]ch1_fetch_address_i;
  wire ch1_ftch_queue_empty;
  wire [62:6]ch2_fetch_address_i;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
  wire dm_m_axi_sg_aresetn;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire [2:2]ftch_cmnd_data;
  wire m_axi_mm2s_aclk;
  wire [35:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire m_axi_mm2s_aresetn;
  wire [3:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_aresetn;
  wire [35:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axi_sg_aclk;
  wire [35:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire m_axi_sg_aresetn;
  wire [3:1]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [35:3]\^m_axi_sg_awaddr ;
  wire [2:2]\^m_axi_sg_awlen ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_hrdresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_cntrl_strm_stop;
  wire [63:6]mm2s_curdesc;
  wire mm2s_desc_flush;
  wire [28:0]mm2s_dmacr;
  wire mm2s_error;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_irqthresh_wren;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire mm2s_scndry_resetn;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [63:63]mm2s_taildesc;
  wire p_0_in;
  wire p_0_in_3;
  wire p_0_in__0;
  wire p_10_out;
  wire [160:0]p_13_out;
  wire p_13_out_2;
  wire p_16_out;
  wire [7:0]p_17_out;
  wire [7:0]p_18_out;
  wire p_19_out;
  wire [31:0]p_1_out;
  wire p_20_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_28_out;
  wire p_2_out;
  wire p_34_out;
  wire p_37_out;
  wire [160:0]p_39_out;
  wire [26:26]p_3_out;
  wire p_3_out_1;
  wire [7:0]p_43_out;
  wire [7:0]p_44_out;
  wire p_45_out;
  wire p_46_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_54_out;
  wire p_5_out;
  wire p_60_out;
  wire [63:6]p_6_out;
  wire p_7_out;
  wire p_7_out_0;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire rdy;
  wire s2mm_all_idle;
  wire [63:6]s2mm_curdesc;
  wire [28:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_irqthresh_wren;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_prmry_resetn;
  wire s2mm_scndry_resetn;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire s2mm_sts_reset_out_n;
  wire [63:63]s2mm_taildesc;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [63:6]s_axis_mm2s_updtptr_tdata;
  wire s_axis_mm2s_updtptr_tvalid;
  wire [32:0]s_axis_mm2s_updtsts_tdata;
  wire [70:0]s_axis_s2mm_cmd_tdata_split;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire [31:0]s_axis_s2mm_sts_tdata;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire [31:0]s_axis_s2mm_tdata;
  wire [3:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [63:6]s_axis_s2mm_updtptr_tdata;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [32:0]s_axis_s2mm_updtsts_tdata;
  wire s_axis_s2mm_updtsts_tlast;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire sts_queue_full;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5:0] = \^axi_dma_tstvec [5:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3:0] = \^m_axi_mm2s_arlen [3:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3:0] = \^m_axi_s2mm_awlen [3:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_sg_araddr[35:6] = \^m_axi_sg_araddr [35:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3:1] = \^m_axi_sg_arlen [3:1];
  assign m_axi_sg_arlen[0] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arlen [2];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_awaddr[35:6] = \^m_axi_sg_awaddr [35:6];
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4:3] = \^m_axi_sg_awaddr [4:3];
  assign m_axi_sg_awaddr[2] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awaddr [3];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \^m_axi_sg_awlen [2];
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \^m_axi_sg_awlen [2];
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const1> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const1> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  design_1_axi_ethernet_0_dma_0_axi_sg \GEN_SG_ENGINE.I_SG_ENGINE 
       (.CO(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ),
        .D({\GEN_SG_ENGINE.I_SG_ENGINE_n_69 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_70 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_71 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_72 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_73 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_74 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_75 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_76 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_77 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_78 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_79 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_80 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_81 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_82 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_83 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_84 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_85 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_86 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_87 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_88 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_89 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_90 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_91 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_92 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_93 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_94 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_95 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_96 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_97 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_98 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_99 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_100 }),
        .DI({\GEN_SG_ENGINE.I_SG_ENGINE_n_512 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_513 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_514 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_515 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_516 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_517 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_518 }),
        .E(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_71 ),
        .FIFO_Full(FIFO_Full),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_1 (\GEN_SG_ENGINE.I_SG_ENGINE_n_649 ),
        .\GEN_CH1_FETCH.ch1_active_i_reg (ftch_cmnd_data),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_655 ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_653 ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_654 ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_652 ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_650 ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_651 ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (I_RST_MODULE_n_26),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\^axi_dma_tstvec [4]),
        .\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_662 ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg (I_RST_MODULE_n_27),
        .\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_660 ),
        .\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_661 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_659 ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_657 ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_658 ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\^axi_dma_tstvec [5]),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] (I_AXI_DMA_REG_MODULE_n_84),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_17 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (I_AXI_DMA_REG_MODULE_n_263),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg (I_AXI_DMA_REG_MODULE_n_144),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (I_AXI_DMA_REG_MODULE_n_214),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 (I_AXI_DMA_REG_MODULE_n_211),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] (\GEN_SG_ENGINE.I_SG_ENGINE_n_318 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (p_43_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_19 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (p_18_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (I_AXI_DMA_REG_MODULE_n_264),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ),
        .\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg (I_AXI_DMA_REG_MODULE_n_145),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] (I_AXI_DMA_REG_MODULE_n_218),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 (I_AXI_DMA_REG_MODULE_n_217),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] (\GEN_SG_ENGINE.I_SG_ENGINE_n_319 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] (p_17_out),
        .\GEN_MM2S.queue_dout_new_reg[64] (\GEN_SG_ENGINE.I_SG_ENGINE_n_511 ),
        .\GEN_MM2S.queue_dout_new_reg[90] ({\GEN_SG_ENGINE.I_SG_ENGINE_n_282 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_283 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_284 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_285 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_286 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_287 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_288 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_289 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_290 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_291 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_292 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_293 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_294 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_295 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_296 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_297 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_298 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_299 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_300 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_301 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_302 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_303 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_304 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_305 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_306 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_307 }),
        .\GEN_MM2S.queue_dout_new_reg[90]_0 (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_MM2S.queue_dout_valid_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_510 ),
        .\GEN_MM2S.queue_dout_valid_reg_0 (I_RST_MODULE_n_35),
        .\GEN_MM2S.reg1_reg[90] (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] (ch1_fetch_address_i),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ({I_AXI_DMA_REG_MODULE_n_236,I_AXI_DMA_REG_MODULE_n_237,I_AXI_DMA_REG_MODULE_n_238}),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (I_RST_MODULE_n_28),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] (ch2_fetch_address_i),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_60 ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ({I_AXI_DMA_REG_MODULE_n_255,I_AXI_DMA_REG_MODULE_n_256,I_AXI_DMA_REG_MODULE_n_257}),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 (I_AXI_DMA_REG_MODULE_n_206),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] (s_axis_mm2s_updtptr_tdata),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_45 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ({s_axis_mm2s_updtsts_tdata[32:28],s_axis_mm2s_updtsts_tdata[25:0]}),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_46 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] (s_axis_s2mm_updtptr_tdata),
        .\GEN_S2MM.queue_dout2_new_reg[39] ({\GEN_SG_ENGINE.I_SG_ENGINE_n_630 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_631 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_632 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_633 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_634 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_635 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_636 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_637 }),
        .\GEN_S2MM.queue_dout2_new_reg[46] ({\GEN_SG_ENGINE.I_SG_ENGINE_n_641 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_642 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_643 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_644 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_645 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_646 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_647 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_648 }),
        .\GEN_S2MM.queue_dout2_new_reg[90] (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .\GEN_S2MM.queue_dout2_valid_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17 ),
        .\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/rxlength ),
        .\GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_656 ),
        .\GEN_SYNC_FIFO.follower_empty_mm2s_reg (I_RST_MODULE_n_30),
        .\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_507 ),
        .Q(p_44_out),
        .S({I_AXI_DMA_REG_MODULE_n_220,I_AXI_DMA_REG_MODULE_n_221,I_AXI_DMA_REG_MODULE_n_222,I_AXI_DMA_REG_MODULE_n_223,I_AXI_DMA_REG_MODULE_n_224,I_AXI_DMA_REG_MODULE_n_225,I_AXI_DMA_REG_MODULE_n_226,I_AXI_DMA_REG_MODULE_n_227}),
        .SR(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .\counter_reg[1] (\I_SG_FETCH_QUEUE/counter0 ),
        .desc_fetch_done_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/desc_fetch_done_d1 ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_3),
        .dma_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_9),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_1),
        .dma_interr_reg_0(I_AXI_DMA_REG_MODULE_n_7),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_2),
        .dma_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_8),
        .\dmacr_i_reg[0] (\GEN_SG_ENGINE.I_SG_ENGINE_n_640 ),
        .\dmacr_i_reg[28] (\GEN_SG_ENGINE.I_SG_ENGINE_n_328 ),
        .\dmacr_i_reg[28]_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_337 ),
        .follower_full_mm2s(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/follower_full_mm2s ),
        .in({s_axis_s2mm_updtsts_tlast,s_axis_s2mm_updtsts_tdata[32],s_axis_s2mm_updtsts_tdata[31],s_axis_s2mm_updtsts_tdata[30],s_axis_s2mm_updtsts_tdata[29],s_axis_s2mm_updtsts_tdata[28],s_axis_s2mm_updtsts_tdata[27],s_axis_s2mm_updtsts_tdata[26],s_axis_s2mm_updtsts_tdata[25],s_axis_s2mm_updtsts_tdata[24],s_axis_s2mm_updtsts_tdata[23],s_axis_s2mm_updtsts_tdata[22],s_axis_s2mm_updtsts_tdata[21],s_axis_s2mm_updtsts_tdata[20],s_axis_s2mm_updtsts_tdata[19],s_axis_s2mm_updtsts_tdata[18],s_axis_s2mm_updtsts_tdata[17],s_axis_s2mm_updtsts_tdata[16],s_axis_s2mm_updtsts_tdata[15],s_axis_s2mm_updtsts_tdata[14],s_axis_s2mm_updtsts_tdata[13],s_axis_s2mm_updtsts_tdata[12],s_axis_s2mm_updtsts_tdata[11],s_axis_s2mm_updtsts_tdata[10],s_axis_s2mm_updtsts_tdata[9],s_axis_s2mm_updtsts_tdata[8],s_axis_s2mm_updtsts_tdata[7],s_axis_s2mm_updtsts_tdata[6],s_axis_s2mm_updtsts_tdata[5],s_axis_s2mm_updtsts_tdata[4],s_axis_s2mm_updtsts_tdata[3],s_axis_s2mm_updtsts_tdata[2],s_axis_s2mm_updtsts_tdata[1],s_axis_s2mm_updtsts_tdata[0]}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr({\^m_axi_sg_awaddr [35:6],\^m_axi_sg_awaddr [4:3]}),
        .m_axi_sg_awlen(\^m_axi_sg_awlen ),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_curdesc(mm2s_curdesc),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr({mm2s_dmacr[28:27],mm2s_dmacr[25:17],mm2s_dmacr[4],mm2s_dmacr[0]}),
        .mm2s_error(mm2s_error),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .p_0_in(p_0_in),
        .p_0_out_carry__0({I_AXI_DMA_REG_MODULE_n_239,I_AXI_DMA_REG_MODULE_n_240,I_AXI_DMA_REG_MODULE_n_241,I_AXI_DMA_REG_MODULE_n_242,I_AXI_DMA_REG_MODULE_n_243,I_AXI_DMA_REG_MODULE_n_244,I_AXI_DMA_REG_MODULE_n_245,I_AXI_DMA_REG_MODULE_n_246}),
        .p_0_out_carry__1({I_AXI_DMA_REG_MODULE_n_247,I_AXI_DMA_REG_MODULE_n_248,I_AXI_DMA_REG_MODULE_n_249,I_AXI_DMA_REG_MODULE_n_250,I_AXI_DMA_REG_MODULE_n_251,I_AXI_DMA_REG_MODULE_n_252,I_AXI_DMA_REG_MODULE_n_253,I_AXI_DMA_REG_MODULE_n_254}),
        .p_0_out_carry__1_0(s2mm_taildesc),
        .p_10_out(p_10_out),
        .p_11_out__1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out__1 ),
        .p_13_out({p_13_out[160:129],p_13_out[100:71],p_13_out[64],p_13_out[47:0]}),
        .p_15_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ),
        .p_16_out(p_16_out),
        .p_19_out(p_19_out),
        .p_1_out_carry__1({I_AXI_DMA_REG_MODULE_n_228,I_AXI_DMA_REG_MODULE_n_229,I_AXI_DMA_REG_MODULE_n_230,I_AXI_DMA_REG_MODULE_n_231,I_AXI_DMA_REG_MODULE_n_232,I_AXI_DMA_REG_MODULE_n_233,I_AXI_DMA_REG_MODULE_n_234,I_AXI_DMA_REG_MODULE_n_235}),
        .p_1_out_carry__1_0(mm2s_taildesc),
        .p_20_out(p_20_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_28_out(p_28_out),
        .p_34_out(p_34_out),
        .p_37_out(p_37_out),
        .p_39_out({p_39_out[160:129],p_39_out[100:71],p_39_out[64],p_39_out[59:0]}),
        .p_3_out(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_3_out ),
        .p_3_out_2(p_3_out_1),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_4_in__0(\I_SG_FETCH_QUEUE/p_4_in__0 ),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_54_out(p_54_out),
        .p_5_out(p_5_out),
        .p_60_out(p_60_out),
        .p_6_out(p_6_out),
        .p_6_out_1(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_6_out ),
        .p_7_out(p_7_out),
        .p_8_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_8_out ),
        .p_9_out__1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_9_out__1 ),
        .packet_in_progress_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_509 ),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .rst(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit ),
        .s2mm_curdesc(s2mm_curdesc),
        .s2mm_dmacr({s2mm_dmacr[28:27],s2mm_dmacr[25:17],s2mm_dmacr[4],s2mm_dmacr[0]}),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_rxlength_set(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_rxlength_set ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .scndry_vect_out(p_1_out),
        .sg_decerr_reg(I_AXI_DMA_REG_MODULE_n_6),
        .sg_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_12),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .sg_interr_reg(I_AXI_DMA_REG_MODULE_n_4),
        .sg_interr_reg_0(I_AXI_DMA_REG_MODULE_n_10),
        .sg_slverr_reg(I_AXI_DMA_REG_MODULE_n_5),
        .sg_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_11),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\^m_axi_sg_wstrb ),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .sts2_queue_wren(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ),
        .sts_queue_full(sts_queue_full),
        .tailpntr_updated_d1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ),
        .tailpntr_updated_d2(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ),
        .updt_sts(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_sts ),
        .writing_app_fields(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/writing_app_fields ),
        .zero_length_error(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/zero_length_error ));
  GND GND
       (.G(\<const0> ));
  design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_mngr \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR 
       (.\FSM_sequential_mm2s_cs_reg[1] (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_511 ),
        .SR(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/p_1_out ),
        .\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63] (s_axis_mm2s_updtptr_tdata),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .dma_mm2s_error(dma_mm2s_error),
        .halted_reg(I_AXI_DMA_REG_MODULE_n_44),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_45),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_error(mm2s_error),
        .mm2s_halt(mm2s_halt),
        .mm2s_halted_clr_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_halted_set_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .\mm2s_tag_reg[0] (I_PRMRY_DATAMOVER_n_20),
        .p_0_in__0(p_0_in__0),
        .p_16_out(p_16_out),
        .p_2_out(p_2_out),
        .p_37_out(p_37_out),
        .p_39_out({p_39_out[160:129],p_39_out[96:71],p_39_out[64],p_39_out[57:32]}),
        .p_54_out(p_54_out),
        .p_60_out(p_60_out),
        .p_7_out(p_7_out_0),
        .packet_in_progress_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_509 ),
        .ptr_queue_full(ptr_queue_full),
        .rst(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .sts_queue_full(sts_queue_full),
        .updt_data_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_45 ),
        .updt_data_reg_0(\GEN_SG_ENGINE.I_SG_ENGINE_n_510 ),
        .\updt_desc_reg2_reg[32] ({s_axis_mm2s_updtsts_tdata[32:28],s_axis_mm2s_updtsts_tdata[25:0]}),
        .updt_sts_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_46 ));
  design_1_axi_ethernet_0_dma_0_axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.\GEN_FOR_SYNC.s_valid_d1_reg_0 (\^axi_dma_tstvec [0]),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 (\GEN_SG_ENGINE.I_SG_ENGINE_n_17 ),
        .axi_dma_tstvec(\^axi_dma_tstvec [1]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_0_in__0(p_0_in__0),
        .p_4_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out__2 ));
  design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_mngr \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR 
       (.D(I_RST_MODULE_n_33),
        .\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (I_PRMRY_DATAMOVER_n_24),
        .DI({\GEN_SG_ENGINE.I_SG_ENGINE_n_512 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_513 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_514 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_515 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_516 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_517 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_518 }),
        .E(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_71 ),
        .FIFO_Full(FIFO_Full),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32] (I_RST_MODULE_n_34),
        .\GEN_S2MM.queue_dout2_valid_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17 ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_640 ),
        .\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] (I_AXI_DMA_REG_MODULE_n_262),
        .\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ({\GEN_SG_ENGINE.I_SG_ENGINE_n_641 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_642 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_643 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_644 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_645 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_646 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_647 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_648 }),
        .\GEN_SM_FOR_LENGTH.desc_fetch_req_reg (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new ),
        .\GEN_SM_FOR_LENGTH.rxlength_reg[7] ({\GEN_SG_ENGINE.I_SG_ENGINE_n_630 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_631 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_632 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_633 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_634 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_635 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_636 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_637 }),
        .\GEN_SM_FOR_LENGTH.zero_length_error_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_656 ),
        .\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ({s_axis_s2mm_sts_tlast,s_axis_s2mm_sts_tdata[31],s_axis_s2mm_sts_tdata[30],s_axis_s2mm_sts_tdata[29],s_axis_s2mm_sts_tdata[28],s_axis_s2mm_sts_tdata[27],s_axis_s2mm_sts_tdata[26],s_axis_s2mm_sts_tdata[25],s_axis_s2mm_sts_tdata[24],s_axis_s2mm_sts_tdata[23],s_axis_s2mm_sts_tdata[22],s_axis_s2mm_sts_tdata[21],s_axis_s2mm_sts_tdata[20],s_axis_s2mm_sts_tdata[19],s_axis_s2mm_sts_tdata[18],s_axis_s2mm_sts_tdata[17],s_axis_s2mm_sts_tdata[16],s_axis_s2mm_sts_tdata[15],s_axis_s2mm_sts_tdata[14],s_axis_s2mm_sts_tdata[13],s_axis_s2mm_sts_tdata[12],s_axis_s2mm_sts_tdata[11],s_axis_s2mm_sts_tdata[10],s_axis_s2mm_sts_tdata[9],s_axis_s2mm_sts_tdata[8],s_axis_s2mm_sts_tdata[7],s_axis_s2mm_sts_tdata[6],s_axis_s2mm_sts_tdata[5],s_axis_s2mm_sts_tdata[4],s_axis_s2mm_sts_tdata[3],s_axis_s2mm_sts_tdata[2],s_axis_s2mm_sts_tdata[1],s_axis_s2mm_sts_tdata[0]}),
        .\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63] (s_axis_s2mm_updtptr_tdata),
        .Q(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/rxlength ),
        .SR(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .desc_fetch_done_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/desc_fetch_done_d1 ),
        .dma_s2mm_error(dma_s2mm_error),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .halted_reg(I_AXI_DMA_REG_MODULE_n_46),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_47),
        .in({s_axis_s2mm_updtsts_tlast,s_axis_s2mm_updtsts_tdata[32],s_axis_s2mm_updtsts_tdata[31],s_axis_s2mm_updtsts_tdata[30],s_axis_s2mm_updtsts_tdata[29],s_axis_s2mm_updtsts_tdata[28],s_axis_s2mm_updtsts_tdata[27],s_axis_s2mm_updtsts_tdata[26],s_axis_s2mm_updtsts_tdata[25],s_axis_s2mm_updtsts_tdata[24],s_axis_s2mm_updtsts_tdata[23],s_axis_s2mm_updtsts_tdata[22],s_axis_s2mm_updtsts_tdata[21],s_axis_s2mm_updtsts_tdata[20],s_axis_s2mm_updtsts_tdata[19],s_axis_s2mm_updtsts_tdata[18],s_axis_s2mm_updtsts_tdata[17],s_axis_s2mm_updtsts_tdata[16],s_axis_s2mm_updtsts_tdata[15],s_axis_s2mm_updtsts_tdata[14],s_axis_s2mm_updtsts_tdata[13],s_axis_s2mm_updtsts_tdata[12],s_axis_s2mm_updtsts_tdata[11],s_axis_s2mm_updtsts_tdata[10],s_axis_s2mm_updtsts_tdata[9],s_axis_s2mm_updtsts_tdata[8],s_axis_s2mm_updtsts_tdata[7],s_axis_s2mm_updtsts_tdata[6],s_axis_s2mm_updtsts_tdata[5],s_axis_s2mm_updtsts_tdata[4],s_axis_s2mm_updtsts_tdata[3],s_axis_s2mm_updtsts_tdata[2],s_axis_s2mm_updtsts_tdata[1],s_axis_s2mm_updtsts_tdata[0]}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .p_10_out(p_10_out),
        .p_13_out({p_13_out[160:129],p_13_out[100:71],p_13_out[64],p_13_out[47:0]}),
        .p_13_out_0(p_13_out_2),
        .p_28_out(p_28_out),
        .p_34_out(p_34_out),
        .p_3_out(p_3_out_1),
        .p_3_out_1(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_3_out ),
        .ptr2_queue_full(ptr2_queue_full),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cmd_wdata({s_axis_s2mm_cmd_tdata_split[70:35],s_axis_s2mm_cmd_tdata_split[33],s_axis_s2mm_cmd_tdata_split[26],s_axis_s2mm_cmd_tdata_split[15:0]}),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_halted_clr_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_15 ),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_halted_set_reg(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14 ),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_rxlength_set(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_rxlength_set ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .sts2_queue_wren(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren ),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ),
        .updt_data_reg(\GEN_SG_ENGINE.I_SG_ENGINE_n_649 ),
        .updt_sts(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_sts ),
        .writing_app_fields(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/writing_app_fields ),
        .zero_length_error(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/zero_length_error ));
  design_1_axi_ethernet_0_dma_0_axi_dma_sofeof_gen_0 \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN 
       (.\GEN_FOR_SYNC.s_valid_d1_reg_0 (\^axi_dma_tstvec [2]),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 (\GEN_SG_ENGINE.I_SG_ENGINE_n_19 ),
        .axi_dma_tstvec(\^axi_dma_tstvec [3]),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_0_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_0_out__2 ),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  design_1_axi_ethernet_0_dma_0_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.CO(\I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/p_0_out ),
        .D({\GEN_SG_ENGINE.I_SG_ENGINE_n_282 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_283 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_284 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_285 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_286 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_287 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_288 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_289 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_290 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_291 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_292 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_293 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_294 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_295 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_296 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_297 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_298 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_299 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_300 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_301 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_302 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_303 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_304 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_305 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_306 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_307 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 (p_17_out),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 (p_43_out),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] (I_RST_MODULE_n_22),
        .\GEN_ASYNC_WRITE.ip_addr_cap_reg (m_axi_sg_hrdresetn),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] ({\GEN_SG_ENGINE.I_SG_ENGINE_n_69 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_70 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_71 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_72 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_73 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_74 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_75 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_76 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_77 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_78 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_79 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_80 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_81 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_82 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_83 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_84 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_85 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_86 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_87 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_88 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_89 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_90 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_91 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_92 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_93 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_94 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_95 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_96 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_97 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_98 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_99 ,\GEN_SG_ENGINE.I_SG_ENGINE_n_100 }),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27] ({I_AXI_DMA_REG_MODULE_n_239,I_AXI_DMA_REG_MODULE_n_240,I_AXI_DMA_REG_MODULE_n_241,I_AXI_DMA_REG_MODULE_n_242,I_AXI_DMA_REG_MODULE_n_243,I_AXI_DMA_REG_MODULE_n_244,I_AXI_DMA_REG_MODULE_n_245,I_AXI_DMA_REG_MODULE_n_246}),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ({I_AXI_DMA_REG_MODULE_n_228,I_AXI_DMA_REG_MODULE_n_229,I_AXI_DMA_REG_MODULE_n_230,I_AXI_DMA_REG_MODULE_n_231,I_AXI_DMA_REG_MODULE_n_232,I_AXI_DMA_REG_MODULE_n_233,I_AXI_DMA_REG_MODULE_n_234,I_AXI_DMA_REG_MODULE_n_235}),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ({I_AXI_DMA_REG_MODULE_n_247,I_AXI_DMA_REG_MODULE_n_248,I_AXI_DMA_REG_MODULE_n_249,I_AXI_DMA_REG_MODULE_n_250,I_AXI_DMA_REG_MODULE_n_251,I_AXI_DMA_REG_MODULE_n_252,I_AXI_DMA_REG_MODULE_n_253,I_AXI_DMA_REG_MODULE_n_254}),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ({I_AXI_DMA_REG_MODULE_n_236,I_AXI_DMA_REG_MODULE_n_237,I_AXI_DMA_REG_MODULE_n_238}),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ({I_AXI_DMA_REG_MODULE_n_255,I_AXI_DMA_REG_MODULE_n_256,I_AXI_DMA_REG_MODULE_n_257}),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] (s2mm_taildesc),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 (mm2s_taildesc),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (I_AXI_DMA_REG_MODULE_n_263),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (p_44_out),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_328 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (\GEN_SG_ENGINE.I_SG_ENGINE_n_318 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (p_18_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_337 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 (\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_3 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] (\GEN_SG_ENGINE.I_SG_ENGINE_n_319 ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\GEN_SG_ENGINE.I_SG_ENGINE_n_60 ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (ftch_cmnd_data),
        .Q(I_AXI_DMA_REG_MODULE_n_144),
        .S({I_AXI_DMA_REG_MODULE_n_220,I_AXI_DMA_REG_MODULE_n_221,I_AXI_DMA_REG_MODULE_n_222,I_AXI_DMA_REG_MODULE_n_223,I_AXI_DMA_REG_MODULE_n_224,I_AXI_DMA_REG_MODULE_n_225,I_AXI_DMA_REG_MODULE_n_226,I_AXI_DMA_REG_MODULE_n_227}),
        .SR(I_RST_MODULE_n_21),
        .axi_dma_tstvec({\^axi_dma_tstvec [5:4],\^axi_dma_tstvec [2],\^axi_dma_tstvec [0]}),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch2_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en ),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_3),
        .dma_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_9),
        .dma_decerr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_652 ),
        .dma_decerr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_659 ),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_1),
        .dma_interr_reg_0(I_AXI_DMA_REG_MODULE_n_7),
        .dma_interr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_650 ),
        .dma_interr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_657 ),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_2),
        .dma_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_8),
        .dma_slverr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_651 ),
        .dma_slverr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_658 ),
        .\dmacr_i_reg[0] (I_AXI_DMA_REG_MODULE_n_206),
        .\dmacr_i_reg[13] (I_AXI_DMA_REG_MODULE_n_145),
        .\dmacr_i_reg[16] (I_AXI_DMA_REG_MODULE_n_211),
        .\dmacr_i_reg[16]_0 (I_AXI_DMA_REG_MODULE_n_217),
        .\dmacr_i_reg[28] ({mm2s_dmacr[28:27],mm2s_dmacr[25:17],mm2s_dmacr[4],mm2s_dmacr[0]}),
        .\dmacr_i_reg[28]_0 ({s2mm_dmacr[28:27],s2mm_dmacr[25:17],s2mm_dmacr[4],s2mm_dmacr[0]}),
        .\dmacr_i_reg[31] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .\dmacr_i_reg[3] (I_AXI_DMA_REG_MODULE_n_262),
        .halted_reg(I_AXI_DMA_REG_MODULE_n_44),
        .halted_reg_0(I_AXI_DMA_REG_MODULE_n_46),
        .halted_reg_1(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ),
        .halted_reg_2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_15 ),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_45),
        .idle_reg_0(I_AXI_DMA_REG_MODULE_n_47),
        .idle_reg_1(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9 ),
        .idle_reg_2(\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14 ),
        .introut_reg(mm2s_scndry_resetn),
        .introut_reg_0(s2mm_scndry_resetn),
        .irqdelay_wren_reg(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out ),
        .irqdelay_wren_reg_0(I_AXI_DMA_REG_MODULE_n_264),
        .irqthresh_wren_reg(I_AXI_DMA_REG_MODULE_n_214),
        .irqthresh_wren_reg_0(I_AXI_DMA_REG_MODULE_n_218),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata(p_3_out),
        .mm2s_curdesc(mm2s_curdesc),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0 ),
        .mm2s_introut(mm2s_introut),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .out(axi_lite_reset_n),
        .p_0_in(p_0_in_3),
        .p_0_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_0_out__2 ),
        .p_0_out_carry__1(ch2_fetch_address_i),
        .p_10_out(p_10_out),
        .p_11_out__1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_11_out__1 ),
        .p_13_out({p_13_out[160:129],p_13_out[96:71]}),
        .p_15_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_15_out ),
        .p_16_out(p_16_out),
        .p_19_out(p_19_out),
        .p_1_out_carry__1(ch1_fetch_address_i),
        .p_20_out(p_20_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_37_out(p_37_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_4_in__0(\I_SG_FETCH_QUEUE/p_4_in__0 ),
        .p_4_out__2(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out__2 ),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_6_out(p_6_out),
        .p_8_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_8_out ),
        .p_9_out__1(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_9_out__1 ),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .rdy(rdy),
        .rdy_to2(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_curdesc(s2mm_curdesc),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0 ),
        .s2mm_introut(s2mm_introut),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ),
        .scndry_vect_out(p_1_out),
        .sg_decerr_reg(I_AXI_DMA_REG_MODULE_n_6),
        .sg_decerr_reg_0(I_AXI_DMA_REG_MODULE_n_12),
        .sg_decerr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_655 ),
        .sg_decerr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_662 ),
        .sg_ftch_error0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_ftch_error0 ),
        .sg_ftch_error0_0(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0 ),
        .sg_interr_reg(I_AXI_DMA_REG_MODULE_n_4),
        .sg_interr_reg_0(I_AXI_DMA_REG_MODULE_n_10),
        .sg_interr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_653 ),
        .sg_interr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_660 ),
        .sg_slverr_reg(I_AXI_DMA_REG_MODULE_n_5),
        .sg_slverr_reg_0(I_AXI_DMA_REG_MODULE_n_11),
        .sg_slverr_reg_1(\GEN_SG_ENGINE.I_SG_ENGINE_n_654 ),
        .sg_slverr_reg_2(\GEN_SG_ENGINE.I_SG_ENGINE_n_661 ),
        .sg_updt_error_reg(I_AXI_DMA_REG_MODULE_n_84),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .tailpntr_updated_d1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d1 ),
        .tailpntr_updated_d2(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/tailpntr_updated_d2 ));
  design_1_axi_ethernet_0_dma_0_axi_datamover I_PRMRY_DATAMOVER
       (.D({p_39_out[100:97],p_39_out[31:0],p_39_out[59:58],p_3_out,p_39_out[47:32]}),
        .\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg (s2mm_scndry_resetn),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (I_PRMRY_DATAMOVER_n_24),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] ({s_axis_s2mm_cmd_tdata_split[70:35],s_axis_s2mm_cmd_tdata_split[33],s_axis_s2mm_cmd_tdata_split[26],s_axis_s2mm_cmd_tdata_split[15:0]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .out(m_axi_mm2s_aresetn),
        .p_13_out(p_13_out_2),
        .p_2_out(p_2_out),
        .p_7_out(p_7_out_0),
        .s2mm_decerr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i ),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_interr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i ),
        .s2mm_slverr_i(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i ),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .s_axis_s2mm_cmd_tvalid_split(s_axis_s2mm_cmd_tvalid_split),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(m_axi_s2mm_aresetn),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_37),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_38),
        .sts_received_i_reg(I_PRMRY_DATAMOVER_n_20));
  design_1_axi_ethernet_0_dma_0_axi_dma_rst_module I_RST_MODULE
       (.D(I_RST_MODULE_n_33),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (mm2s_prmry_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (m_axi_mm2s_aresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (s2mm_prmry_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (m_axi_s2mm_aresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (m_axi_sg_hrdresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 (axi_lite_reset_n),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 (I_RST_MODULE_n_22),
        .\GEN_ASYNC_RESET.halt_i_reg (I_RST_MODULE_n_34),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (I_RST_MODULE_n_37),
        .\GEN_ASYNC_RESET.halt_i_reg_1 (I_RST_MODULE_n_38),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (s2mm_scndry_resetn),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_1 (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_2 (I_RST_MODULE_n_26),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_3 (I_RST_MODULE_n_28),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_4 (I_RST_MODULE_n_35),
        .\GEN_MM2S.queue_empty_new_reg (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (mm2s_dmacr[0]),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (\GEN_SG_ENGINE.I_SG_ENGINE_n_507 ),
        .\GEN_SYNC_FIFO.follower_full_mm2s_reg (I_RST_MODULE_n_30),
        .SR(I_RST_MODULE_n_21),
        .axi_resetn(axi_resetn),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .fifo_sinit(\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit ),
        .follower_full_mm2s(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/follower_full_mm2s ),
        .ftch_error_reg(I_RST_MODULE_n_27),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(\I_SG_FETCH_QUEUE/counter0 ),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .mm2s_stop(mm2s_stop),
        .out(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .p_0_in_0(p_0_in_3),
        .p_0_in__0(p_0_in__0),
        .p_13_out(p_13_out_2),
        .p_37_out(p_37_out),
        .p_5_out(p_5_out),
        .p_6_out(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_6_out ),
        .p_7_out(p_7_out),
        .queue_sinit2(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2 ),
        .rdy(rdy),
        .rdy_to2(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2 ),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to ),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_1(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ),
        .sts_received_d1(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_received_d1 ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_dma_lite_if" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_lite_if
   (s_axi_lite_arready,
    s_axi_lite_bvalid,
    p_2_out,
    E,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ,
    p_0_in1_in,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    scndry_out,
    s_axi_lite_wready,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_1 ,
    \dmacr_i_reg[0] ,
    scndry_vect_out,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[17]_0 ,
    irqthresh_wren0,
    Q,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    s_axi_lite_rdata,
    rdy,
    rdy_to2,
    s_axi_lite_aclk,
    p_0_in,
    s_axi_lite_arvalid,
    SR,
    m_axi_sg_aclk,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    out,
    s_axi_lite_bready,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_1 ,
    \dmacr_i_reg[16] ,
    \dmacr_i_reg[16]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg ,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[0]_1 ,
    m_axi_sg_aresetn,
    s2mm_stop,
    irqthresh_wren_reg,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 ,
    s2mm_dmacr,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 ,
    mm2s_curdesc,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ,
    s2mm_curdesc,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 ,
    \dmacr_i_reg[2] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 ,
    s_axi_lite_rready,
    \GEN_ASYNC_WRITE.ip_addr_cap_reg_0 ,
    \dmacr_i_reg[2]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 ,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr);
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output [6:0]p_2_out;
  output [0:0]E;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ;
  output p_0_in1_in;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output scndry_out;
  output s_axi_lite_wready;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_1 ;
  output \dmacr_i_reg[0] ;
  output [31:0]scndry_vect_out;
  output \GEN_ASYNC_WRITE.axi2ip_wrce_reg[17]_0 ;
  output irqthresh_wren0;
  output [2:0]Q;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output [31:0]s_axi_lite_rdata;
  output rdy;
  input rdy_to2;
  input s_axi_lite_aclk;
  input p_0_in;
  input s_axi_lite_arvalid;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input out;
  input s_axi_lite_bready;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_1 ;
  input \dmacr_i_reg[16] ;
  input \dmacr_i_reg[16]_0 ;
  input \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg ;
  input \dmacr_i_reg[0]_0 ;
  input \dmacr_i_reg[0]_1 ;
  input m_axi_sg_aresetn;
  input s2mm_stop;
  input irqthresh_wren_reg;
  input [11:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 ;
  input [5:0]s2mm_dmacr;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 ;
  input [47:0]mm2s_curdesc;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 ;
  input [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_0 ;
  input [31:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  input [51:0]s2mm_curdesc;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_0 ;
  input [28:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 ;
  input \dmacr_i_reg[2] ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ;
  input [25:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_0 ;
  input [22:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_0 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 ;
  input s_axi_lite_rready;
  input \GEN_ASYNC_WRITE.ip_addr_cap_reg_0 ;
  input \dmacr_i_reg[2]_0 ;
  input [0:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 ;
  input s2mm_soft_reset_done;
  input mm2s_soft_reset_done;
  input [4:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [9:0]s_axi_lite_araddr;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_6_n_0 ;
  wire [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_6_n_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_6_n_0 ;
  wire [11:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_6_n_0 ;
  wire [28:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 ;
  wire [22:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_6_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_7_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ;
  wire [31:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ;
  wire [25:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 ;
  wire [0:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ;
  wire \GEN_ASYNC_READ.read_in_progress_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_ASYNC_WRITE.REG2_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG3_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_11 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9 ;
  wire \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_1 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[17]_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_1 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_reg_0 ;
  wire \GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ;
  wire \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [9:0]araddr_d3;
  wire arready_d1;
  wire arready_d10;
  wire arready_d11;
  wire arready_d12;
  wire arready_d2;
  wire arready_d3;
  wire arready_d4;
  wire arready_d5;
  wire arready_d6;
  wire arready_d7;
  wire arready_d8;
  wire arready_d9;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re__0;
  wire awvalid;
  wire awvalid_cdc_from;
  wire awvalid_d1;
  wire awvalid_to;
  wire awvalid_to2;
  wire [9:0]axi2ip_rdaddr_i;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[16] ;
  wire \dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [31:0]ip2axi_rddata;
  wire ip_addr_cap;
  wire ip_arvalid_d2;
  wire ip_arvalid_d3;
  wire ip_arvalid_re;
  wire ip_data_cap;
  wire irqthresh_wren0;
  wire irqthresh_wren_reg;
  wire [31:0]lite_rdata_cdc_from;
  wire [31:0]lite_rdata_d2;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [47:0]mm2s_curdesc;
  wire mm2s_soft_reset_done;
  wire out;
  wire p_0_in;
  wire p_0_in1_in;
  wire [6:0]p_2_out;
  wire rdy;
  wire rdy_back;
  wire rdy_back_to;
  wire rdy_cdc_from;
  wire rdy_to2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire rdy_to2_cdc_from;
  wire read_in_progress;
  wire rvalid;
  wire [51:0]s2mm_curdesc;
  wire [5:0]s2mm_dmacr;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire [31:0]scndry_vect_out;
  wire wvalid;
  wire wvalid_cdc_from;
  wire wvalid_d1;
  wire wvalid_to;
  wire wvalid_to2;

  design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized3 \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK 
       (.E(ip_arvalid_re),
        .ip_arvalid_d3(ip_arvalid_d3),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axi_lite_arready(s_axi_lite_arready),
        .scndry_out(ip_arvalid_d2));
  design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized4 \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK 
       (.Q(lite_rdata_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_vect_out(lite_rdata_d2));
  design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized2 \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK 
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .scndry_vect_out(araddr_d3));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d10_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d9),
        .Q(arready_d10),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d11_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d10),
        .Q(arready_d11),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d12_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d11),
        .Q(arready_d12),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(arready_d1),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d1),
        .Q(arready_d2),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d2),
        .Q(arready_d3),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d4_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d3),
        .Q(arready_d4),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d5_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d4),
        .Q(arready_d5),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d6_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d5),
        .Q(arready_d6),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d7_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d6),
        .Q(arready_d7),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d8_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d7),
        .Q(arready_d8),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d9_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arready_d8),
        .Q(arready_d9),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[5]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(ip_arvalid_re),
        .D(araddr_d3[9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.ip_arvalid_d3_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ip_arvalid_d2),
        .Q(ip_arvalid_d3),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000BABABAFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [0]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0 ),
        .O(ip2axi_rddata[0]));
  LUT6 #(
    .INIT(64'hFFFFBBFBAAAAAAAA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ),
        .I2(Q[1]),
        .I3(s2mm_curdesc[23]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_7_n_0 ),
        .I5(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEF0FF00EEF0CC00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_0 ),
        .I1(Q[1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [0]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\dmacr_i_reg[0]_1 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000037370407)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[10]));
  LUT6 #(
    .INIT(64'h000000001FFFDFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2 
       (.I0(s2mm_curdesc[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(s2mm_curdesc[33]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F000A0C00000A0C)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [10]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505333F)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[11]));
  LUT6 #(
    .INIT(64'h000000001FFFDFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2 
       (.I0(s2mm_curdesc[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(s2mm_curdesc[34]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [11]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4 
       (.I0(mm2s_curdesc[1]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[27]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [11]),
        .I1(Q[0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [5]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[12]));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3 
       (.I0(mm2s_curdesc[28]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEE2022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [12]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h550455F7)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_0 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[13]));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3 
       (.I0(mm2s_curdesc[29]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [13]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [7]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h550455F7)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_0 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[14]));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3 
       (.I0(mm2s_curdesc[30]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [14]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [8]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h550455F7)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_1 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_0 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005050777)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[15]));
  LUT6 #(
    .INIT(64'h000000001FFFDFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2 
       (.I0(s2mm_curdesc[6]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(s2mm_curdesc[35]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [15]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5151515555555155)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(mm2s_curdesc[5]),
        .I4(Q[0]),
        .I5(mm2s_curdesc[31]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [12]),
        .I1(Q[0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[16]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2 
       (.I0(s2mm_curdesc[7]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[36]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3 
       (.I0(mm2s_curdesc[32]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [16]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [10]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 [0]),
        .I1(s2mm_dmacr[1]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [13]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[17]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2 
       (.I0(s2mm_curdesc[8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[37]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3 
       (.I0(mm2s_curdesc[33]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[7]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [17]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [11]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 [1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [1]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [14]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[18]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2 
       (.I0(s2mm_curdesc[9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[38]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3 
       (.I0(mm2s_curdesc[34]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[8]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEE2022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [12]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [18]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 [2]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [2]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [15]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [9]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[19]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2 
       (.I0(s2mm_curdesc[10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[39]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3 
       (.I0(mm2s_curdesc[35]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[9]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [19]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [13]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 [3]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [3]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [16]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [10]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000005557)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h03334733FFFF4733)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(s2mm_curdesc[24]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FDFDFD00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_5_n_0 ),
        .I5(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h3F343FF4)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(mm2s_curdesc[22]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[20]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2 
       (.I0(s2mm_curdesc[11]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[40]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3 
       (.I0(mm2s_curdesc[36]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[10]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [20]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [14]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 [4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [4]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [17]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [11]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 [4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[21]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2 
       (.I0(s2mm_curdesc[12]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[41]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3 
       (.I0(mm2s_curdesc[37]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[11]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [21]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [15]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 [5]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [5]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [18]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [12]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 [5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[22]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2 
       (.I0(s2mm_curdesc[13]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[42]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3 
       (.I0(mm2s_curdesc[38]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[12]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEE2022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [16]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [22]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 [6]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [6]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [19]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [13]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 [6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[23]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 
       (.I0(s2mm_curdesc[14]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[43]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 
       (.I0(mm2s_curdesc[39]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[13]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEE2022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [17]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [23]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 [7]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [7]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [20]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [14]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 [7]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 [7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[24]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2 
       (.I0(s2mm_curdesc[15]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[44]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3 
       (.I0(mm2s_curdesc[40]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[14]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEE2022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [18]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [24]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 [0]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [8]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [21]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [15]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[25]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2 
       (.I0(s2mm_curdesc[16]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[45]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3 
       (.I0(mm2s_curdesc[41]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[15]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEE2022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [19]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [25]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 [1]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [9]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [22]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [16]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 [1]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[26]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2 
       (.I0(s2mm_curdesc[17]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[46]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3 
       (.I0(mm2s_curdesc[42]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[16]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [26]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [20]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 [2]),
        .I1(s2mm_dmacr[2]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [23]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [17]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 [2]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[27]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2 
       (.I0(s2mm_curdesc[18]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[47]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3 
       (.I0(mm2s_curdesc[43]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[17]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [27]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [21]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 [3]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [10]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [24]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [18]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 [3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[28]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2 
       (.I0(s2mm_curdesc[19]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[48]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3 
       (.I0(mm2s_curdesc[44]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[18]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEE2022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [22]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [28]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 [4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [11]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [25]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [19]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 [4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 [4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[29]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2 
       (.I0(s2mm_curdesc[20]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[49]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3 
       (.I0(mm2s_curdesc[45]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[19]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [29]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [23]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 [5]),
        .I1(s2mm_dmacr[3]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [26]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [20]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 [5]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 [5]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAE00AE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .I3(axi2ip_rdaddr_i[4]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[2]));
  LUT6 #(
    .INIT(64'h0404010000000100)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(Q[0]),
        .I5(mm2s_curdesc[23]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A2002200220022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(s2mm_curdesc[25]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCF00CA0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4 
       (.I0(\dmacr_i_reg[2] ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505FF03)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[30]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2 
       (.I0(s2mm_curdesc[21]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[50]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3 
       (.I0(mm2s_curdesc[46]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[20]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_6_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [30]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [24]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 [6]),
        .I1(s2mm_dmacr[4]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [27]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [21]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 [6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 [6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0011001133330003)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ),
        .I5(axi2ip_rdaddr_i[4]),
        .O(ip2axi_rddata[31]));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 
       (.I0(s2mm_curdesc[22]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(s2mm_curdesc[51]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3 
       (.I0(axi2ip_rdaddr_i[0]),
        .I1(axi2ip_rdaddr_i[1]),
        .I2(axi2ip_rdaddr_i[9]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF47FFFFFF47FF00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4 
       (.I0(mm2s_curdesc[47]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[21]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5 
       (.I0(axi2ip_rdaddr_i[7]),
        .I1(axi2ip_rdaddr_i[8]),
        .I2(axi2ip_rdaddr_i[6]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [31]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [25]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 [7]),
        .I1(s2mm_dmacr[5]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [28]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [22]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h1011DFDD)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 [7]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 [7]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAE00AE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [3]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .I3(axi2ip_rdaddr_i[4]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[3]));
  LUT6 #(
    .INIT(64'h0505010001010100)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 ),
        .I4(Q[0]),
        .I5(mm2s_curdesc[24]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00A2002200220022)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0 ),
        .I1(Q[1]),
        .I2(s2mm_curdesc[26]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFC8888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s2mm_dmacr[0]),
        .I4(Q[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABABAFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [4]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ),
        .O(ip2axi_rddata[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2 
       (.I0(Q[0]),
        .I1(axi2ip_rdaddr_i[8]),
        .I2(axi2ip_rdaddr_i[6]),
        .I3(axi2ip_rdaddr_i[7]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBFBAAAAAAAA)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0 ),
        .I2(Q[1]),
        .I3(s2mm_curdesc[27]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_7_n_0 ),
        .I5(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFACAF0F0FACAC0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_0 ),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h020202AA02020202)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [5]),
        .O(ip2axi_rddata[5]));
  LUT6 #(
    .INIT(64'h0000440455555555)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_6_n_0 ),
        .I2(Q[1]),
        .I3(s2mm_curdesc[28]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_7_n_0 ),
        .I5(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF3FFF5F)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ),
        .I1(mm2s_curdesc[25]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(axi2ip_rdaddr_i[4]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(axi2ip_rdaddr_i[6]),
        .I4(axi2ip_rdaddr_i[8]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFCF0AC00)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_6 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEFFFE)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_7 
       (.I0(axi2ip_rdaddr_i[6]),
        .I1(axi2ip_rdaddr_i[8]),
        .I2(axi2ip_rdaddr_i[7]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505333F)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[6]));
  LUT6 #(
    .INIT(64'h000000001FFFDFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2 
       (.I0(s2mm_curdesc[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(s2mm_curdesc[29]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBAABABBBBFFBF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [6]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0B0803030B080000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [6]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000000505333F)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[4]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[7]));
  LUT6 #(
    .INIT(64'h000000001FFFDFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2 
       (.I0(s2mm_curdesc[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(s2mm_curdesc[30]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF550455F7)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [7]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF1DFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4 
       (.I0(mm2s_curdesc[0]),
        .I1(Q[0]),
        .I2(mm2s_curdesc[26]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [7]),
        .I1(Q[0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000037370407)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[8]));
  LUT6 #(
    .INIT(64'h000000001FFFDFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2 
       (.I0(s2mm_curdesc[2]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(s2mm_curdesc[31]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [2]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0B0803030B080000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [8]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000037370407)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0 ),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3_n_0 ),
        .O(ip2axi_rddata[9]));
  LUT6 #(
    .INIT(64'h000000001FFFDFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2 
       (.I0(s2mm_curdesc[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(s2mm_curdesc[32]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAFBAA08)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 [9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 [3]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0B0803030B080000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 [9]),
        .I4(Q[0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 [3]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[0]),
        .Q(lite_rdata_cdc_from[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[10]),
        .Q(lite_rdata_cdc_from[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[11]),
        .Q(lite_rdata_cdc_from[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[12]),
        .Q(lite_rdata_cdc_from[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[13]),
        .Q(lite_rdata_cdc_from[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[14]),
        .Q(lite_rdata_cdc_from[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[15]),
        .Q(lite_rdata_cdc_from[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[16]),
        .Q(lite_rdata_cdc_from[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[17]),
        .Q(lite_rdata_cdc_from[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[18]),
        .Q(lite_rdata_cdc_from[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[19]),
        .Q(lite_rdata_cdc_from[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[1]),
        .Q(lite_rdata_cdc_from[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[20]),
        .Q(lite_rdata_cdc_from[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[21]),
        .Q(lite_rdata_cdc_from[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[22]),
        .Q(lite_rdata_cdc_from[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[23]),
        .Q(lite_rdata_cdc_from[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[24]),
        .Q(lite_rdata_cdc_from[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[25]),
        .Q(lite_rdata_cdc_from[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[26]),
        .Q(lite_rdata_cdc_from[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[27]),
        .Q(lite_rdata_cdc_from[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[28]),
        .Q(lite_rdata_cdc_from[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[29]),
        .Q(lite_rdata_cdc_from[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[2]),
        .Q(lite_rdata_cdc_from[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[30]),
        .Q(lite_rdata_cdc_from[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[31]),
        .Q(lite_rdata_cdc_from[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[3]),
        .Q(lite_rdata_cdc_from[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[4]),
        .Q(lite_rdata_cdc_from[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[5]),
        .Q(lite_rdata_cdc_from[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[6]),
        .Q(lite_rdata_cdc_from[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[7]),
        .Q(lite_rdata_cdc_from[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[8]),
        .Q(lite_rdata_cdc_from[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata[9]),
        .Q(lite_rdata_cdc_from[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_READ.read_in_progress_i_1 
       (.I0(arvalid_d1),
        .I1(arvalid),
        .I2(read_in_progress),
        .O(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.read_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ),
        .Q(read_in_progress),
        .R(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.rvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ip_arvalid_re),
        .Q(rvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(out),
        .O(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(arready_d12),
        .D(lite_rdata_d2[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(arready_d12),
        .I1(out),
        .I2(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I3(s_axi_lite_rready),
        .O(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  design_1_axi_ethernet_0_dma_0_cdc_sync_38 \GEN_ASYNC_WRITE.AWVLD_CDC_TO 
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .prmry_in(awvalid_cdc_from),
        .scndry_out(awvalid_to));
  design_1_axi_ethernet_0_dma_0_cdc_sync_39 \GEN_ASYNC_WRITE.REG2_WREADY 
       (.\GEN_ASYNC_WRITE.bvalid_i_reg (\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .\GEN_ASYNC_WRITE.rdy_to2_reg (\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .out(out),
        .prmry_in(rdy_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_wready(s_axi_lite_wready),
        .scndry_out(scndry_out));
  design_1_axi_ethernet_0_dma_0_cdc_sync_40 \GEN_ASYNC_WRITE.REG3_WREADY 
       (.\GEN_ASYNC_WRITE.ip_addr_cap_reg (\GEN_ASYNC_WRITE.ip_addr_cap_reg_0 ),
        .\GEN_ASYNC_WRITE.rdy_back_reg (\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .prmry_in(rdy_to2_cdc_from),
        .rdy_back(rdy_back),
        .scndry_out(rdy_back_to));
  design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized0 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_11 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_1 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr));
  design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized1 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 ),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[0]_1 ),
        .\dmacr_i_reg[16] (\dmacr_i_reg[16]_0 ),
        .\dmacr_i_reg[16]_0 (\dmacr_i_reg[16] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2]_0 ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2] ),
        .irqthresh_wren0(irqthresh_wren0),
        .irqthresh_wren_reg(p_2_out[3]),
        .irqthresh_wren_reg_0(irqthresh_wren_reg),
        .irqthresh_wren_reg_1(\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 [5:1]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .p_2_out(p_2_out[0]),
        .s2mm_dmacr(s2mm_dmacr[1]),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .scndry_vect_out(scndry_vect_out));
  design_1_axi_ethernet_0_dma_0_cdc_sync_41 \GEN_ASYNC_WRITE.WVLD_CDC_TO 
       (.m_axi_sg_aclk(m_axi_sg_aclk),
        .prmry_in(wvalid_cdc_from),
        .scndry_out(wvalid_to));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(awvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ),
        .Q(awvalid_cdc_from),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ASYNC_WRITE.awvalid_d1_i_1 
       (.I0(s_axi_lite_bvalid),
        .I1(out),
        .O(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_to2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(awvalid_to),
        .Q(awvalid_to2),
        .R(SR));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .Q(p_2_out[0]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_6 ),
        .Q(p_2_out[3]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_8 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 ),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_7 ),
        .Q(p_2_out[4]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_9 ),
        .Q(p_2_out[5]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_10 ),
        .Q(E),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_11 ),
        .Q(p_2_out[6]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .Q(p_2_out[1]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .Q(p_2_out[2]),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 ),
        .R(1'b0));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_5 ),
        .Q(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_2 
       (.I0(awvalid_to2),
        .I1(awvalid_to),
        .I2(ip_addr_cap),
        .O(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ),
        .Q(ip_addr_cap),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_data_cap_i_1 
       (.I0(wvalid_to2),
        .I1(wvalid_to),
        .I2(ip_data_cap),
        .O(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_data_cap_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ),
        .Q(ip_data_cap),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_back_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(rdy_back_to),
        .Q(rdy_back),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_i_1 
       (.I0(rdy),
        .I1(rdy_cdc_from),
        .O(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ),
        .Q(rdy_cdc_from),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_WRITE.rdy_i_1 
       (.I0(ip_addr_cap),
        .I1(ip_data_cap),
        .I2(rdy),
        .O(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ),
        .Q(rdy),
        .R(\GEN_ASYNC_WRITE.REG3_WREADY_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_to2),
        .Q(rdy_to2_cdc_from),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(rdy_to2),
        .Q(\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(wvalid_cdc_from),
        .O(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ),
        .Q(wvalid_cdc_from),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_to2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(wvalid_to),
        .Q(wvalid_to2),
        .R(SR));
  LUT4 #(
    .INIT(16'hA800)) 
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 ),
        .I1(\dmacr_i_reg[16] ),
        .I2(\dmacr_i_reg[16]_0 ),
        .I3(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_1 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_i_1__0 
       (.I0(p_2_out[6]),
        .I1(\dmacr_i_reg[16] ),
        .I2(\dmacr_i_reg[16]_0 ),
        .I3(\dmacr_i_reg[0]_1 ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re__0),
        .Q(s_axi_lite_arready),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hB)) 
    arvalid_d1_i_1
       (.I0(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I1(out),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid),
        .Q(arvalid_d1),
        .R(arvalid_d1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    arvalid_re
       (.I0(arvalid),
        .I1(read_in_progress),
        .I2(arvalid_d1),
        .I3(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(arvalid_re__0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_cmdsts_if" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_cmdsts_if
   (p_5_out,
    p_4_out,
    p_3_out,
    \mm2s_tag_reg[0]_0 ,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ,
    sts_received_i_reg_0,
    p_2_out,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ,
    \GEN_ASYNC_RESET.halt_i_reg ,
    dma_mm2s_error,
    p_0_in__0,
    mm2s_interr_i,
    m_axi_sg_aclk,
    mm2s_slverr_i,
    mm2s_decerr_i,
    \mm2s_tag_reg[0]_1 ,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_2 ,
    sts_received_i_reg_1,
    mm2s_stop_i,
    p_16_out,
    mm2s_dmacr,
    mm2s_scndry_resetn,
    m_axis_mm2s_sts_tvalid_int,
    mm2s_halt,
    sts_received_d1,
    p_37_out,
    p_39_out);
  output p_5_out;
  output p_4_out;
  output p_3_out;
  output \mm2s_tag_reg[0]_0 ;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  output sts_received_i_reg_0;
  output p_2_out;
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ;
  output \GEN_ASYNC_RESET.halt_i_reg ;
  output dma_mm2s_error;
  input p_0_in__0;
  input mm2s_interr_i;
  input m_axi_sg_aclk;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input \mm2s_tag_reg[0]_1 ;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_2 ;
  input sts_received_i_reg_1;
  input mm2s_stop_i;
  input p_16_out;
  input [0:0]mm2s_dmacr;
  input mm2s_scndry_resetn;
  input m_axis_mm2s_sts_tvalid_int;
  input mm2s_halt;
  input sts_received_d1;
  input p_37_out;
  input [0:0]p_39_out;

  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_2 ;
  wire dma_mm2s_error;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_decerr_i;
  wire [0:0]mm2s_dmacr;
  wire mm2s_error_i_1_n_0;
  wire mm2s_halt;
  wire mm2s_interr_i;
  wire mm2s_scndry_resetn;
  wire mm2s_slverr_i;
  wire mm2s_stop_i;
  wire \mm2s_tag_reg[0]_0 ;
  wire \mm2s_tag_reg[0]_1 ;
  wire p_0_in__0;
  wire p_16_out;
  wire p_2_out;
  wire p_37_out;
  wire [0:0]p_39_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire sts_received_d1;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1_n_0;

  LUT4 #(
    .INIT(16'hEEEF)) 
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_2 
       (.I0(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .I1(mm2s_stop_i),
        .I2(p_16_out),
        .I3(mm2s_dmacr),
        .O(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ));
  FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_2 ),
        .Q(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i),
        .Q(p_3_out),
        .R(p_0_in__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    mm2s_error_i_1
       (.I0(p_3_out),
        .I1(p_4_out),
        .I2(p_37_out),
        .I3(p_39_out),
        .I4(p_5_out),
        .I5(dma_mm2s_error),
        .O(mm2s_error_i_1_n_0));
  FDRE mm2s_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_error_i_1_n_0),
        .Q(dma_mm2s_error),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i),
        .Q(p_5_out),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i),
        .Q(p_4_out),
        .R(p_0_in__0));
  FDRE \mm2s_tag_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\mm2s_tag_reg[0]_1 ),
        .Q(\mm2s_tag_reg[0]_0 ),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04C4)) 
    sts_tready_i_1
       (.I0(sts_received_i_reg_0),
        .I1(mm2s_scndry_resetn),
        .I2(p_2_out),
        .I3(m_axis_mm2s_sts_tvalid_int),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(p_2_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \updt_desc_reg2[32]_i_1 
       (.I0(mm2s_halt),
        .I1(sts_received_i_reg_0),
        .I2(sts_received_d1),
        .O(\GEN_ASYNC_RESET.halt_i_reg ));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_mngr" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_mngr
   (mm2s_all_idle,
    p_7_out,
    mm2s_stop,
    soft_reset_d1,
    soft_reset_d2,
    s_axis_mm2s_cmd_tvalid_split,
    p_2_out,
    s_axis_mm2s_updtptr_tvalid,
    p_16_out,
    mm2s_halted_set_reg,
    mm2s_halted_clr_reg,
    rst,
    \FSM_sequential_mm2s_cs_reg[1] ,
    mm2s_cntrl_strm_stop,
    \updt_desc_reg2_reg[32] ,
    updt_data_reg,
    updt_sts_reg,
    dma_mm2s_error,
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[63] ,
    p_0_in__0,
    mm2s_interr_i,
    m_axi_sg_aclk,
    mm2s_slverr_i,
    mm2s_decerr_i,
    mm2s_dmacr,
    mm2s_halted_set0,
    \mm2s_tag_reg[0] ,
    mm2s_stop_i,
    soft_reset,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    updt_data_reg_0,
    packet_in_progress_reg,
    m_axi_sg_aresetn,
    idle_reg,
    halted_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    mm2s_error,
    ch1_ftch_queue_empty,
    p_54_out,
    p_60_out,
    m_axis_mm2s_sts_tvalid_int,
    sts_queue_full,
    mm2s_halt,
    p_37_out,
    ptr_queue_full,
    p_39_out,
    SR);
  output mm2s_all_idle;
  output p_7_out;
  output mm2s_stop;
  output soft_reset_d1;
  output soft_reset_d2;
  output s_axis_mm2s_cmd_tvalid_split;
  output p_2_out;
  output s_axis_mm2s_updtptr_tvalid;
  output p_16_out;
  output mm2s_halted_set_reg;
  output mm2s_halted_clr_reg;
  output rst;
  output [0:0]\FSM_sequential_mm2s_cs_reg[1] ;
  output mm2s_cntrl_strm_stop;
  output [30:0]\updt_desc_reg2_reg[32] ;
  output [0:0]updt_data_reg;
  output [0:0]updt_sts_reg;
  output dma_mm2s_error;
  output [57:0]\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63] ;
  input p_0_in__0;
  input mm2s_interr_i;
  input m_axi_sg_aclk;
  input mm2s_slverr_i;
  input mm2s_decerr_i;
  input [0:0]mm2s_dmacr;
  input mm2s_halted_set0;
  input \mm2s_tag_reg[0] ;
  input mm2s_stop_i;
  input soft_reset;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input updt_data_reg_0;
  input packet_in_progress_reg;
  input m_axi_sg_aresetn;
  input idle_reg;
  input halted_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input mm2s_error;
  input ch1_ftch_queue_empty;
  input p_54_out;
  input p_60_out;
  input m_axis_mm2s_sts_tvalid_int;
  input sts_queue_full;
  input mm2s_halt;
  input p_37_out;
  input ptr_queue_full;
  input [84:0]p_39_out;
  input [0:0]SR;

  wire [0:0]\FSM_sequential_mm2s_cs_reg[1] ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_10 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_7 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_8 ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_0 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_3 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_8 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire [0:0]SR;
  wire [57:0]\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63] ;
  wire ch1_ftch_queue_empty;
  wire dma_mm2s_error;
  wire halted_reg;
  wire idle_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_mm2s_sts_tvalid_int;
  wire mm2s_all_idle;
  wire mm2s_cntrl_strm_stop;
  wire [1:0]mm2s_cs;
  wire mm2s_decerr_i;
  wire [0:0]mm2s_dmacr;
  wire mm2s_error;
  wire mm2s_halt;
  wire mm2s_halted_clr_reg;
  wire mm2s_halted_set0;
  wire mm2s_halted_set_reg;
  wire mm2s_interr_i;
  wire mm2s_ns0__2;
  wire mm2s_scndry_resetn;
  wire mm2s_slverr_i;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire \mm2s_tag_reg[0] ;
  wire p_0_in__0;
  wire p_16_out;
  wire p_17_out;
  wire p_2_out;
  wire p_37_out;
  wire [84:0]p_39_out;
  wire p_3_out;
  wire p_4_out;
  wire p_54_out;
  wire p_5_out;
  wire p_60_out;
  wire p_7_out;
  wire packet_in_progress_reg;
  wire ptr_queue_full;
  wire rst;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire sts_queue_full;
  wire sts_received_d1;
  wire [0:0]updt_data_reg;
  wire updt_data_reg_0;
  wire [30:0]\updt_desc_reg2_reg[32] ;
  wire [0:0]updt_sts_reg;
  wire write_cmnd_cmb;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.soft_reset_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset_d1),
        .Q(soft_reset_d2),
        .R(p_0_in__0));
  design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_sg_if \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF 
       (.E(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_10 ),
        .\FSM_sequential_mm2s_cs_reg[0] (s_axis_mm2s_cmd_tvalid_split),
        .\FSM_sequential_mm2s_cs_reg[1] (\FSM_sequential_mm2s_cs_reg[1] ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_8 ),
        .\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7 ),
        .\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 (p_7_out),
        .Q(mm2s_cs),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[1] (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_0 ),
        .\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 (\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63] ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\dmacr_i_reg[0] (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_7 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0__2(mm2s_ns0__2),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .p_0_in__0(p_0_in__0),
        .p_17_out(p_17_out),
        .p_37_out(p_37_out),
        .p_39_out({p_39_out[84:27],p_39_out[25:0]}),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .packet_in_progress_reg_0(p_16_out),
        .packet_in_progress_reg_1(packet_in_progress_reg),
        .ptr_queue_full(ptr_queue_full),
        .sts_queue_full(sts_queue_full),
        .sts_received_d1(sts_received_d1),
        .updt_data_reg_0(s_axis_mm2s_updtptr_tvalid),
        .updt_data_reg_1(updt_data_reg),
        .updt_data_reg_2(updt_data_reg_0),
        .\updt_desc_reg2_reg[31]_0 (\updt_desc_reg2_reg[32] [29]),
        .\updt_desc_reg2_reg[32]_0 ({\updt_desc_reg2_reg[32] [30],\updt_desc_reg2_reg[32] [28:0]}),
        .\updt_desc_reg2_reg[32]_1 (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_8 ),
        .\updt_desc_reg2_reg[32]_2 (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_3 ),
        .updt_sts_reg_0(updt_sts_reg),
        .write_cmnd_cmb(write_cmnd_cmb));
  design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_sm \GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM 
       (.E(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_10 ),
        .\FSM_sequential_mm2s_cs_reg[0]_0 (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_7 ),
        .\FSM_sequential_mm2s_cs_reg[0]_1 (s_axis_mm2s_cmd_tvalid_split),
        .\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 (\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM_n_0 ),
        .Q(mm2s_cs),
        .SR(SR),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_ns0__2(mm2s_ns0__2),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .p_0_in__0(p_0_in__0),
        .p_16_out(p_16_out),
        .p_17_out(p_17_out),
        .p_54_out(p_54_out),
        .p_60_out(p_60_out),
        .write_cmnd_cmb(write_cmnd_cmb));
  design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.\GEN_ASYNC_RESET.halt_i_reg (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_8 ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 (s_axis_mm2s_cmd_tvalid_split),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_7 ),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_2 (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .dma_mm2s_error(dma_mm2s_error),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_sts_tvalid_int(m_axis_mm2s_sts_tvalid_int),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_stop_i(mm2s_stop_i),
        .\mm2s_tag_reg[0]_0 (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_3 ),
        .\mm2s_tag_reg[0]_1 (\mm2s_tag_reg[0] ),
        .p_0_in__0(p_0_in__0),
        .p_16_out(p_16_out),
        .p_2_out(p_2_out),
        .p_37_out(p_37_out),
        .p_39_out(p_39_out[26]),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .sts_received_d1(sts_received_d1),
        .sts_received_i_reg_0(p_7_out),
        .sts_received_i_reg_1(\GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF_n_8 ));
  design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.halted_reg(halted_reg),
        .idle_reg(idle_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halted_clr_reg_0(mm2s_halted_clr_reg),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_halted_set_reg_0(mm2s_halted_set_reg),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in__0(p_0_in__0),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
  FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_stop_i),
        .Q(mm2s_stop),
        .R(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axis_mm2s_cntrl_tlast_INST_0_i_1
       (.I0(soft_reset_d2),
        .I1(soft_reset_d1),
        .I2(mm2s_error),
        .O(mm2s_cntrl_strm_stop));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hAEAEAEFF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 
       (.I0(mm2s_error),
        .I1(soft_reset_d1),
        .I2(soft_reset_d2),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_scndry_resetn),
        .O(rst));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sg_if" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_sg_if
   (sts_received_d1,
    p_17_out,
    updt_data_reg_0,
    packet_in_progress_reg_0,
    \FSM_sequential_mm2s_cs_reg[1] ,
    mm2s_ns0__2,
    write_cmnd_cmb,
    \dmacr_i_reg[0] ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \updt_desc_reg2_reg[31]_0 ,
    E,
    updt_data_reg_1,
    updt_sts_reg_0,
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 ,
    \updt_desc_reg2_reg[32]_0 ,
    p_0_in__0,
    m_axi_sg_aclk,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ,
    updt_data_reg_2,
    packet_in_progress_reg_1,
    Q,
    ch1_ftch_queue_empty,
    mm2s_dmacr,
    mm2s_stop_i,
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ,
    \FSM_sequential_mm2s_cs_reg[0] ,
    mm2s_scndry_resetn,
    m_axis_mm2s_sts_tvalid_int,
    sts_queue_full,
    mm2s_halt,
    p_37_out,
    \QUEUE_COUNT.cmnds_queued_shift_reg[1] ,
    ptr_queue_full,
    p_39_out,
    \updt_desc_reg2_reg[32]_1 ,
    \updt_desc_reg2_reg[32]_2 ,
    p_3_out,
    p_4_out,
    p_5_out);
  output sts_received_d1;
  output p_17_out;
  output updt_data_reg_0;
  output packet_in_progress_reg_0;
  output [0:0]\FSM_sequential_mm2s_cs_reg[1] ;
  output mm2s_ns0__2;
  output write_cmnd_cmb;
  output \dmacr_i_reg[0] ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \updt_desc_reg2_reg[31]_0 ;
  output [0:0]E;
  output [0:0]updt_data_reg_1;
  output [0:0]updt_sts_reg_0;
  output [57:0]\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 ;
  output [29:0]\updt_desc_reg2_reg[32]_0 ;
  input p_0_in__0;
  input m_axi_sg_aclk;
  input \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ;
  input updt_data_reg_2;
  input packet_in_progress_reg_1;
  input [1:0]Q;
  input ch1_ftch_queue_empty;
  input [0:0]mm2s_dmacr;
  input mm2s_stop_i;
  input \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  input \FSM_sequential_mm2s_cs_reg[0] ;
  input mm2s_scndry_resetn;
  input m_axis_mm2s_sts_tvalid_int;
  input sts_queue_full;
  input mm2s_halt;
  input p_37_out;
  input \QUEUE_COUNT.cmnds_queued_shift_reg[1] ;
  input ptr_queue_full;
  input [83:0]p_39_out;
  input \updt_desc_reg2_reg[32]_1 ;
  input \updt_desc_reg2_reg[32]_2 ;
  input p_3_out;
  input p_4_out;
  input p_5_out;

  wire [0:0]E;
  wire \FSM_sequential_mm2s_cs_reg[0] ;
  wire [0:0]\FSM_sequential_mm2s_cs_reg[1] ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ;
  wire [1:0]Q;
  wire \QUEUE_COUNT.cmnds_queued_shift_reg[1] ;
  wire [57:0]\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 ;
  wire ch1_ftch_queue_empty;
  wire desc_update_done_i_1_n_0;
  wire \dmacr_i_reg[0] ;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_ns0__2;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire p_0_in__0;
  wire p_17_out;
  wire [0:25]p_1_out;
  wire p_37_out;
  wire [83:0]p_39_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire packet_in_progress_reg_0;
  wire packet_in_progress_reg_1;
  wire ptr_queue_full;
  wire s_axis_mm2s_updtsts_tvalid;
  wire sts_queue_full;
  wire sts_received_d1;
  wire sts_received_re;
  wire updt_data_reg_0;
  wire [0:0]updt_data_reg_1;
  wire updt_data_reg_2;
  wire \updt_desc_reg2[31]_i_1_n_0 ;
  wire \updt_desc_reg2_reg[31]_0 ;
  wire [29:0]\updt_desc_reg2_reg[32]_0 ;
  wire \updt_desc_reg2_reg[32]_1 ;
  wire \updt_desc_reg2_reg[32]_2 ;
  wire updt_sts_i_1_n_0;
  wire [0:0]updt_sts_reg_0;
  wire write_cmnd_cmb;

  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[63]_i_1 
       (.I0(updt_data_reg_0),
        .I1(ptr_queue_full),
        .O(updt_data_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_2 
       (.I0(s_axis_mm2s_updtsts_tvalid),
        .I1(sts_queue_full),
        .O(updt_sts_reg_0));
  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized2_44 \GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO 
       (.\FSM_sequential_mm2s_cs_reg[0] (packet_in_progress_reg_0),
        .\FSM_sequential_mm2s_cs_reg[0]_0 (\FSM_sequential_mm2s_cs_reg[0] ),
        .\FSM_sequential_mm2s_cs_reg[1] (\FSM_sequential_mm2s_cs_reg[1] ),
        .\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg (updt_data_reg_0),
        .\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 (\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sts_received_d1),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ),
        .Q(Q),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0__2(mm2s_ns0__2),
        .mm2s_stop_i(mm2s_stop_i),
        .out({p_1_out[0],p_1_out[1],p_1_out[2],p_1_out[3],p_1_out[4],p_1_out[5],p_1_out[6],p_1_out[7],p_1_out[8],p_1_out[9],p_1_out[10],p_1_out[11],p_1_out[12],p_1_out[13],p_1_out[14],p_1_out[15],p_1_out[16],p_1_out[17],p_1_out[18],p_1_out[19],p_1_out[20],p_1_out[21],p_1_out[22],p_1_out[23],p_1_out[24],p_1_out[25]}),
        .p_0_in__0(p_0_in__0),
        .p_37_out(p_37_out),
        .p_39_out(p_39_out[25:0]),
        .sts_received_re(sts_received_re),
        .write_cmnd_cmb(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ),
        .Q(sts_received_d1),
        .R(p_0_in__0));
  LUT2 #(
    .INIT(4'h6)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_2 
       (.I0(p_17_out),
        .I1(\QUEUE_COUNT.cmnds_queued_shift_reg[1] ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[52]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [26]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[53]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [27]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[54]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [28]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[55]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [29]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[56]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [30]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[57]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [31]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[58]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [32]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[59]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [33]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[60]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [34]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[61]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [35]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[62]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [36]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[63]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [37]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[64]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [38]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[65]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [39]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[66]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [40]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[67]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [41]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[68]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [42]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[69]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [43]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[70]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [44]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[71]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [45]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[72]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [46]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[73]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [47]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[74]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [48]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[75]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [49]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[76]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [50]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[77]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [51]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[78]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [52]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[79]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [53]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[80]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [54]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[81]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [55]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[82]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [56]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \UPDT_ADDR_64BIT.updt_desc_reg0_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[83]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [57]),
        .R(p_0_in__0));
  LUT3 #(
    .INIT(8'h08)) 
    desc_update_done_i_1
       (.I0(s_axis_mm2s_updtsts_tvalid),
        .I1(\updt_desc_reg2_reg[31]_0 ),
        .I2(sts_queue_full),
        .O(desc_update_done_i_1_n_0));
  FDRE desc_update_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(desc_update_done_i_1_n_0),
        .Q(p_17_out),
        .R(p_0_in__0));
  FDRE packet_in_progress_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(packet_in_progress_reg_1),
        .Q(packet_in_progress_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA800A8A8A8A8A8A8)) 
    sts_received_i_i_1
       (.I0(mm2s_scndry_resetn),
        .I1(m_axis_mm2s_sts_tvalid_int),
        .I2(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ),
        .I3(sts_queue_full),
        .I4(\updt_desc_reg2_reg[31]_0 ),
        .I5(s_axis_mm2s_updtsts_tvalid),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  FDRE #(
    .INIT(1'b0)) 
    updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_data_reg_2),
        .Q(updt_data_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[30]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [4]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[31]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [5]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[32]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [6]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[33]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [7]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[34]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [8]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[35]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [9]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[36]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [10]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[37]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [11]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[38]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [12]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[39]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [13]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[40]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [14]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[41]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [15]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[42]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [16]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[43]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [17]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[44]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [18]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[45]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [19]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[46]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [20]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[47]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [21]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[48]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [22]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[49]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [23]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[50]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [24]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[51]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [25]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[26]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [0]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[27]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [1]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[28]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [2]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_37_out),
        .D(p_39_out[29]),
        .Q(\UPDT_ADDR_64BIT.updt_desc_reg0_reg[63]_0 [3]),
        .R(p_0_in__0));
  LUT5 #(
    .INIT(32'hFF000400)) 
    \updt_desc_reg2[31]_i_1 
       (.I0(mm2s_halt),
        .I1(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg_0 ),
        .I2(sts_received_d1),
        .I3(mm2s_scndry_resetn),
        .I4(\updt_desc_reg2_reg[31]_0 ),
        .O(\updt_desc_reg2[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[25]),
        .Q(\updt_desc_reg2_reg[32]_0 [0]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[15]),
        .Q(\updt_desc_reg2_reg[32]_0 [10]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[14]),
        .Q(\updt_desc_reg2_reg[32]_0 [11]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[13]),
        .Q(\updt_desc_reg2_reg[32]_0 [12]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[12]),
        .Q(\updt_desc_reg2_reg[32]_0 [13]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[11]),
        .Q(\updt_desc_reg2_reg[32]_0 [14]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[10]),
        .Q(\updt_desc_reg2_reg[32]_0 [15]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[9]),
        .Q(\updt_desc_reg2_reg[32]_0 [16]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[8]),
        .Q(\updt_desc_reg2_reg[32]_0 [17]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[7]),
        .Q(\updt_desc_reg2_reg[32]_0 [18]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[6]),
        .Q(\updt_desc_reg2_reg[32]_0 [19]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[24]),
        .Q(\updt_desc_reg2_reg[32]_0 [1]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[5]),
        .Q(\updt_desc_reg2_reg[32]_0 [20]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[4]),
        .Q(\updt_desc_reg2_reg[32]_0 [21]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[3]),
        .Q(\updt_desc_reg2_reg[32]_0 [22]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[2]),
        .Q(\updt_desc_reg2_reg[32]_0 [23]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[1]),
        .Q(\updt_desc_reg2_reg[32]_0 [24]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[0]),
        .Q(\updt_desc_reg2_reg[32]_0 [25]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_5_out),
        .Q(\updt_desc_reg2_reg[32]_0 [26]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_4_out),
        .Q(\updt_desc_reg2_reg[32]_0 [27]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[23]),
        .Q(\updt_desc_reg2_reg[32]_0 [2]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_3_out),
        .Q(\updt_desc_reg2_reg[32]_0 [28]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\updt_desc_reg2[31]_i_1_n_0 ),
        .Q(\updt_desc_reg2_reg[31]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(\updt_desc_reg2_reg[32]_2 ),
        .Q(\updt_desc_reg2_reg[32]_0 [29]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[22]),
        .Q(\updt_desc_reg2_reg[32]_0 [3]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[21]),
        .Q(\updt_desc_reg2_reg[32]_0 [4]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[20]),
        .Q(\updt_desc_reg2_reg[32]_0 [5]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[19]),
        .Q(\updt_desc_reg2_reg[32]_0 [6]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[18]),
        .Q(\updt_desc_reg2_reg[32]_0 [7]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[17]),
        .Q(\updt_desc_reg2_reg[32]_0 [8]),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\updt_desc_reg2_reg[32]_1 ),
        .D(p_1_out[16]),
        .Q(\updt_desc_reg2_reg[32]_0 [9]),
        .R(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hA0AA8888)) 
    updt_sts_i_1
       (.I0(mm2s_scndry_resetn),
        .I1(sts_received_re),
        .I2(sts_queue_full),
        .I3(\updt_desc_reg2_reg[31]_0 ),
        .I4(s_axis_mm2s_updtsts_tvalid),
        .O(updt_sts_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    updt_sts_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_sts_i_1_n_0),
        .Q(s_axis_mm2s_updtsts_tvalid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sm" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_sm
   (\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ,
    Q,
    mm2s_all_idle,
    p_0_in__0,
    write_cmnd_cmb,
    m_axi_sg_aclk,
    mm2s_ns0__2,
    \FSM_sequential_mm2s_cs_reg[0]_0 ,
    p_54_out,
    p_60_out,
    mm2s_dmacr,
    p_16_out,
    mm2s_stop_i,
    \FSM_sequential_mm2s_cs_reg[0]_1 ,
    p_17_out,
    SR,
    E,
    mm2s_scndry_resetn);
  output \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ;
  output [1:0]Q;
  output mm2s_all_idle;
  input p_0_in__0;
  input write_cmnd_cmb;
  input m_axi_sg_aclk;
  input mm2s_ns0__2;
  input \FSM_sequential_mm2s_cs_reg[0]_0 ;
  input p_54_out;
  input p_60_out;
  input [0:0]mm2s_dmacr;
  input p_16_out;
  input mm2s_stop_i;
  input \FSM_sequential_mm2s_cs_reg[0]_1 ;
  input p_17_out;
  input [0:0]SR;
  input [0:0]E;
  input mm2s_scndry_resetn;

  wire [0:0]E;
  wire \FSM_sequential_mm2s_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_mm2s_cs_reg[0]_0 ;
  wire \FSM_sequential_mm2s_cs_reg[0]_1 ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ;
  wire [1:0]Q;
  wire \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[3]_i_3_n_0 ;
  wire [0:0]SR;
  wire [3:0]cmnds_queued_shift;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire [1:0]mm2s_ns;
  wire mm2s_ns0__2;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire p_0_in__0;
  wire p_16_out;
  wire p_17_out;
  wire p_54_out;
  wire p_60_out;
  wire write_cmnd_cmb;

  LUT6 #(
    .INIT(64'h00000E000000FFFF)) 
    \FSM_sequential_mm2s_cs[0]_i_1 
       (.I0(mm2s_dmacr),
        .I1(p_16_out),
        .I2(mm2s_stop_i),
        .I3(\FSM_sequential_mm2s_cs_reg[0]_1 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mm2s_ns[0]));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \FSM_sequential_mm2s_cs[1]_i_2 
       (.I0(Q[1]),
        .I1(mm2s_ns0__2),
        .I2(Q[0]),
        .I3(\FSM_sequential_mm2s_cs_reg[0]_0 ),
        .O(\FSM_sequential_mm2s_cs[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_mm2s_cs[1]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_mm2s_cs_reg[0]_0 ),
        .O(mm2s_ns[1]));
  (* FSM_ENCODED_STATES = "fetch_descriptor:01,iSTATE:10,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_mm2s_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\FSM_sequential_mm2s_cs[1]_i_2_n_0 ),
        .D(mm2s_ns[0]),
        .Q(Q[0]),
        .R(p_0_in__0));
  (* FSM_ENCODED_STATES = "fetch_descriptor:01,iSTATE:10,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_mm2s_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\FSM_sequential_mm2s_cs[1]_i_2_n_0 ),
        .D(mm2s_ns[1]),
        .Q(Q[1]),
        .R(p_0_in__0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2 
       (.I0(Q[1]),
        .I1(cmnds_queued_shift[0]),
        .I2(Q[0]),
        .I3(p_54_out),
        .I4(p_60_out),
        .I5(mm2s_ns0__2),
        .O(mm2s_all_idle));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ),
        .R(p_0_in__0));
  LUT6 #(
    .INIT(64'h00000000BE8E0000)) 
    \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ),
        .I2(p_17_out),
        .I3(cmnds_queued_shift[1]),
        .I4(mm2s_scndry_resetn),
        .I5(mm2s_stop_i),
        .O(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \QUEUE_COUNT.cmnds_queued_shift[1]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ),
        .I2(p_17_out),
        .I3(cmnds_queued_shift[2]),
        .O(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \QUEUE_COUNT.cmnds_queued_shift[2]_i_1 
       (.I0(cmnds_queued_shift[1]),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ),
        .I2(p_17_out),
        .I3(cmnds_queued_shift[3]),
        .O(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_3 
       (.I0(p_17_out),
        .I1(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ),
        .I2(cmnds_queued_shift[2]),
        .O(\QUEUE_COUNT.cmnds_queued_shift[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ),
        .Q(cmnds_queued_shift[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0 ),
        .Q(cmnds_queued_shift[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0 ),
        .Q(cmnds_queued_shift[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\QUEUE_COUNT.cmnds_queued_shift[3]_i_3_n_0 ),
        .Q(cmnds_queued_shift[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_dma_mm2s_sts_mngr" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_mm2s_sts_mngr
   (mm2s_halted_set_reg_0,
    mm2s_halted_clr_reg_0,
    p_0_in__0,
    mm2s_dmacr,
    m_axi_sg_aclk,
    mm2s_halted_set0,
    mm2s_all_idle,
    m_axi_sg_aresetn,
    idle_reg,
    halted_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn);
  output mm2s_halted_set_reg_0;
  output mm2s_halted_clr_reg_0;
  input p_0_in__0;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input mm2s_halted_set0;
  input mm2s_all_idle;
  input m_axi_sg_aresetn;
  input idle_reg;
  input halted_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;

  wire all_is_idle_d1;
  wire halted_reg;
  wire idle_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halted_clr;
  wire mm2s_halted_clr_reg_0;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire mm2s_halted_set_reg_0;
  wire mm2s_scndry_resetn;
  wire p_0_in__0;
  wire s2mm_scndry_resetn;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_is_idle_d1),
        .R(p_0_in__0));
  LUT5 #(
    .INIT(32'hF4F4F4FF)) 
    halted_i_1
       (.I0(mm2s_halted_clr),
        .I1(halted_reg),
        .I2(mm2s_halted_set),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .O(mm2s_halted_clr_reg_0));
  LUT6 #(
    .INIT(64'h4040444400004000)) 
    idle_i_1
       (.I0(mm2s_halted_set),
        .I1(m_axi_sg_aresetn),
        .I2(mm2s_all_idle),
        .I3(mm2s_dmacr),
        .I4(all_is_idle_d1),
        .I5(idle_reg),
        .O(mm2s_halted_set_reg_0));
  FDRE mm2s_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(p_0_in__0));
  FDRE mm2s_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_halted_set0),
        .Q(mm2s_halted_set),
        .R(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reg_module" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_reg_module
   (s_axi_lite_arready,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    mm2s_irqthresh_wren,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    s2mm_irqthresh_wren,
    \dmacr_i_reg[28] ,
    \dmacr_i_reg[28]_0 ,
    s_axi_lite_bvalid,
    halted_reg,
    idle_reg,
    halted_reg_0,
    idle_reg_0,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ,
    soft_reset_re0,
    scndry_out,
    s_axi_lite_wready,
    scndry_vect_out,
    sg_updt_error_reg,
    soft_reset,
    mm2s_curdesc,
    Q,
    \dmacr_i_reg[13] ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ,
    s2mm_curdesc,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ,
    \dmacr_i_reg[0] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    p_4_out__2,
    irqdelay_wren_reg,
    p_0_out__2,
    \dmacr_i_reg[16] ,
    p_4_in__0,
    p_15_out,
    irqthresh_wren_reg,
    p_11_out__1,
    p_8_out,
    \dmacr_i_reg[16]_0 ,
    irqthresh_wren_reg_0,
    p_9_out__1,
    S,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27] ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ,
    mm2s_halted_set0,
    mm2s_desc_flush,
    mm2s_cmd_wdata,
    s2mm_halted_set0,
    \dmacr_i_reg[3] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    irqdelay_wren_reg_0,
    mm2s_introut,
    s2mm_introut,
    s_axi_lite_rdata,
    rdy,
    rdy_to2,
    s_axi_lite_aclk,
    p_0_in,
    s_axi_lite_arvalid,
    SR,
    m_axi_sg_aclk,
    \dmacr_i_reg[31] ,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    dma_interr_reg_2,
    dma_slverr_reg_2,
    dma_decerr_reg_2,
    sg_interr_reg_2,
    sg_slverr_reg_2,
    sg_decerr_reg_2,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    sg_ftch_error0,
    sg_ftch_error0_0,
    halted_reg_1,
    idle_reg_1,
    halted_reg_2,
    idle_reg_2,
    soft_reset_d1,
    out,
    s_axi_lite_bready,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ,
    introut_reg,
    introut_reg_0,
    m_axi_sg_aresetn,
    mm2s_stop,
    s2mm_stop,
    p_52_out,
    p_51_out,
    p_50_out,
    p_37_out,
    p_26_out,
    p_25_out,
    p_24_out,
    p_13_out,
    p_6_out,
    p_10_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 ,
    s_axi_lite_rready,
    queue_sinit2,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    ch2_nxtdesc_wren,
    CO,
    ch1_delay_cnt_en,
    axi_dma_tstvec,
    p_45_out,
    ch2_delay_cnt_en,
    p_19_out,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ,
    p_1_out_carry__1,
    p_0_out_carry__1,
    mm2s_halt_cmplt,
    mm2s_stop_i,
    mm2s_all_idle,
    p_16_out,
    s2mm_halt_cmplt,
    s2mm_stop_i2_out,
    s2mm_all_idle,
    \GEN_ASYNC_WRITE.ip_addr_cap_reg ,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    soft_reset_clr,
    p_46_out,
    D,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] ,
    p_20_out);
  output s_axi_lite_arready;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output mm2s_irqthresh_wren;
  output tailpntr_updated_d2;
  output tailpntr_updated_d1;
  output s2mm_irqthresh_wren;
  output [12:0]\dmacr_i_reg[28] ;
  output [12:0]\dmacr_i_reg[28]_0 ;
  output s_axi_lite_bvalid;
  output halted_reg;
  output idle_reg;
  output halted_reg_0;
  output idle_reg_0;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  output soft_reset_re0;
  output scndry_out;
  output s_axi_lite_wready;
  output [31:0]scndry_vect_out;
  output sg_updt_error_reg;
  output soft_reset;
  output [57:0]mm2s_curdesc;
  output [0:0]Q;
  output [0:0]\dmacr_i_reg[13] ;
  output [0:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ;
  output [57:0]s2mm_curdesc;
  output [0:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ;
  output \dmacr_i_reg[0] ;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output p_4_out__2;
  output [0:0]irqdelay_wren_reg;
  output p_0_out__2;
  output [0:0]\dmacr_i_reg[16] ;
  output p_4_in__0;
  output p_15_out;
  output [0:0]irqthresh_wren_reg;
  output p_11_out__1;
  output p_8_out;
  output [0:0]\dmacr_i_reg[16]_0 ;
  output [0:0]irqthresh_wren_reg_0;
  output p_9_out__1;
  output [7:0]S;
  output [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ;
  output [2:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ;
  output [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27] ;
  output [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ;
  output [2:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ;
  output mm2s_halted_set0;
  output mm2s_desc_flush;
  output [0:0]mm2s_cmd_wdata;
  output s2mm_halted_set0;
  output \dmacr_i_reg[3] ;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  output [0:0]irqdelay_wren_reg_0;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]s_axi_lite_rdata;
  output rdy;
  input rdy_to2;
  input s_axi_lite_aclk;
  input p_0_in;
  input s_axi_lite_arvalid;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input [0:0]\dmacr_i_reg[31] ;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input sg_interr_reg_1;
  input sg_slverr_reg_1;
  input sg_decerr_reg_1;
  input dma_interr_reg_2;
  input dma_slverr_reg_2;
  input dma_decerr_reg_2;
  input sg_interr_reg_2;
  input sg_slverr_reg_2;
  input sg_decerr_reg_2;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input sg_ftch_error0;
  input sg_ftch_error0_0;
  input halted_reg_1;
  input idle_reg_1;
  input halted_reg_2;
  input idle_reg_2;
  input soft_reset_d1;
  input out;
  input s_axi_lite_bready;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  input introut_reg;
  input introut_reg_0;
  input m_axi_sg_aresetn;
  input mm2s_stop;
  input s2mm_stop;
  input p_52_out;
  input p_51_out;
  input p_50_out;
  input p_37_out;
  input p_26_out;
  input p_25_out;
  input p_24_out;
  input [57:0]p_13_out;
  input [57:0]p_6_out;
  input p_10_out;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 ;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 ;
  input s_axi_lite_rready;
  input queue_sinit2;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  input ch2_nxtdesc_wren;
  input [0:0]CO;
  input ch1_delay_cnt_en;
  input [3:0]axi_dma_tstvec;
  input p_45_out;
  input ch2_delay_cnt_en;
  input p_19_out;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  input [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ;
  input \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  input [56:0]p_1_out_carry__1;
  input [56:0]p_0_out_carry__1;
  input mm2s_halt_cmplt;
  input mm2s_stop_i;
  input mm2s_all_idle;
  input p_16_out;
  input s2mm_halt_cmplt;
  input s2mm_stop_i2_out;
  input s2mm_all_idle;
  input \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  input [4:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [9:0]s_axi_lite_araddr;
  input s2mm_soft_reset_done;
  input mm2s_soft_reset_done;
  input soft_reset_clr;
  input p_46_out;
  input [25:0]D;
  input [31:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] ;
  input p_20_out;

  wire [0:0]CO;
  wire [25:0]D;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_17 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_18 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_51 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_56 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_57 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_58 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_59 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_9 ;
  wire [31:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] ;
  wire [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27] ;
  wire [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ;
  wire [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_100 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_101 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_102 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_103 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_104 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_39 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_93 ;
  wire \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_94 ;
  wire [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire [0:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [5:2]axi2ip_rdaddr_i;
  wire [3:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire ch2_delay_cnt_en;
  wire ch2_nxtdesc_wren;
  wire [31:6]data11;
  wire [31:6]data4;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_decerr_reg_2;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_interr_reg_2;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire dma_slverr_reg_2;
  wire \dmacr_i_reg[0] ;
  wire [0:0]\dmacr_i_reg[13] ;
  wire [0:0]\dmacr_i_reg[16] ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire [12:0]\dmacr_i_reg[28] ;
  wire [12:0]\dmacr_i_reg[28]_0 ;
  wire [0:0]\dmacr_i_reg[31] ;
  wire \dmacr_i_reg[3] ;
  wire halted_reg;
  wire halted_reg_0;
  wire halted_reg_1;
  wire halted_reg_2;
  wire idle_reg;
  wire idle_reg_0;
  wire idle_reg_1;
  wire idle_reg_2;
  wire introut_reg;
  wire introut_reg_0;
  wire [0:0]irqdelay_wren_reg;
  wire [0:0]irqdelay_wren_reg_0;
  wire irqthresh_wren0;
  wire [0:0]irqthresh_wren_reg;
  wire [0:0]irqthresh_wren_reg_0;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire [0:0]mm2s_cmd_wdata;
  wire [57:0]mm2s_curdesc;
  wire mm2s_desc_flush;
  wire [31:3]mm2s_dmacr;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_introut;
  wire mm2s_irqthresh_wren;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [62:32]mm2s_taildesc;
  wire out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_0_out__2;
  wire [56:0]p_0_out_carry__1;
  wire p_10_out;
  wire p_11_out__1;
  wire [57:0]p_13_out;
  wire p_14_out;
  wire p_15_out;
  wire p_16_out;
  wire p_19_out;
  wire p_1_in;
  wire [56:0]p_1_out_carry__1;
  wire p_20_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_2_in;
  wire [17:0]p_2_out;
  wire p_37_out;
  wire p_45_out;
  wire p_46_out;
  wire p_4_in__0;
  wire p_4_out__2;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire [57:0]p_6_out;
  wire p_74_out;
  wire p_75_out;
  wire p_8_out;
  wire p_9_out__1;
  wire queue_sinit2;
  wire rdy;
  wire rdy_to2;
  wire s2mm_all_idle;
  wire [57:0]s2mm_curdesc;
  wire [31:3]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_introut;
  wire s2mm_irqthresh_wren;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire [62:32]s2mm_taildesc;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire [31:0]scndry_vect_out;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_decerr_reg_2;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_interr_reg_2;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_slverr_reg_2;
  wire sg_updt_error_reg;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  (* async_reg = "true" *) wire strm_valid_int2;
  (* async_reg = "true" *) wire strm_valid_int_cdc_to;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  design_1_axi_ethernet_0_dma_0_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.E(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_9 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_58 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_59 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_3_0 (halted_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_2_0 (sg_decerr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_3_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_3_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ,Q,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_3_1 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_4_0 (idle_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_0 ({\dmacr_i_reg[28] [8:2],mm2s_dmacr[16]}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3_1 (\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_0 (\dmacr_i_reg[28]_0 [12:1]),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_0 ({\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ,mm2s_taildesc[62:47],mm2s_taildesc[43:32]}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_1 ({data4[31:15],data4[11:6]}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_2 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_0 ({mm2s_dmacr[31:29],\dmacr_i_reg[28] [12:11],mm2s_dmacr[26],\dmacr_i_reg[28] [10:9]}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_4_0 (dma_interr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_2_0 (dma_slverr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_0 (dma_decerr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_2_0 (sg_interr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_2_0 (sg_slverr_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_100 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_101 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_94 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_93 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 (idle_reg_0),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0 ({\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ,s2mm_taildesc}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1 (data11),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]_0 (mm2s_dmacr[3]),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_39 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 (dma_slverr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_104 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_103 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_102 ),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_56 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0]_1 (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_57 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[17]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_51 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0 (p_1_in),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0 (p_2_in),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_17 ),
        .\GEN_ASYNC_WRITE.ip_addr_cap_reg_0 (\GEN_ASYNC_WRITE.ip_addr_cap_reg ),
        .\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg (\dmacr_i_reg[28] [0]),
        .Q({axi2ip_rdaddr_i[5],axi2ip_rdaddr_i[3:2]}),
        .SR(SR),
        .\dmacr_i_reg[0] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_18 ),
        .\dmacr_i_reg[0]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[28]_0 [0]),
        .\dmacr_i_reg[16] (introut_reg),
        .\dmacr_i_reg[16]_0 (introut_reg_0),
        .\dmacr_i_reg[2] (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ),
        .\dmacr_i_reg[2]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ),
        .irqthresh_wren0(irqthresh_wren0),
        .irqthresh_wren_reg(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_curdesc({mm2s_curdesc[57:37],mm2s_curdesc[33],mm2s_curdesc[31],mm2s_curdesc[29:27],mm2s_curdesc[25:5],mm2s_curdesc[1]}),
        .mm2s_soft_reset_done(mm2s_soft_reset_done),
        .out(out),
        .p_0_in(p_0_in),
        .p_0_in1_in(p_0_in1_in),
        .p_2_out({p_2_out[17],p_2_out[15:14],p_2_out[12],p_2_out[3:2],p_2_out[0]}),
        .rdy(rdy),
        .rdy_to2(rdy_to2),
        .s2mm_curdesc({s2mm_curdesc[57:41],s2mm_curdesc[37:9],s2mm_curdesc[5:0]}),
        .s2mm_dmacr({s2mm_dmacr[31:29],s2mm_dmacr[26],s2mm_dmacr[16],s2mm_dmacr[3]}),
        .s2mm_soft_reset_done(s2mm_soft_reset_done),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(scndry_out),
        .scndry_vect_out(scndry_vect_out));
  design_1_axi_ethernet_0_dma_0_cdc_sync_36 \GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE 
       (.mm2s_introut(mm2s_introut),
        .prmry_in(p_14_out),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  design_1_axi_ethernet_0_dma_0_axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.D(scndry_vect_out),
        .E(p_1_in),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] ({axi2ip_rdaddr_i[5],axi2ip_rdaddr_i[3:2]}),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_100 ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 (\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_39 ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 (\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 (\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ({\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ,mm2s_taildesc}),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 (p_2_in),
        .\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_17 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 (D),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 (data4),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ({\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [7:5],\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [2]}),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_3 [0]),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 (\dmacr_i_reg[28]_0 [1]),
        .Q({\dmacr_i_reg[28] [8:2],mm2s_dmacr[16]}),
        .S(S),
        .SR(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_56 ),
        .axi_dma_tstvec({axi_dma_tstvec[2],axi_dma_tstvec[0]}),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .dly_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36 ),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_104 ),
        .dma_decerr_reg_2(dma_decerr_reg_1),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_1),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_1),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[28] [0]),
        .\dmacr_i_reg[14]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33 ,Q,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35 }),
        .\dmacr_i_reg[16]_0 (\dmacr_i_reg[16] ),
        .\dmacr_i_reg[2]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ),
        .\dmacr_i_reg[2]_1 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14 ),
        .\dmacr_i_reg[2]_2 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_58 ),
        .\dmacr_i_reg[31]_0 ({mm2s_dmacr[31:29],\dmacr_i_reg[28] [12:11],mm2s_dmacr[26],\dmacr_i_reg[28] [10:9]}),
        .\dmacr_i_reg[31]_1 (\dmacr_i_reg[31] ),
        .\dmacr_i_reg[4]_0 ({\dmacr_i_reg[28] [1],mm2s_dmacr[3]}),
        .err_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37 ),
        .halted_reg_0(halted_reg),
        .halted_reg_1(halted_reg_1),
        .idle_reg_0(idle_reg),
        .idle_reg_1(idle_reg_1),
        .introut_reg_0(introut_reg),
        .introut_reg_1(introut_reg_0),
        .ioc_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38 ),
        .irqthresh_wren_reg_0(mm2s_irqthresh_wren),
        .irqthresh_wren_reg_1(irqthresh_wren_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_curdesc(mm2s_curdesc),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_stop(mm2s_stop),
        .mm2s_stop_i(mm2s_stop_i),
        .p_0_in1_in(p_0_in1_in),
        .p_11_out__1(p_11_out__1),
        .p_15_out(p_15_out),
        .p_16_out(p_16_out),
        .p_1_out_carry__1(p_1_out_carry__1),
        .p_2_out({p_2_out[3:2],p_2_out[0]}),
        .p_37_out(p_37_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_4_in__0(p_4_in__0),
        .p_4_out__2(p_4_out__2),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_75_out(p_75_out),
        .prmry_in(p_14_out),
        .sg_decerr_reg_0(sg_decerr_reg),
        .sg_decerr_reg_1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_101 ),
        .sg_decerr_reg_2(sg_decerr_reg_1),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_interr_reg_0(sg_interr_reg),
        .sg_interr_reg_1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_103 ),
        .sg_interr_reg_2(sg_interr_reg_1),
        .sg_slverr_reg_0(sg_slverr_reg),
        .sg_slverr_reg_1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_102 ),
        .sg_slverr_reg_2(sg_slverr_reg_1),
        .sg_updt_error_reg_0(sg_updt_error_reg),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1_reg(\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2));
  design_1_axi_ethernet_0_dma_0_cdc_sync_37 \GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE 
       (.prmry_in(p_74_out),
        .s2mm_introut(s2mm_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  design_1_axi_ethernet_0_dma_0_axi_dma_register_s2mm \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER 
       (.CO(CO),
        .E(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_9 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_0 (mm2s_taildesc[46:44]),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_1 (data4[14:12]),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ({axi2ip_rdaddr_i[5],axi2ip_rdaddr_i[3:2]}),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 (\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27] ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 (\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 (\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ({\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] ,s2mm_taildesc}),
        .\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_51 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_94 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_93 ),
        .\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34 ),
        .\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 (data11),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ({\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [7:5],\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [2]}),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 (\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2 [0]),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .Q(\dmacr_i_reg[13] ),
        .SR(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_57 ),
        .axi_dma_tstvec({axi_dma_tstvec[3],axi_dma_tstvec[1]}),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_nxtdesc_wren(ch2_nxtdesc_wren),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_decerr_reg_1(dma_decerr_reg_2),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_interr_reg_1(dma_interr_reg_2),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .dma_slverr_reg_1(dma_slverr_reg_2),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[28]_0 [0]),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_2 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_18 ),
        .\dmacr_i_reg[16]_0 (\dmacr_i_reg[16]_0 ),
        .\dmacr_i_reg[23]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_14 ),
        .\dmacr_i_reg[28]_0 (\dmacr_i_reg[28]_0 [12:1]),
        .\dmacr_i_reg[2]_0 (\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_12 ),
        .\dmacr_i_reg[2]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_59 ),
        .\dmacr_i_reg[31]_0 (\dmacr_i_reg[31] ),
        .\dmacr_i_reg[3]_0 (\dmacr_i_reg[3] ),
        .halted_reg_0(halted_reg_0),
        .halted_reg_1(halted_reg_2),
        .idle_reg_0(idle_reg_0),
        .idle_reg_1(idle_reg_2),
        .introut_reg_0(introut_reg),
        .introut_reg_1(introut_reg_0),
        .ioc_irq_reg_0(\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_10 ),
        .irqdelay_wren_reg_0(irqdelay_wren_reg),
        .irqdelay_wren_reg_1(irqdelay_wren_reg_0),
        .irqthresh_wren0(irqthresh_wren0),
        .irqthresh_wren_reg_0(s2mm_irqthresh_wren),
        .irqthresh_wren_reg_1(irqthresh_wren_reg_0),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_0_out__2(p_0_out__2),
        .p_0_out_carry__1(p_0_out_carry__1),
        .p_10_out(p_10_out),
        .p_13_out(p_13_out),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_2_out({p_2_out[17],p_2_out[15:14],p_2_out[12]}),
        .p_6_out(p_6_out),
        .p_75_out(p_75_out),
        .p_8_out(p_8_out),
        .p_9_out__1(p_9_out__1),
        .prmry_in(p_74_out),
        .queue_sinit2(queue_sinit2),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_curdesc(s2mm_curdesc),
        .s2mm_dmacr({s2mm_dmacr[31:29],s2mm_dmacr[26],s2mm_dmacr[16],s2mm_dmacr[3]}),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .scndry_vect_out(scndry_vect_out),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_decerr_reg_1(sg_decerr_reg_2),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_interr_reg_1(sg_interr_reg_2),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sg_slverr_reg_1(sg_slverr_reg_2),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0),
        .soft_reset_re_reg(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(strm_valid_int2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(strm_valid_int_cdc_to));
endmodule

(* ORIG_REF_NAME = "axi_dma_register" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_register
   (dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    irqthresh_wren_reg_0,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    \dmacr_i_reg[0]_0 ,
    halted_reg_0,
    idle_reg_0,
    prmry_in,
    \dmacr_i_reg[2]_0 ,
    \dmacr_i_reg[2]_1 ,
    Q,
    \dmacr_i_reg[31]_0 ,
    sg_updt_error_reg_0,
    soft_reset,
    \dmacr_i_reg[14]_0 ,
    dly_irq_reg_0,
    err_irq_reg_0,
    ioc_irq_reg_0,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 ,
    mm2s_curdesc,
    \dmacr_i_reg[4]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]_0 ,
    sg_decerr_reg_1,
    sg_slverr_reg_1,
    sg_interr_reg_1,
    dma_decerr_reg_1,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    p_4_out__2,
    \dmacr_i_reg[16]_0 ,
    p_4_in__0,
    p_15_out,
    irqthresh_wren_reg_1,
    p_11_out__1,
    S,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ,
    mm2s_halted_set0,
    mm2s_desc_flush,
    mm2s_cmd_wdata,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ,
    \dmacr_i_reg[31]_1 ,
    dma_interr_reg_1,
    m_axi_sg_aclk,
    dma_slverr_reg_1,
    dma_decerr_reg_2,
    sg_interr_reg_2,
    sg_slverr_reg_2,
    sg_decerr_reg_2,
    sg_ftch_error0,
    halted_reg_1,
    idle_reg_1,
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 ,
    soft_reset_clr,
    \dmacr_i_reg[2]_2 ,
    p_2_out,
    D,
    m_axi_sg_aresetn,
    mm2s_stop,
    introut_reg_0,
    introut_reg_1,
    soft_reset_d1_reg,
    p_75_out,
    p_52_out,
    p_51_out,
    p_50_out,
    p_37_out,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] ,
    ch1_delay_cnt_en,
    axi_dma_tstvec,
    p_45_out,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ,
    p_1_out_carry__1,
    mm2s_halt_cmplt,
    mm2s_stop_i,
    mm2s_all_idle,
    p_16_out,
    SR,
    p_0_in1_in,
    p_46_out,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 ,
    E,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 );
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output irqthresh_wren_reg_0;
  output tailpntr_updated_d2;
  output tailpntr_updated_d1;
  output \dmacr_i_reg[0]_0 ;
  output halted_reg_0;
  output idle_reg_0;
  output prmry_in;
  output \dmacr_i_reg[2]_0 ;
  output \dmacr_i_reg[2]_1 ;
  output [7:0]Q;
  output [7:0]\dmacr_i_reg[31]_0 ;
  output sg_updt_error_reg_0;
  output soft_reset;
  output [2:0]\dmacr_i_reg[14]_0 ;
  output dly_irq_reg_0;
  output err_irq_reg_0;
  output ioc_irq_reg_0;
  output \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 ;
  output [57:0]mm2s_curdesc;
  output [1:0]\dmacr_i_reg[4]_0 ;
  output \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]_0 ;
  output sg_decerr_reg_1;
  output sg_slverr_reg_1;
  output sg_interr_reg_1;
  output dma_decerr_reg_1;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output p_4_out__2;
  output [0:0]\dmacr_i_reg[16]_0 ;
  output p_4_in__0;
  output p_15_out;
  output [0:0]irqthresh_wren_reg_1;
  output p_11_out__1;
  output [7:0]S;
  output [31:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ;
  output [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ;
  output [2:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ;
  output mm2s_halted_set0;
  output mm2s_desc_flush;
  output [0:0]mm2s_cmd_wdata;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  output [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  input [0:0]\dmacr_i_reg[31]_1 ;
  input dma_interr_reg_1;
  input m_axi_sg_aclk;
  input dma_slverr_reg_1;
  input dma_decerr_reg_2;
  input sg_interr_reg_2;
  input sg_slverr_reg_2;
  input sg_decerr_reg_2;
  input sg_ftch_error0;
  input halted_reg_1;
  input idle_reg_1;
  input \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 ;
  input soft_reset_clr;
  input \dmacr_i_reg[2]_2 ;
  input [2:0]p_2_out;
  input [31:0]D;
  input m_axi_sg_aresetn;
  input mm2s_stop;
  input introut_reg_0;
  input introut_reg_1;
  input soft_reset_d1_reg;
  input p_75_out;
  input p_52_out;
  input p_51_out;
  input p_50_out;
  input p_37_out;
  input [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] ;
  input ch1_delay_cnt_en;
  input [1:0]axi_dma_tstvec;
  input p_45_out;
  input \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  input [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  input [3:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  input [56:0]p_1_out_carry__1;
  input mm2s_halt_cmplt;
  input mm2s_stop_i;
  input mm2s_all_idle;
  input p_16_out;
  input [0:0]SR;
  input p_0_in1_in;
  input p_46_out;
  input [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  input [31:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 ;
  input [0:0]E;
  input [0:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]_0 ;
  wire [31:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 ;
  wire [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ;
  wire [31:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ;
  wire [0:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1_n_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ;
  wire [3:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ;
  wire [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire [0:0]\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [1:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire dly_irq_i_1_n_0;
  wire dly_irq_reg_0;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_decerr_reg_2;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[0]_i_1_n_0 ;
  wire \dmacr_i_reg[0]_0 ;
  wire [2:0]\dmacr_i_reg[14]_0 ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[2]_2 ;
  wire [7:0]\dmacr_i_reg[31]_0 ;
  wire [0:0]\dmacr_i_reg[31]_1 ;
  wire [1:0]\dmacr_i_reg[4]_0 ;
  wire err_irq_i_1_n_0;
  wire err_irq_i_2_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire error_pointer_set;
  wire halted_reg_0;
  wire halted_reg_1;
  wire idle_reg_0;
  wire idle_reg_1;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire introut_reg_0;
  wire introut_reg_1;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2_n_0;
  wire irqdelay_wren_i_3_n_0;
  wire irqdelay_wren_i_4_n_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2_n_0;
  wire irqthresh_wren_i_3_n_0;
  wire irqthresh_wren_i_4_n_0;
  wire irqthresh_wren_reg_0;
  wire [0:0]irqthresh_wren_reg_1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_all_idle;
  wire [0:0]mm2s_cmd_wdata;
  wire [57:0]mm2s_curdesc;
  wire mm2s_desc_flush;
  wire mm2s_halt_cmplt;
  wire mm2s_halted_set0;
  wire mm2s_irqdelay_wren;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire [31:6]mm2s_taildesc;
  wire p_0_in1_in;
  wire p_11_out__1;
  wire p_15_out;
  wire p_15_out_0;
  wire p_16_out;
  wire [56:0]p_1_out_carry__1;
  wire [2:0]p_2_out;
  wire p_37_out;
  wire p_45_out;
  wire p_46_out;
  wire p_4_in__0;
  wire p_4_out__2;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_75_out;
  wire prmry_in;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_decerr_reg_2;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_interr_reg_2;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_slverr_reg_2;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire sg_updt_error_reg_0;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1_reg;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  LUT6 #(
    .INIT(64'h1C1CFCFF1F1FFCFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2 
       (.I0(mm2s_curdesc[26]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [2]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [1]),
        .I3(\dmacr_i_reg[0]_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [0]),
        .I5(halted_reg_0),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF1FDF3F3F1FDFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_3 
       (.I0(sg_decerr_reg_0),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [2]),
        .I3(mm2s_curdesc[36]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [0]),
        .I5(mm2s_curdesc[4]),
        .O(sg_decerr_reg_1));
  LUT6 #(
    .INIT(64'hF4F4FCFFF7F7FCFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_3 
       (.I0(mm2s_curdesc[30]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [2]),
        .I3(\dmacr_i_reg[4]_0 [1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [0]),
        .I5(dma_interr_reg_0),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hF1FDF3F3F1FDFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_4 
       (.I0(dma_decerr_reg_0),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [2]),
        .I3(mm2s_curdesc[32]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [0]),
        .I5(mm2s_curdesc[0]),
        .O(dma_decerr_reg_1));
  LUT6 #(
    .INIT(64'hF1F1F3FFFDFDF3FF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_3 
       (.I0(sg_interr_reg_0),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [2]),
        .I3(mm2s_curdesc[2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [0]),
        .I5(mm2s_curdesc[34]),
        .O(sg_interr_reg_1));
  LUT6 #(
    .INIT(64'hF1F1F3FFFDFDF3FF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_3 
       (.I0(sg_slverr_reg_0),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [2]),
        .I3(mm2s_curdesc[3]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] [0]),
        .I5(mm2s_curdesc[35]),
        .O(sg_slverr_reg_1));
  LUT6 #(
    .INIT(64'h5555555555555540)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1 
       (.I0(error_pointer_set),
        .I1(halted_reg_0),
        .I2(p_2_out[2]),
        .I3(sg_ftch_error),
        .I4(sg_updt_error),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [0]),
        .Q(mm2s_curdesc[26]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [10]),
        .Q(mm2s_curdesc[36]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [11]),
        .Q(mm2s_curdesc[37]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [12]),
        .Q(mm2s_curdesc[38]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [13]),
        .Q(mm2s_curdesc[39]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [14]),
        .Q(mm2s_curdesc[40]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [15]),
        .Q(mm2s_curdesc[41]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [16]),
        .Q(mm2s_curdesc[42]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [17]),
        .Q(mm2s_curdesc[43]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [18]),
        .Q(mm2s_curdesc[44]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [19]),
        .Q(mm2s_curdesc[45]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [1]),
        .Q(mm2s_curdesc[27]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [20]),
        .Q(mm2s_curdesc[46]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [21]),
        .Q(mm2s_curdesc[47]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [22]),
        .Q(mm2s_curdesc[48]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [23]),
        .Q(mm2s_curdesc[49]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [24]),
        .Q(mm2s_curdesc[50]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [25]),
        .Q(mm2s_curdesc[51]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [26]),
        .Q(mm2s_curdesc[52]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [27]),
        .Q(mm2s_curdesc[53]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [28]),
        .Q(mm2s_curdesc[54]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [29]),
        .Q(mm2s_curdesc[55]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [2]),
        .Q(mm2s_curdesc[28]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [30]),
        .Q(mm2s_curdesc[56]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [31]),
        .Q(mm2s_curdesc[57]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [3]),
        .Q(mm2s_curdesc[29]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [4]),
        .Q(mm2s_curdesc[30]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [5]),
        .Q(mm2s_curdesc[31]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [6]),
        .Q(mm2s_curdesc[32]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [7]),
        .Q(mm2s_curdesc[33]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [8]),
        .Q(mm2s_curdesc[34]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31]_0 [9]),
        .Q(mm2s_curdesc[35]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [4]),
        .Q(mm2s_taildesc[10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [5]),
        .Q(mm2s_taildesc[11]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [6]),
        .Q(mm2s_taildesc[12]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [7]),
        .Q(mm2s_taildesc[13]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [8]),
        .Q(mm2s_taildesc[14]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [9]),
        .Q(mm2s_taildesc[15]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [10]),
        .Q(mm2s_taildesc[16]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [11]),
        .Q(mm2s_taildesc[17]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [12]),
        .Q(mm2s_taildesc[18]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [13]),
        .Q(mm2s_taildesc[19]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [14]),
        .Q(mm2s_taildesc[20]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [15]),
        .Q(mm2s_taildesc[21]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [16]),
        .Q(mm2s_taildesc[22]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [17]),
        .Q(mm2s_taildesc[23]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [18]),
        .Q(mm2s_taildesc[24]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [19]),
        .Q(mm2s_taildesc[25]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [20]),
        .Q(mm2s_taildesc[26]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [21]),
        .Q(mm2s_taildesc[27]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [22]),
        .Q(mm2s_taildesc[28]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [23]),
        .Q(mm2s_taildesc[29]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [24]),
        .Q(mm2s_taildesc[30]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [25]),
        .Q(mm2s_taildesc[31]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [0]),
        .Q(mm2s_taildesc[6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [1]),
        .Q(mm2s_taildesc[7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [2]),
        .Q(mm2s_taildesc[8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [3]),
        .Q(mm2s_taildesc[9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[0]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[10]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[11]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [11]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[12]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [12]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[13]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [13]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[14]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [14]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[15]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [15]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[16]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [16]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[17]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [17]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[18]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [18]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[19]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [19]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[1]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[20]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [20]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[21]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [21]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[22]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [22]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[23]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [23]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[24]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [24]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[25]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [25]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[26]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [26]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[27]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [27]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[28]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [28]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[29]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [29]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[2]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[30]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [30]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[31]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [31]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[3]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[4]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[5]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[6]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[7]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[8]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_1 ),
        .D(D[9]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 ),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h5555555555555540)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1 
       (.I0(error_pointer_set),
        .I1(halted_reg_0),
        .I2(p_2_out[1]),
        .I3(sg_ftch_error),
        .I4(sg_updt_error),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(p_37_out),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(sg_updt_error_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [4]),
        .Q(mm2s_curdesc[4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [5]),
        .Q(mm2s_curdesc[5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [6]),
        .Q(mm2s_curdesc[6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [7]),
        .Q(mm2s_curdesc[7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [8]),
        .Q(mm2s_curdesc[8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [9]),
        .Q(mm2s_curdesc[9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [10]),
        .Q(mm2s_curdesc[10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [11]),
        .Q(mm2s_curdesc[11]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [12]),
        .Q(mm2s_curdesc[12]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [13]),
        .Q(mm2s_curdesc[13]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [14]),
        .Q(mm2s_curdesc[14]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [15]),
        .Q(mm2s_curdesc[15]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [16]),
        .Q(mm2s_curdesc[16]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [17]),
        .Q(mm2s_curdesc[17]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [18]),
        .Q(mm2s_curdesc[18]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [19]),
        .Q(mm2s_curdesc[19]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [20]),
        .Q(mm2s_curdesc[20]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [21]),
        .Q(mm2s_curdesc[21]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [22]),
        .Q(mm2s_curdesc[22]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [23]),
        .Q(mm2s_curdesc[23]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [24]),
        .Q(mm2s_curdesc[24]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [25]),
        .Q(mm2s_curdesc[25]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [0]),
        .Q(mm2s_curdesc[0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [1]),
        .Q(mm2s_curdesc[1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [2]),
        .Q(mm2s_curdesc[2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0 [3]),
        .Q(mm2s_curdesc[3]),
        .R(\dmacr_i_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1 
       (.I0(sg_ftch_error),
        .I1(sg_updt_error),
        .O(\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1_n_0 ),
        .Q(error_pointer_set),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [8]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [9]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [10]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [11]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [12]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [13]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [14]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [15]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [16]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [17]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [18]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [19]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [20]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [21]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [22]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [23]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [24]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [25]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(axi_dma_tstvec[0]),
        .I2(p_4_out__2),
        .I3(mm2s_irqdelay_wren),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(p_45_out),
        .I1(dly_irq_reg_0),
        .I2(\dmacr_i_reg[0]_0 ),
        .I3(introut_reg_0),
        .I4(introut_reg_1),
        .I5(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .O(p_4_out__2));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(\dmacr_i_reg[31]_0 [4]),
        .I1(\dmacr_i_reg[31]_0 [5]),
        .I2(\dmacr_i_reg[31]_0 [6]),
        .I3(\dmacr_i_reg[31]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ),
        .O(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 
       (.I0(\dmacr_i_reg[31]_0 [1]),
        .I1(\dmacr_i_reg[31]_0 [0]),
        .I2(\dmacr_i_reg[31]_0 [3]),
        .I3(\dmacr_i_reg[31]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(axi_dma_tstvec[0]),
        .I2(p_4_out__2),
        .I3(mm2s_irqdelay_wren),
        .I4(p_15_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [0]),
        .I2(\dmacr_i_reg[31]_0 [2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [1]),
        .I4(\dmacr_i_reg[31]_0 [5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .O(p_15_out));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [2]),
        .I1(\dmacr_i_reg[31]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg [3]),
        .I3(\dmacr_i_reg[31]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .I5(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_zero__6 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAABABAB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .I2(irqthresh_wren_reg_0),
        .I3(p_45_out),
        .I4(\dmacr_i_reg[14]_0 [1]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .O(\dmacr_i_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(irqthresh_wren_reg_0),
        .I1(p_45_out),
        .I2(\dmacr_i_reg[14]_0 [1]),
        .I3(axi_dma_tstvec[1]),
        .O(irqthresh_wren_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(\dmacr_i_reg[14]_0 [1]),
        .I1(p_45_out),
        .I2(irqthresh_wren_reg_0),
        .O(p_11_out__1));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \GEN_MM2S.queue_empty_new_i_3 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(p_16_out),
        .I2(mm2s_stop_i),
        .O(mm2s_desc_flush));
  LUT3 #(
    .INIT(8'h47)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(\dmacr_i_reg[4]_0 [1]),
        .I1(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .I2(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0 ),
        .O(p_4_in__0));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1 
       (.I0(\dmacr_i_reg[4]_0 [0]),
        .O(mm2s_cmd_wdata));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dly_irq_i_1
       (.I0(D[13]),
        .I1(p_0_in1_in),
        .I2(p_45_out),
        .I3(dly_irq_reg_0),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(dly_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_2),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i_reg[2]_1 ),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_2_out[0]),
        .I3(D[0]),
        .I4(m_axi_sg_aresetn),
        .I5(mm2s_stop),
        .O(\dmacr_i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \dmacr_i[0]_i_2 
       (.I0(err_irq_i_2_n_0),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(soft_reset_d1_reg),
        .I3(p_75_out),
        .O(\dmacr_i_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1_n_0 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[12]),
        .Q(\dmacr_i_reg[14]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[13]),
        .Q(\dmacr_i_reg[14]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[14]),
        .Q(\dmacr_i_reg[14]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[16]),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[17]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[18]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[19]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[20]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[21]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[22]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[23]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[24]),
        .Q(\dmacr_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[25]),
        .Q(\dmacr_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[26]),
        .Q(\dmacr_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[27]),
        .Q(\dmacr_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[28]),
        .Q(\dmacr_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[29]),
        .Q(\dmacr_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_2 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(soft_reset_clr));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[30]),
        .Q(\dmacr_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[31]),
        .Q(\dmacr_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[3]),
        .Q(\dmacr_i_reg[4]_0 [0]),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(D[4]),
        .Q(\dmacr_i_reg[4]_0 [1]),
        .R(\dmacr_i_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h777F000F)) 
    err_irq_i_1
       (.I0(D[14]),
        .I1(p_0_in1_in),
        .I2(error_d1),
        .I3(err_irq_i_2_n_0),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    err_irq_i_2
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(sg_interr_reg_0),
        .I4(sg_decerr_reg_0),
        .I5(sg_slverr_reg_0),
        .O(err_irq_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1
       (.I0(sg_slverr_reg_0),
        .I1(sg_decerr_reg_0),
        .I2(sg_interr_reg_0),
        .I3(dma_interr_reg_0),
        .I4(dma_decerr_reg_0),
        .I5(dma_slverr_reg_0),
        .O(p_15_out_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_15_out_0),
        .Q(error_d1),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(halted_reg_1),
        .Q(halted_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(idle_reg_1),
        .Q(idle_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    introut_i_1
       (.I0(introut_i_2_n_0),
        .I1(introut_reg_0),
        .I2(introut_reg_1),
        .I3(\dmacr_i_reg[2]_0 ),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2
       (.I0(\dmacr_i_reg[14]_0 [1]),
        .I1(dly_irq_reg_0),
        .I2(err_irq_reg_0),
        .I3(\dmacr_i_reg[14]_0 [2]),
        .I4(ioc_irq_reg_0),
        .I5(\dmacr_i_reg[14]_0 [0]),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(prmry_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(D[12]),
        .I1(p_0_in1_in),
        .I2(p_46_out),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqdelay_wren_i_1
       (.I0(p_2_out[0]),
        .I1(irqdelay_wren_i_2_n_0),
        .I2(irqdelay_wren_i_3_n_0),
        .I3(irqdelay_wren_i_4_n_0),
        .O(irqdelay_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_2
       (.I0(\dmacr_i_reg[31]_0 [3]),
        .I1(D[27]),
        .I2(D[29]),
        .I3(\dmacr_i_reg[31]_0 [5]),
        .I4(D[28]),
        .I5(\dmacr_i_reg[31]_0 [4]),
        .O(irqdelay_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_3
       (.I0(\dmacr_i_reg[31]_0 [0]),
        .I1(D[24]),
        .I2(D[25]),
        .I3(\dmacr_i_reg[31]_0 [1]),
        .I4(D[26]),
        .I5(\dmacr_i_reg[31]_0 [2]),
        .O(irqdelay_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqdelay_wren_i_4
       (.I0(\dmacr_i_reg[31]_0 [7]),
        .I1(D[31]),
        .I2(\dmacr_i_reg[31]_0 [6]),
        .I3(D[30]),
        .O(irqdelay_wren_i_4_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(mm2s_irqdelay_wren),
        .R(\dmacr_i_reg[31]_1 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqthresh_wren_i_1
       (.I0(p_2_out[0]),
        .I1(irqthresh_wren_i_2_n_0),
        .I2(irqthresh_wren_i_3_n_0),
        .I3(irqthresh_wren_i_4_n_0),
        .O(irqthresh_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_2
       (.I0(Q[3]),
        .I1(D[19]),
        .I2(D[20]),
        .I3(Q[4]),
        .I4(D[21]),
        .I5(Q[5]),
        .O(irqthresh_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_3
       (.I0(Q[0]),
        .I1(D[16]),
        .I2(D[17]),
        .I3(Q[1]),
        .I4(D[18]),
        .I5(Q[2]),
        .O(irqthresh_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqthresh_wren_i_4
       (.I0(Q[7]),
        .I1(D[23]),
        .I2(Q[6]),
        .I3(D[22]),
        .O(irqthresh_wren_i_4_n_0));
  FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(irqthresh_wren_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h4500)) 
    mm2s_halted_set_i_1
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(mm2s_halt_cmplt),
        .I2(mm2s_stop_i),
        .I3(mm2s_all_idle),
        .O(mm2s_halted_set0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_1
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [19]),
        .I1(p_1_out_carry__1[45]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [20]),
        .I3(p_1_out_carry__1[46]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [21]),
        .I5(p_1_out_carry__1[47]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_2
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [16]),
        .I1(p_1_out_carry__1[42]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [17]),
        .I3(p_1_out_carry__1[43]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [18]),
        .I5(p_1_out_carry__1[44]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_3
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [13]),
        .I1(p_1_out_carry__1[39]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [14]),
        .I3(p_1_out_carry__1[40]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [15]),
        .I5(p_1_out_carry__1[41]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_4
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [10]),
        .I1(p_1_out_carry__1[36]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [11]),
        .I3(p_1_out_carry__1[37]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [12]),
        .I5(p_1_out_carry__1[38]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_5
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [7]),
        .I1(p_1_out_carry__1[33]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [8]),
        .I3(p_1_out_carry__1[34]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [9]),
        .I5(p_1_out_carry__1[35]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_6
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [4]),
        .I1(p_1_out_carry__1[30]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [5]),
        .I3(p_1_out_carry__1[31]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [6]),
        .I5(p_1_out_carry__1[32]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_7
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [1]),
        .I1(p_1_out_carry__1[27]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [2]),
        .I3(p_1_out_carry__1[28]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [3]),
        .I5(p_1_out_carry__1[29]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__0_i_8
       (.I0(mm2s_taildesc[30]),
        .I1(p_1_out_carry__1[24]),
        .I2(mm2s_taildesc[31]),
        .I3(p_1_out_carry__1[25]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [0]),
        .I5(p_1_out_carry__1[26]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__1_i_2
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [28]),
        .I1(p_1_out_carry__1[54]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [29]),
        .I3(p_1_out_carry__1[55]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [30]),
        .I5(p_1_out_carry__1[56]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__1_i_3
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [25]),
        .I1(p_1_out_carry__1[51]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [26]),
        .I3(p_1_out_carry__1[52]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [27]),
        .I5(p_1_out_carry__1[53]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry__1_i_4
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [22]),
        .I1(p_1_out_carry__1[48]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [23]),
        .I3(p_1_out_carry__1[49]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [24]),
        .I5(p_1_out_carry__1[50]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_1
       (.I0(mm2s_taildesc[27]),
        .I1(p_1_out_carry__1[21]),
        .I2(mm2s_taildesc[28]),
        .I3(p_1_out_carry__1[22]),
        .I4(mm2s_taildesc[29]),
        .I5(p_1_out_carry__1[23]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_2
       (.I0(mm2s_taildesc[24]),
        .I1(p_1_out_carry__1[18]),
        .I2(mm2s_taildesc[25]),
        .I3(p_1_out_carry__1[19]),
        .I4(mm2s_taildesc[26]),
        .I5(p_1_out_carry__1[20]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_3
       (.I0(mm2s_taildesc[21]),
        .I1(p_1_out_carry__1[15]),
        .I2(mm2s_taildesc[22]),
        .I3(p_1_out_carry__1[16]),
        .I4(mm2s_taildesc[23]),
        .I5(p_1_out_carry__1[17]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_4
       (.I0(mm2s_taildesc[18]),
        .I1(p_1_out_carry__1[12]),
        .I2(mm2s_taildesc[19]),
        .I3(p_1_out_carry__1[13]),
        .I4(mm2s_taildesc[20]),
        .I5(p_1_out_carry__1[14]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_5
       (.I0(mm2s_taildesc[15]),
        .I1(p_1_out_carry__1[9]),
        .I2(mm2s_taildesc[16]),
        .I3(p_1_out_carry__1[10]),
        .I4(mm2s_taildesc[17]),
        .I5(p_1_out_carry__1[11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_6
       (.I0(mm2s_taildesc[12]),
        .I1(p_1_out_carry__1[6]),
        .I2(mm2s_taildesc[13]),
        .I3(p_1_out_carry__1[7]),
        .I4(mm2s_taildesc[14]),
        .I5(p_1_out_carry__1[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_7
       (.I0(mm2s_taildesc[9]),
        .I1(p_1_out_carry__1[3]),
        .I2(mm2s_taildesc[10]),
        .I3(p_1_out_carry__1[4]),
        .I4(mm2s_taildesc[11]),
        .I5(p_1_out_carry__1[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_1_out_carry_i_8
       (.I0(mm2s_taildesc[6]),
        .I1(p_1_out_carry__1[0]),
        .I2(mm2s_taildesc[7]),
        .I3(p_1_out_carry__1[1]),
        .I4(mm2s_taildesc[8]),
        .I5(p_1_out_carry__1[2]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_decerr_reg_2),
        .Q(sg_decerr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(sg_ftch_error),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_interr_reg_2),
        .Q(sg_interr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_slverr_reg_2),
        .Q(sg_slverr_reg_0),
        .R(\dmacr_i_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(p_52_out),
        .I4(p_51_out),
        .I5(p_50_out),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(\dmacr_i_reg[31]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hE)) 
    soft_reset_d1_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(soft_reset_d1_reg),
        .O(soft_reset));
endmodule

(* ORIG_REF_NAME = "axi_dma_register_s2mm" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_register_s2mm
   (dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    irqthresh_wren_reg_0,
    p_75_out,
    \dmacr_i_reg[0]_0 ,
    halted_reg_0,
    idle_reg_0,
    prmry_in,
    \dmacr_i_reg[2]_0 ,
    soft_reset_re0,
    \dmacr_i_reg[23]_0 ,
    \dmacr_i_reg[28]_0 ,
    s2mm_dmacr,
    Q,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]_0 ,
    s2mm_curdesc,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]_0 ,
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]_0 ,
    \dmacr_i_reg[0]_1 ,
    irqdelay_wren_reg_0,
    p_0_out__2,
    p_8_out,
    \dmacr_i_reg[16]_0 ,
    irqthresh_wren_reg_1,
    p_9_out__1,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ,
    s2mm_halted_set0,
    \dmacr_i_reg[3]_0 ,
    irqdelay_wren_reg_1,
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ,
    \dmacr_i_reg[31]_0 ,
    dma_interr_reg_1,
    m_axi_sg_aclk,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    sg_interr_reg_1,
    sg_slverr_reg_1,
    sg_decerr_reg_1,
    irqthresh_wren0,
    sg_ftch_error0_0,
    \dmacr_i_reg[0]_2 ,
    halted_reg_1,
    idle_reg_1,
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 ,
    soft_reset_clr,
    \dmacr_i_reg[2]_1 ,
    soft_reset_re_reg,
    soft_reset_d1,
    introut_reg_0,
    introut_reg_1,
    p_26_out,
    p_25_out,
    p_24_out,
    scndry_vect_out,
    p_2_out,
    p_13_out,
    p_6_out,
    p_10_out,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_1 ,
    queue_sinit2,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    ch2_nxtdesc_wren,
    CO,
    axi_dma_tstvec,
    ch2_delay_cnt_en,
    p_19_out,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ,
    p_0_out_carry__1,
    s2mm_halt_cmplt,
    s2mm_stop_i2_out,
    s2mm_all_idle,
    SR,
    ioc_irq_reg_0,
    p_20_out,
    E);
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output sg_interr_reg_0;
  output sg_slverr_reg_0;
  output sg_decerr_reg_0;
  output irqthresh_wren_reg_0;
  output p_75_out;
  output \dmacr_i_reg[0]_0 ;
  output halted_reg_0;
  output idle_reg_0;
  output prmry_in;
  output \dmacr_i_reg[2]_0 ;
  output soft_reset_re0;
  output \dmacr_i_reg[23]_0 ;
  output [11:0]\dmacr_i_reg[28]_0 ;
  output [5:0]s2mm_dmacr;
  output [0:0]Q;
  output \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]_0 ;
  output [57:0]s2mm_curdesc;
  output \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]_0 ;
  output \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]_0 ;
  output \dmacr_i_reg[0]_1 ;
  output [0:0]irqdelay_wren_reg_0;
  output p_0_out__2;
  output p_8_out;
  output [0:0]\dmacr_i_reg[16]_0 ;
  output [0:0]irqthresh_wren_reg_1;
  output p_9_out__1;
  output [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 ;
  output [31:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ;
  output [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ;
  output [2:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ;
  output s2mm_halted_set0;
  output \dmacr_i_reg[3]_0 ;
  output [0:0]irqdelay_wren_reg_1;
  output [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  input [0:0]\dmacr_i_reg[31]_0 ;
  input dma_interr_reg_1;
  input m_axi_sg_aclk;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input sg_interr_reg_1;
  input sg_slverr_reg_1;
  input sg_decerr_reg_1;
  input irqthresh_wren0;
  input sg_ftch_error0_0;
  input \dmacr_i_reg[0]_2 ;
  input halted_reg_1;
  input idle_reg_1;
  input \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 ;
  input soft_reset_clr;
  input \dmacr_i_reg[2]_1 ;
  input soft_reset_re_reg;
  input soft_reset_d1;
  input introut_reg_0;
  input introut_reg_1;
  input p_26_out;
  input p_25_out;
  input p_24_out;
  input [31:0]scndry_vect_out;
  input [3:0]p_2_out;
  input [57:0]p_13_out;
  input [57:0]p_6_out;
  input p_10_out;
  input [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ;
  input [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_0 ;
  input [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_1 ;
  input queue_sinit2;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  input ch2_nxtdesc_wren;
  input [0:0]CO;
  input [1:0]axi_dma_tstvec;
  input ch2_delay_cnt_en;
  input p_19_out;
  input [3:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ;
  input \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  input [56:0]p_0_out_carry__1;
  input s2mm_halt_cmplt;
  input s2mm_stop_i2_out;
  input s2mm_all_idle;
  input [0:0]SR;
  input ioc_irq_reg_0;
  input p_20_out;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]E;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0 ;
  wire [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_0 ;
  wire [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ;
  wire [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1__0_n_0 ;
  wire [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 ;
  wire [7:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 ;
  wire [2:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 ;
  wire [31:0]\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 ;
  wire \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0_n_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]_0 ;
  wire \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]_0 ;
  wire \GEN_DESC_REG_FOR_SG.error_pointer_set_reg_n_0 ;
  wire [25:0]\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ;
  wire [3:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire \GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]axi_dma_tstvec;
  wire ch2_delay_cnt_en;
  wire ch2_nxtdesc_wren;
  wire dly_irq_i_1_n_0;
  wire dly_irq_reg_n_0;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[0]_2 ;
  wire [0:0]\dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[23]_0 ;
  wire [11:0]\dmacr_i_reg[28]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire [0:0]\dmacr_i_reg[31]_0 ;
  wire \dmacr_i_reg[3]_0 ;
  wire \dmacr_i_reg_n_0_[12] ;
  wire \dmacr_i_reg_n_0_[14] ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_n_0;
  wire error_d1;
  wire halted_reg_0;
  wire halted_reg_1;
  wire idle_reg_0;
  wire idle_reg_1;
  wire introut_i_1__0_n_0;
  wire introut_i_2__0_n_0;
  wire introut_reg_0;
  wire introut_reg_1;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_n_0;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2__0_n_0;
  wire irqdelay_wren_i_3__0_n_0;
  wire irqdelay_wren_i_4__0_n_0;
  wire [0:0]irqdelay_wren_reg_0;
  wire [0:0]irqdelay_wren_reg_1;
  wire irqthresh_wren0;
  wire irqthresh_wren_reg_0;
  wire [0:0]irqthresh_wren_reg_1;
  wire m_axi_sg_aclk;
  wire p_0_out__2;
  wire [56:0]p_0_out_carry__1;
  wire p_10_out;
  wire [57:0]p_13_out;
  wire p_14_out;
  wire p_19_out;
  wire p_20_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire [3:0]p_2_out;
  wire [57:0]p_6_out;
  wire p_75_out;
  wire p_8_out;
  wire p_9_out__1;
  wire prmry_in;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire [57:0]s2mm_curdesc;
  wire [5:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_halted_set0;
  wire s2mm_irqdelay_wren;
  wire s2mm_stop_i2_out;
  wire [31:6]s2mm_taildesc;
  wire s2mm_tailpntr_updated;
  wire [31:0]scndry_vect_out;
  wire sg_decerr_reg_0;
  wire sg_decerr_reg_1;
  wire sg_ftch_error;
  wire sg_ftch_error0_0;
  wire sg_interr_reg_0;
  wire sg_interr_reg_1;
  wire sg_slverr_reg_0;
  wire sg_slverr_reg_1;
  wire sg_updt_error;
  wire sg_updt_error0;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire soft_reset_re_reg;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2 
       (.I0(s2mm_curdesc[6]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [2]),
        .I3(s2mm_curdesc[38]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0 ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5 
       (.I0(ioc_irq_reg_n_0),
        .I1(\dmacr_i_reg_n_0_[12] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_0 [0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_1 [0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2 
       (.I0(s2mm_curdesc[7]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [2]),
        .I3(s2mm_curdesc[39]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0 ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5 
       (.I0(dly_irq_reg_n_0),
        .I1(Q),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_0 [1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_1 [1]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1FDF00001FDFFFFF)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2 
       (.I0(s2mm_curdesc[8]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [0]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [2]),
        .I3(s2mm_curdesc[40]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [1]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5 
       (.I0(err_irq_reg_n_0),
        .I1(\dmacr_i_reg_n_0_[14] ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [2]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_0 [2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] [0]),
        .I5(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_1 [2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1__0 
       (.I0(p_13_out[26]),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ),
        .I2(scndry_vect_out[0]),
        .I3(sg_updt_error),
        .I4(sg_ftch_error),
        .I5(p_6_out[26]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1__0 
       (.I0(scndry_vect_out[10]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[36]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[36]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1__0 
       (.I0(scndry_vect_out[11]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[37]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[37]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1__0 
       (.I0(scndry_vect_out[12]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[38]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[38]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1__0 
       (.I0(scndry_vect_out[13]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[39]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[39]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1__0 
       (.I0(scndry_vect_out[14]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[40]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[40]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1__0 
       (.I0(scndry_vect_out[15]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[41]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[41]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1__0 
       (.I0(scndry_vect_out[16]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[42]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[42]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1__0 
       (.I0(scndry_vect_out[17]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[43]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[43]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1__0 
       (.I0(scndry_vect_out[18]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[44]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[44]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1__0 
       (.I0(scndry_vect_out[19]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[45]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[45]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1__0 
       (.I0(p_13_out[27]),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ),
        .I2(scndry_vect_out[1]),
        .I3(sg_updt_error),
        .I4(sg_ftch_error),
        .I5(p_6_out[27]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1__0 
       (.I0(scndry_vect_out[20]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[46]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[46]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1__0 
       (.I0(scndry_vect_out[21]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[47]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[47]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1__0 
       (.I0(scndry_vect_out[22]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[48]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[48]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1__0 
       (.I0(scndry_vect_out[23]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[49]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[49]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1__0 
       (.I0(scndry_vect_out[24]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[50]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[50]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1__0 
       (.I0(scndry_vect_out[25]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[51]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[51]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1__0 
       (.I0(scndry_vect_out[26]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[52]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[52]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1__0 
       (.I0(scndry_vect_out[27]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[53]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[53]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1__0 
       (.I0(scndry_vect_out[28]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[54]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[54]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1__0 
       (.I0(scndry_vect_out[29]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[55]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[55]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1__0 
       (.I0(p_13_out[28]),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ),
        .I2(scndry_vect_out[2]),
        .I3(sg_updt_error),
        .I4(sg_ftch_error),
        .I5(p_6_out[28]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1__0 
       (.I0(scndry_vect_out[30]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[56]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[56]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555554055555555)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0 
       (.I0(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_n_0 ),
        .I1(halted_reg_0),
        .I2(p_2_out[2]),
        .I3(sg_ftch_error),
        .I4(sg_updt_error),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2__0 
       (.I0(scndry_vect_out[31]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[57]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[57]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1__0 
       (.I0(p_13_out[29]),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ),
        .I2(scndry_vect_out[3]),
        .I3(sg_updt_error),
        .I4(sg_ftch_error),
        .I5(p_6_out[29]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1__0 
       (.I0(p_13_out[30]),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ),
        .I2(scndry_vect_out[4]),
        .I3(sg_updt_error),
        .I4(sg_ftch_error),
        .I5(p_6_out[30]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE2000000E2)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1__0 
       (.I0(p_13_out[31]),
        .I1(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ),
        .I2(scndry_vect_out[5]),
        .I3(sg_updt_error),
        .I4(sg_ftch_error),
        .I5(p_6_out[31]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1__0 
       (.I0(scndry_vect_out[6]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[32]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[32]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1__0 
       (.I0(scndry_vect_out[7]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[33]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[33]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1__0 
       (.I0(scndry_vect_out[8]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[34]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[34]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1__0 
       (.I0(scndry_vect_out[9]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[35]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[35]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[26]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[36]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[37]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[38]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[39]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[40]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[41]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[42]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[43]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[44]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[45]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[27]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[46]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[47]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[48]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[49]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[50]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[51]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[52]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[53]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[54]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[55]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[28]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[56]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2__0_n_0 ),
        .Q(s2mm_curdesc[57]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[29]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[30]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[31]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[32]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[33]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[34]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[35]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [4]),
        .Q(s2mm_taildesc[10]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [5]),
        .Q(s2mm_taildesc[11]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [6]),
        .Q(s2mm_taildesc[12]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [7]),
        .Q(s2mm_taildesc[13]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [8]),
        .Q(s2mm_taildesc[14]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [9]),
        .Q(s2mm_taildesc[15]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [10]),
        .Q(s2mm_taildesc[16]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [11]),
        .Q(s2mm_taildesc[17]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [12]),
        .Q(s2mm_taildesc[18]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [13]),
        .Q(s2mm_taildesc[19]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [14]),
        .Q(s2mm_taildesc[20]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [15]),
        .Q(s2mm_taildesc[21]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [16]),
        .Q(s2mm_taildesc[22]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [17]),
        .Q(s2mm_taildesc[23]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [18]),
        .Q(s2mm_taildesc[24]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [19]),
        .Q(s2mm_taildesc[25]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [20]),
        .Q(s2mm_taildesc[26]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [21]),
        .Q(s2mm_taildesc[27]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [22]),
        .Q(s2mm_taildesc[28]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [23]),
        .Q(s2mm_taildesc[29]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [24]),
        .Q(s2mm_taildesc[30]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [25]),
        .Q(s2mm_taildesc[31]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [0]),
        .Q(s2mm_taildesc[6]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [1]),
        .Q(s2mm_taildesc[7]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [2]),
        .Q(s2mm_taildesc[8]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [3]),
        .Q(s2mm_taildesc[9]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[0]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[10]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [10]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[11]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [11]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[12]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [12]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[13]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [13]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[14]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [14]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[15]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [15]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[16]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [16]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[17]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [17]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[18]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [18]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[19]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [19]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[1]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[20]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [20]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[21]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [21]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[22]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [22]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[23]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [23]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[24]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [24]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[25]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [25]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[26]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [26]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[27]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [27]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[28]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [28]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[29]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [29]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[2]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[30]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [30]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[31]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [31]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[3]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[4]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[5]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[6]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[7]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[8]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [8]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[3]),
        .D(scndry_vect_out[9]),
        .Q(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [9]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d1_reg_0 ),
        .Q(tailpntr_updated_d1),
        .R(1'b0));
  FDRE \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL64.tailpntr_updated_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(\dmacr_i_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0 
       (.I0(scndry_vect_out[10]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[4]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[4]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0 
       (.I0(scndry_vect_out[11]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[5]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[5]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0 
       (.I0(scndry_vect_out[12]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[6]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[6]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0 
       (.I0(scndry_vect_out[13]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[7]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[7]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0 
       (.I0(scndry_vect_out[14]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[8]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[8]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0 
       (.I0(scndry_vect_out[15]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[9]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[9]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0 
       (.I0(scndry_vect_out[16]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[10]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[10]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0 
       (.I0(scndry_vect_out[17]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[11]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[11]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0 
       (.I0(scndry_vect_out[18]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[12]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[12]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0 
       (.I0(scndry_vect_out[19]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[13]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[13]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0 
       (.I0(scndry_vect_out[20]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[14]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[14]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0 
       (.I0(scndry_vect_out[21]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[15]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[15]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0 
       (.I0(scndry_vect_out[22]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[16]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[16]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0 
       (.I0(scndry_vect_out[23]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[17]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[17]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0 
       (.I0(scndry_vect_out[24]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[18]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[18]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0 
       (.I0(scndry_vect_out[25]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[19]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[19]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0 
       (.I0(scndry_vect_out[26]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[20]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[20]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0 
       (.I0(scndry_vect_out[27]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[21]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[21]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0 
       (.I0(scndry_vect_out[28]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[22]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[22]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0 
       (.I0(scndry_vect_out[29]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[23]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[23]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0 
       (.I0(scndry_vect_out[30]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[24]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[24]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555554055555555)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0 
       (.I0(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_n_0 ),
        .I1(halted_reg_0),
        .I2(p_2_out[1]),
        .I3(sg_ftch_error),
        .I4(sg_updt_error),
        .I5(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0 
       (.I0(scndry_vect_out[31]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[25]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[25]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(p_10_out),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0 
       (.I0(sg_updt_error),
        .I1(sg_ftch_error),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0 
       (.I0(scndry_vect_out[6]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[0]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[0]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0 
       (.I0(scndry_vect_out[7]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[1]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[1]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0 
       (.I0(scndry_vect_out[8]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[2]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[2]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEA2AFFFFEA2A0000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0 
       (.I0(scndry_vect_out[9]),
        .I1(\dmacr_i_reg[0]_0 ),
        .I2(p_10_out),
        .I3(p_13_out[3]),
        .I4(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_4__0_n_0 ),
        .I5(p_6_out[3]),
        .O(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[4]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[5]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[6]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[7]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[8]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[9]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[10]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[11]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[12]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[13]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[14]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[15]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[16]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[17]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[18]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[19]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[20]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[21]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[22]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[23]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[24]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2__0_n_0 ),
        .Q(s2mm_curdesc[25]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[1]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[2]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1__0_n_0 ),
        .Q(s2mm_curdesc[3]),
        .R(\dmacr_i_reg[31]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_i_1__0 
       (.I0(sg_ftch_error),
        .I1(sg_updt_error),
        .O(p_14_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.error_pointer_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0 ),
        .D(p_14_out),
        .Q(\GEN_DESC_REG_FOR_SG.error_pointer_set_reg_n_0 ),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[10]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [4]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[11]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [5]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[12]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [6]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[13]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [7]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[14]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [8]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[15]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [9]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[16]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [10]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[17]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [11]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[18]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [12]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[19]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [13]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[20]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [14]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[21]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [15]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[22]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [16]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[23]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [17]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[24]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [18]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[25]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [19]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[26]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [20]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[27]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [21]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[28]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [22]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[29]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [23]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[30]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [24]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[31]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [25]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[6]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[7]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [1]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[8]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [2]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(scndry_vect_out[9]),
        .Q(\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0 [3]),
        .R(\dmacr_i_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(axi_dma_tstvec[0]),
        .I1(s2mm_irqdelay_wren),
        .I2(ch2_delay_cnt_en),
        .I3(p_0_out__2),
        .O(irqdelay_wren_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEEEFFFFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ),
        .I1(p_19_out),
        .I2(introut_reg_0),
        .I3(introut_reg_1),
        .I4(dly_irq_reg_n_0),
        .I5(\dmacr_i_reg[0]_0 ),
        .O(p_0_out__2));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(\dmacr_i_reg[28]_0 [11]),
        .I1(s2mm_dmacr[3]),
        .I2(s2mm_dmacr[4]),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ),
        .O(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 
       (.I0(\dmacr_i_reg[28]_0 [9]),
        .I1(\dmacr_i_reg[28]_0 [8]),
        .I2(\dmacr_i_reg[28]_0 [10]),
        .I3(s2mm_dmacr[2]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(axi_dma_tstvec[0]),
        .I1(s2mm_irqdelay_wren),
        .I2(ch2_delay_cnt_en),
        .I3(p_0_out__2),
        .I4(p_8_out),
        .O(irqdelay_wren_reg_1));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [0]),
        .I2(s2mm_dmacr[2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [1]),
        .I4(s2mm_dmacr[3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ),
        .O(p_8_out));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [2]),
        .I1(s2mm_dmacr[4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg [3]),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1 ),
        .I5(\GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_zero__6 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8A8A8AAABABAB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1 
       (.I0(s2mm_dmacr[1]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ),
        .I2(irqthresh_wren_reg_0),
        .I3(p_19_out),
        .I4(Q),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .O(\dmacr_i_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1 
       (.I0(irqthresh_wren_reg_0),
        .I1(p_19_out),
        .I2(Q),
        .I3(axi_dma_tstvec[1]),
        .O(irqthresh_wren_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4 
       (.I0(Q),
        .I1(p_19_out),
        .I2(irqthresh_wren_reg_0),
        .O(p_9_out__1));
  LUT6 #(
    .INIT(64'hDDFFDDFDDDFDDDFD)) 
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(queue_sinit2),
        .I2(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .I3(s2mm_tailpntr_updated),
        .I4(ch2_nxtdesc_wren),
        .I5(CO),
        .O(\dmacr_i_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2 
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(s2mm_tailpntr_updated));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[26]_i_1 
       (.I0(s2mm_dmacr[0]),
        .O(\dmacr_i_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    dly_irq_i_1
       (.I0(scndry_vect_out[13]),
        .I1(ioc_irq_reg_0),
        .I2(p_19_out),
        .I3(dly_irq_reg_n_0),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(dly_irq_reg_n_0),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_2 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[12]),
        .Q(\dmacr_i_reg_n_0_[12] ),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[13]),
        .Q(Q),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[14]),
        .Q(\dmacr_i_reg_n_0_[14] ),
        .R(\dmacr_i_reg[31]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[16]),
        .Q(s2mm_dmacr[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[17]),
        .Q(\dmacr_i_reg[28]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[18]),
        .Q(\dmacr_i_reg[28]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[19]),
        .Q(\dmacr_i_reg[28]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[20]),
        .Q(\dmacr_i_reg[28]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[21]),
        .Q(\dmacr_i_reg[28]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[22]),
        .Q(\dmacr_i_reg[28]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[23]),
        .Q(\dmacr_i_reg[28]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[24]),
        .Q(\dmacr_i_reg[28]_0 [8]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[25]),
        .Q(\dmacr_i_reg[28]_0 [9]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[26]),
        .Q(s2mm_dmacr[2]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[27]),
        .Q(\dmacr_i_reg[28]_0 [10]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[28]),
        .Q(\dmacr_i_reg[28]_0 [11]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[29]),
        .Q(s2mm_dmacr[3]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(soft_reset_clr));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[30]),
        .Q(s2mm_dmacr[4]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[31]),
        .Q(s2mm_dmacr[5]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[3]),
        .Q(s2mm_dmacr[0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(p_2_out[0]),
        .D(scndry_vect_out[4]),
        .Q(\dmacr_i_reg[28]_0 [0]),
        .R(\dmacr_i_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h77F700F0)) 
    err_irq_i_1
       (.I0(scndry_vect_out[14]),
        .I1(ioc_irq_reg_0),
        .I2(p_75_out),
        .I3(error_d1),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_n_0),
        .R(\dmacr_i_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1__0
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(sg_interr_reg_0),
        .I4(sg_decerr_reg_0),
        .I5(sg_slverr_reg_0),
        .O(p_75_out));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_75_out),
        .Q(error_d1),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(halted_reg_1),
        .Q(halted_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(idle_reg_1),
        .Q(idle_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00A8)) 
    introut_i_1__0
       (.I0(introut_i_2__0_n_0),
        .I1(introut_reg_0),
        .I2(introut_reg_1),
        .I3(\dmacr_i_reg[2]_0 ),
        .O(introut_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2__0
       (.I0(Q),
        .I1(dly_irq_reg_n_0),
        .I2(err_irq_reg_n_0),
        .I3(\dmacr_i_reg_n_0_[14] ),
        .I4(ioc_irq_reg_n_0),
        .I5(\dmacr_i_reg_n_0_[12] ),
        .O(introut_i_2__0_n_0));
  FDRE introut_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(prmry_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(scndry_vect_out[12]),
        .I1(ioc_irq_reg_0),
        .I2(p_20_out),
        .I3(ioc_irq_reg_n_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_n_0),
        .R(\dmacr_i_reg[31]_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqdelay_wren_i_1__0
       (.I0(p_2_out[0]),
        .I1(irqdelay_wren_i_2__0_n_0),
        .I2(irqdelay_wren_i_3__0_n_0),
        .I3(irqdelay_wren_i_4__0_n_0),
        .O(irqdelay_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_2__0
       (.I0(\dmacr_i_reg[28]_0 [10]),
        .I1(scndry_vect_out[27]),
        .I2(scndry_vect_out[29]),
        .I3(s2mm_dmacr[3]),
        .I4(scndry_vect_out[28]),
        .I5(\dmacr_i_reg[28]_0 [11]),
        .O(irqdelay_wren_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_3__0
       (.I0(\dmacr_i_reg[28]_0 [8]),
        .I1(scndry_vect_out[24]),
        .I2(scndry_vect_out[25]),
        .I3(\dmacr_i_reg[28]_0 [9]),
        .I4(scndry_vect_out[26]),
        .I5(s2mm_dmacr[2]),
        .O(irqdelay_wren_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqdelay_wren_i_4__0
       (.I0(s2mm_dmacr[5]),
        .I1(scndry_vect_out[31]),
        .I2(s2mm_dmacr[4]),
        .I3(scndry_vect_out[30]),
        .O(irqdelay_wren_i_4__0_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(s2mm_irqdelay_wren),
        .R(\dmacr_i_reg[31]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    irqthresh_wren_i_4__0
       (.I0(\dmacr_i_reg[28]_0 [7]),
        .I1(scndry_vect_out[23]),
        .I2(\dmacr_i_reg[28]_0 [6]),
        .I3(scndry_vect_out[22]),
        .O(\dmacr_i_reg[23]_0 ));
  FDRE irqthresh_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(irqthresh_wren_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_1
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [19]),
        .I1(p_0_out_carry__1[45]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [20]),
        .I3(p_0_out_carry__1[46]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [21]),
        .I5(p_0_out_carry__1[47]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_2
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [16]),
        .I1(p_0_out_carry__1[42]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [17]),
        .I3(p_0_out_carry__1[43]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [18]),
        .I5(p_0_out_carry__1[44]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_3
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [13]),
        .I1(p_0_out_carry__1[39]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [14]),
        .I3(p_0_out_carry__1[40]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [15]),
        .I5(p_0_out_carry__1[41]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_4
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [10]),
        .I1(p_0_out_carry__1[36]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [11]),
        .I3(p_0_out_carry__1[37]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [12]),
        .I5(p_0_out_carry__1[38]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_5
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [7]),
        .I1(p_0_out_carry__1[33]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [8]),
        .I3(p_0_out_carry__1[34]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [9]),
        .I5(p_0_out_carry__1[35]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_6
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [4]),
        .I1(p_0_out_carry__1[30]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [5]),
        .I3(p_0_out_carry__1[31]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [6]),
        .I5(p_0_out_carry__1[32]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_7
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [1]),
        .I1(p_0_out_carry__1[27]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [2]),
        .I3(p_0_out_carry__1[28]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [3]),
        .I5(p_0_out_carry__1[29]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__0_i_8
       (.I0(s2mm_taildesc[30]),
        .I1(p_0_out_carry__1[24]),
        .I2(s2mm_taildesc[31]),
        .I3(p_0_out_carry__1[25]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [0]),
        .I5(p_0_out_carry__1[26]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[19]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__1_i_2
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [28]),
        .I1(p_0_out_carry__1[54]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [29]),
        .I3(p_0_out_carry__1[55]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [30]),
        .I5(p_0_out_carry__1[56]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__1_i_3
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [25]),
        .I1(p_0_out_carry__1[51]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [26]),
        .I3(p_0_out_carry__1[52]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [27]),
        .I5(p_0_out_carry__1[53]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry__1_i_4
       (.I0(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [22]),
        .I1(p_0_out_carry__1[48]),
        .I2(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [23]),
        .I3(p_0_out_carry__1[49]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[31]_0 [24]),
        .I5(p_0_out_carry__1[50]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_msb_i_reg[28]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_1
       (.I0(s2mm_taildesc[27]),
        .I1(p_0_out_carry__1[21]),
        .I2(s2mm_taildesc[28]),
        .I3(p_0_out_carry__1[22]),
        .I4(s2mm_taildesc[29]),
        .I5(p_0_out_carry__1[23]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 [7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_2
       (.I0(s2mm_taildesc[24]),
        .I1(p_0_out_carry__1[18]),
        .I2(s2mm_taildesc[25]),
        .I3(p_0_out_carry__1[19]),
        .I4(s2mm_taildesc[26]),
        .I5(p_0_out_carry__1[20]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 [6]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_3
       (.I0(s2mm_taildesc[21]),
        .I1(p_0_out_carry__1[15]),
        .I2(s2mm_taildesc[22]),
        .I3(p_0_out_carry__1[16]),
        .I4(s2mm_taildesc[23]),
        .I5(p_0_out_carry__1[17]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 [5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_4
       (.I0(s2mm_taildesc[18]),
        .I1(p_0_out_carry__1[12]),
        .I2(s2mm_taildesc[19]),
        .I3(p_0_out_carry__1[13]),
        .I4(s2mm_taildesc[20]),
        .I5(p_0_out_carry__1[14]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 [4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_5
       (.I0(s2mm_taildesc[15]),
        .I1(p_0_out_carry__1[9]),
        .I2(s2mm_taildesc[16]),
        .I3(p_0_out_carry__1[10]),
        .I4(s2mm_taildesc[17]),
        .I5(p_0_out_carry__1[11]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_6
       (.I0(s2mm_taildesc[12]),
        .I1(p_0_out_carry__1[6]),
        .I2(s2mm_taildesc[13]),
        .I3(p_0_out_carry__1[7]),
        .I4(s2mm_taildesc[14]),
        .I5(p_0_out_carry__1[8]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_7
       (.I0(s2mm_taildesc[9]),
        .I1(p_0_out_carry__1[3]),
        .I2(s2mm_taildesc[10]),
        .I3(p_0_out_carry__1[4]),
        .I4(s2mm_taildesc[11]),
        .I5(p_0_out_carry__1[5]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_0_out_carry_i_8
       (.I0(s2mm_taildesc[6]),
        .I1(p_0_out_carry__1[0]),
        .I2(s2mm_taildesc[7]),
        .I3(p_0_out_carry__1[1]),
        .I4(s2mm_taildesc[8]),
        .I5(p_0_out_carry__1[2]),
        .O(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.taildesc_lsb_i3_reg[27]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h4500)) 
    s2mm_halted_set_i_1
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(s2mm_halt_cmplt),
        .I2(s2mm_stop_i2_out),
        .I3(s2mm_all_idle),
        .O(s2mm_halted_set0));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_decerr_reg_1),
        .Q(sg_decerr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0_0),
        .Q(sg_ftch_error),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_interr_reg_1),
        .Q(sg_interr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_slverr_reg_1),
        .Q(sg_slverr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1__0
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .I3(p_26_out),
        .I4(p_25_out),
        .I5(p_24_out),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(sg_updt_error),
        .R(\dmacr_i_reg[31]_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    soft_reset_re_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(soft_reset_re_reg),
        .I2(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_reset
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    soft_reset_d1,
    mm2s_halt,
    soft_reset_re_reg_0,
    m_axi_sg_aresetn,
    dm_m_axi_sg_aresetn,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_1 ,
    p_0_in__0,
    assert_sftrst_d1_reg_0,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    m_axi_sg_aclk,
    mm2s_all_idle,
    mm2s_halt_cmplt,
    m_axi_mm2s_aclk,
    soft_reset,
    soft_reset_re0,
    scndry_out,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ,
    mm2s_stop,
    s2mm_stop,
    m_axis_ftch_sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_7_out,
    p_5_out,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    mm2s_desc_flush,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    sig_rst2all_stop_request);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output soft_reset_d1;
  output mm2s_halt;
  output soft_reset_re_reg_0;
  output m_axi_sg_aresetn;
  output dm_m_axi_sg_aresetn;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  output p_0_in__0;
  output assert_sftrst_d1_reg_0;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  input m_axi_sg_aclk;
  input mm2s_all_idle;
  input mm2s_halt_cmplt;
  input m_axi_mm2s_aclk;
  input soft_reset;
  input soft_reset_re0;
  input scndry_out;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  input mm2s_stop;
  input s2mm_stop;
  input m_axis_ftch_sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_7_out;
  input p_5_out;
  input [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input mm2s_desc_flush;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  input sig_rst2all_stop_request;

  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ;
  wire \GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  wire [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire assert_sftrst_d1;
  wire assert_sftrst_d1_reg_0;
  wire dm_m_axi_sg_aresetn;
  wire halt_cmplt_reg;
  wire m_axi_mm2s_aclk;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_ftch_sts_tready_reg;
  wire min_assert_sftrst;
  wire mm2s_all_idle;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_cntrl_reset_out_n;
  wire mm2s_desc_flush;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_stop;
  wire n_0_2571;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_0_in__0;
  wire p_1_out;
  wire p_5_out;
  wire p_7_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire resetn_i__0;
  wire s2mm_stop;
  wire s_halt;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire scndry_resetn_i;
  wire sft_rst_dly1;
  wire sft_rst_dly10;
  wire sft_rst_dly11;
  wire sft_rst_dly12;
  wire sft_rst_dly13;
  wire sft_rst_dly14;
  wire sft_rst_dly15;
  wire sft_rst_dly16;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sft_rst_dly8;
  wire sft_rst_dly9;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;
  wire soft_reset_re_reg_0;

  assign mm2s_prmry_reset_out_n = mm2s_cntrl_reset_out_n;
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_mm2s_cs[1]_i_1 
       (.I0(out),
        .O(p_0_in__0));
  design_1_axi_ethernet_0_dma_0_cdc_sync_6 \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_in(s_halt),
        .scndry_out(p_1_out));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly16),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1 
       (.I0(soft_reset_re),
        .I1(mm2s_stop),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1__0 
       (.I0(soft_reset_re),
        .I1(s2mm_stop),
        .O(soft_reset_re_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0 ),
        .Q(s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly9),
        .Q(sft_rst_dly10),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly10),
        .Q(sft_rst_dly11),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly11),
        .Q(sft_rst_dly12),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly12),
        .Q(sft_rst_dly13),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly13),
        .Q(sft_rst_dly14),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly14),
        .Q(sft_rst_dly15),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly15),
        .Q(sft_rst_dly16),
        .R(s_soft_reset_i_re));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly7),
        .Q(sft_rst_dly8),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg 
       (.C(m_axi_sg_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly8),
        .Q(sft_rst_dly9),
        .R(s_soft_reset_i_re));
  design_1_axi_ethernet_0_dma_0_cdc_sync_7 \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN 
       (.\GEN_ASYNC_RESET.s_soft_reset_i_reg (\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .prmry_in(halt_cmplt_reg),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset));
  design_1_axi_ethernet_0_dma_0_cdc_sync_8 \GEN_ASYNC_RESET.REG_RESET_OUT 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg (p_1_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .prmry_in(scndry_resetn_i),
        .scndry_out(mm2s_cntrl_reset_out_n));
  FDRE \GEN_ASYNC_RESET.halt_cmplt_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_halt_cmplt),
        .Q(halt_cmplt_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.halt_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .Q(mm2s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(resetn_i__0),
        .Q(scndry_resetn_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(resetn_i__0),
        .Q(out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFF1)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(out),
        .I1(m_axis_ftch_sts_tready_reg),
        .I2(p_7_out),
        .I3(p_5_out),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(mm2s_halt),
        .I1(sig_rst2all_stop_request),
        .O(\GEN_ASYNC_RESET.halt_i_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF1F)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(out),
        .I1(m_axis_ftch_sts_tready_reg),
        .I2(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .I3(mm2s_desc_flush),
        .I4(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_1 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_2 
       (.I0(assert_sftrst_d1),
        .I1(min_assert_sftrst),
        .I2(\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(assert_sftrst_d1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(mm2s_cntrl_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i_2571
       (.I0(out),
        .O(n_0_2571));
  LUT2 #(
    .INIT(4'hE)) 
    m_axis_ftch_sts_tready_i_1
       (.I0(out),
        .I1(m_axis_ftch_sts_tready_reg),
        .O(m_axi_sg_aresetn));
  LUT1 #(
    .INIT(2'h2)) 
    prmry_resetn_inst
       (.I0(mm2s_cntrl_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'h04)) 
    resetn_i
       (.I0(s_soft_reset_i),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(resetn_i__0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(resetn_i__0),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(dm_m_axi_sg_aresetn));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_reset" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_reset_1
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_1 ,
    queue_sinit2,
    ftch_error_reg,
    m_axi_sg_rvalid_0,
    \GEN_SYNC_FIFO.follower_full_mm2s_reg ,
    fifo_sinit,
    D,
    \GEN_ASYNC_RESET.halt_i_reg_1 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_2 ,
    p_6_out,
    assert_sftrst_d1_reg_0,
    \GEN_ASYNC_RESET.halt_i_reg_2 ,
    m_axi_sg_aclk,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    m_axi_s2mm_aclk,
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg_0 ,
    scndry_out,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ,
    soft_reset,
    \GEN_MM2S.queue_empty_new_reg ,
    mm2s_desc_flush,
    p_0_in,
    p_7_out,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    sts_received_d1,
    p_13_out,
    p_37_out,
    \GEN_MM2S.queue_empty_new_reg_0 ,
    sig_rst2all_stop_request_1);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  output queue_sinit2;
  output ftch_error_reg;
  output [0:0]m_axi_sg_rvalid_0;
  output \GEN_SYNC_FIFO.follower_full_mm2s_reg ;
  output fifo_sinit;
  output [0:0]D;
  output [0:0]\GEN_ASYNC_RESET.halt_i_reg_1 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_2 ;
  output p_6_out;
  output assert_sftrst_d1_reg_0;
  output \GEN_ASYNC_RESET.halt_i_reg_2 ;
  input m_axi_sg_aclk;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input m_axi_s2mm_aclk;
  input \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg_0 ;
  input scndry_out;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ;
  input soft_reset;
  input \GEN_MM2S.queue_empty_new_reg ;
  input mm2s_desc_flush;
  input p_0_in;
  input p_7_out;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input sts_received_d1;
  input p_13_out;
  input p_37_out;
  input [0:0]\GEN_MM2S.queue_empty_new_reg_0 ;
  input sig_rst2all_stop_request_1;

  wire [0:0]D;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0 ;
  wire \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ;
  wire \GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire [0:0]\GEN_ASYNC_RESET.halt_i_reg_1 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_2 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_2 ;
  wire \GEN_MM2S.queue_empty_new_reg ;
  wire [0:0]\GEN_MM2S.queue_empty_new_reg_0 ;
  wire \GEN_SYNC_FIFO.follower_full_mm2s_reg ;
  wire assert_sftrst_d1;
  wire assert_sftrst_d1_reg_0;
  wire fifo_sinit;
  wire follower_full_mm2s;
  wire ftch_error_reg;
  wire halt_cmplt_reg;
  wire m_axi_s2mm_aclk;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [0:0]m_axi_sg_rvalid_0;
  wire m_axis_mm2s_cntrl_tready;
  wire min_assert_sftrst;
  wire mm2s_desc_flush;
  wire n_0_22;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_0_in;
  wire p_13_out;
  wire p_1_out;
  wire p_37_out;
  wire p_6_out;
  wire p_7_out;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire s2mm_halt_cmplt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire s2mm_sts_reset_out_n;
  wire s_halt;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire scndry_resetn_i;
  wire sig_rst2all_stop_request_1;
  wire soft_reset;
  wire sts_received_d1;

  assign s2mm_prmry_reset_out_n = s2mm_sts_reset_out_n;
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[4]_i_1 
       (.I0(out),
        .O(fifo_sinit));
  design_1_axi_ethernet_0_dma_0_cdc_sync_3 \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(s_halt),
        .scndry_out(p_1_out));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1 
       (.I0(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0 ),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg_0 ),
        .Q(s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg_n_0 ),
        .R(s_soft_reset_i_re));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(1'b0),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0 ),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0 ),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg 
       (.C(m_axi_sg_aclk),
        .CE(s2mm_all_idle),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg_n_0 ),
        .Q(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg_n_0 ),
        .R(s_soft_reset_i_re));
  design_1_axi_ethernet_0_dma_0_cdc_sync_4 \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN 
       (.\GEN_ASYNC_RESET.s_soft_reset_i_reg (\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\GEN_ASYNC_RESET.s_soft_reset_i_reg_2 ),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .prmry_in(halt_cmplt_reg),
        .s2mm_all_idle(s2mm_all_idle),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset));
  design_1_axi_ethernet_0_dma_0_cdc_sync_5 \GEN_ASYNC_RESET.REG_RESET_OUT 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg (\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (p_1_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(scndry_resetn_i),
        .scndry_out(s2mm_sts_reset_out_n));
  FDRE \GEN_ASYNC_RESET.halt_cmplt_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_halt_cmplt),
        .Q(halt_cmplt_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.halt_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .Q(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .Q(scndry_resetn_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .Q(out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAB)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_3 
       (.I0(p_7_out),
        .I1(out),
        .I2(\GEN_MM2S.queue_empty_new_reg ),
        .O(ftch_error_reg));
  LUT4 #(
    .INIT(16'h04FF)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1 
       (.I0(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .I1(p_13_out),
        .I2(sts_received_d1),
        .I3(out),
        .O(\GEN_ASYNC_RESET.halt_i_reg_1 ));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_2 
       (.I0(out),
        .I1(sts_received_d1),
        .I2(p_13_out),
        .I3(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .O(D));
  LUT5 #(
    .INIT(32'h00540000)) 
    \GEN_MM2S.queue_dout_valid_i_1 
       (.I0(mm2s_desc_flush),
        .I1(out),
        .I2(\GEN_MM2S.queue_empty_new_reg ),
        .I3(p_37_out),
        .I4(\GEN_MM2S.queue_empty_new_reg_0 ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_2 ));
  LUT4 #(
    .INIT(16'hFFAB)) 
    \GEN_MM2S.queue_empty_new_i_1 
       (.I0(mm2s_desc_flush),
        .I1(out),
        .I2(\GEN_MM2S.queue_empty_new_reg ),
        .I3(\GEN_MM2S.queue_empty_new_reg_0 ),
        .O(p_6_out));
  LUT3 #(
    .INIT(8'hAB)) 
    \GEN_MM2S.reg1[90]_i_1 
       (.I0(mm2s_desc_flush),
        .I1(out),
        .I2(\GEN_MM2S.queue_empty_new_reg ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_1 ));
  LUT3 #(
    .INIT(8'hF2)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1 
       (.I0(assert_sftrst_d1),
        .I1(min_assert_sftrst),
        .I2(\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .O(assert_sftrst_d1_reg_0));
  LUT3 #(
    .INIT(8'hAB)) 
    \GEN_S2MM.reg2[90]_i_1 
       (.I0(p_0_in),
        .I1(out),
        .I2(\GEN_MM2S.queue_empty_new_reg ),
        .O(queue_sinit2));
  LUT4 #(
    .INIT(16'h888F)) 
    \GEN_SYNC_FIFO.follower_full_mm2s_i_1 
       (.I0(follower_full_mm2s),
        .I1(m_axis_mm2s_cntrl_tready),
        .I2(out),
        .I3(\GEN_MM2S.queue_empty_new_reg ),
        .O(\GEN_SYNC_FIFO.follower_full_mm2s_reg ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_1 
       (.I0(out),
        .I1(\GEN_MM2S.queue_empty_new_reg ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .I1(sig_rst2all_stop_request_1),
        .O(\GEN_ASYNC_RESET.halt_i_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h888F)) 
    \counter[7]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .I2(out),
        .I3(\GEN_MM2S.queue_empty_new_reg ),
        .O(m_axi_sg_rvalid_0));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(s2mm_sts_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    i_22
       (.I0(out),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    prmry_resetn_inst
       (.I0(s2mm_sts_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'h04)) 
    resetn_i
       (.I0(s_soft_reset_i),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_rst_module" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_rst_module
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    s2mm_prmry_reset_out_n,
    s2mm_sts_reset_out_n,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ,
    soft_reset_d1,
    mm2s_halt,
    s2mm_halt,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    m_axi_sg_aresetn,
    dm_m_axi_sg_aresetn,
    rdy_to2,
    p_0_in_0,
    SR,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_1 ,
    queue_sinit2,
    \GEN_ASYNC_RESET.scndry_resetn_reg_2 ,
    ftch_error_reg,
    \GEN_ASYNC_RESET.scndry_resetn_reg_3 ,
    m_axi_sg_rvalid_0,
    \GEN_SYNC_FIFO.follower_full_mm2s_reg ,
    p_0_in__0,
    fifo_sinit,
    D,
    \GEN_ASYNC_RESET.halt_i_reg ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_4 ,
    p_6_out,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    \GEN_ASYNC_RESET.halt_i_reg_1 ,
    soft_reset_clr,
    m_axi_sg_aclk,
    mm2s_all_idle,
    mm2s_halt_cmplt,
    m_axi_mm2s_aclk,
    soft_reset,
    soft_reset_re0,
    s2mm_all_idle,
    s2mm_halt_cmplt,
    m_axi_s2mm_aclk,
    mm2s_stop,
    s2mm_stop,
    scndry_out,
    rdy,
    mm2s_desc_flush,
    p_0_in,
    p_7_out,
    p_5_out,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    follower_full_mm2s,
    m_axis_mm2s_cntrl_tready,
    sts_received_d1,
    p_13_out,
    p_37_out,
    \GEN_MM2S.queue_empty_new_reg ,
    sig_rst2all_stop_request,
    sig_rst2all_stop_request_1,
    axi_resetn,
    s_axi_lite_aclk);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output s2mm_prmry_reset_out_n;
  output s2mm_sts_reset_out_n;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  output soft_reset_d1;
  output mm2s_halt;
  output s2mm_halt;
  output s2mm_soft_reset_done;
  output mm2s_soft_reset_done;
  output m_axi_sg_aresetn;
  output dm_m_axi_sg_aresetn;
  output rdy_to2;
  output p_0_in_0;
  output [0:0]SR;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  output queue_sinit2;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_2 ;
  output ftch_error_reg;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_3 ;
  output [0:0]m_axi_sg_rvalid_0;
  output \GEN_SYNC_FIFO.follower_full_mm2s_reg ;
  output p_0_in__0;
  output fifo_sinit;
  output [0:0]D;
  output [0:0]\GEN_ASYNC_RESET.halt_i_reg ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_4 ;
  output p_6_out;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  output \GEN_ASYNC_RESET.halt_i_reg_1 ;
  output soft_reset_clr;
  input m_axi_sg_aclk;
  input mm2s_all_idle;
  input mm2s_halt_cmplt;
  input m_axi_mm2s_aclk;
  input soft_reset;
  input soft_reset_re0;
  input s2mm_all_idle;
  input s2mm_halt_cmplt;
  input m_axi_s2mm_aclk;
  input mm2s_stop;
  input s2mm_stop;
  input scndry_out;
  input rdy;
  input mm2s_desc_flush;
  input p_0_in;
  input p_7_out;
  input p_5_out;
  input [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input follower_full_mm2s;
  input m_axis_mm2s_cntrl_tready;
  input sts_received_d1;
  input p_13_out;
  input p_37_out;
  input [0:0]\GEN_MM2S.queue_empty_new_reg ;
  input sig_rst2all_stop_request;
  input sig_rst2all_stop_request_1;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  wire [0:0]\GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_1 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_2 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_3 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_4 ;
  wire [0:0]\GEN_MM2S.queue_empty_new_reg ;
  wire [0:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I_n_13 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I_n_7 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_18 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I_n_3 ;
  wire \GEN_SYNC_FIFO.follower_full_mm2s_reg ;
  wire REG_HRD_RST_n_0;
  wire [0:0]SR;
  wire axi_resetn;
  wire dm_m_axi_sg_aresetn;
  wire fifo_sinit;
  wire follower_full_mm2s;
  wire ftch_error_reg;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire [0:0]m_axi_sg_rvalid_0;
  wire m_axis_mm2s_cntrl_tready;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_desc_flush;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_soft_reset_done;
  wire mm2s_stop;
  wire out;
  wire p_0_in;
  wire p_0_in_0;
  wire p_0_in__0;
  wire p_13_out;
  wire p_37_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire queue_sinit2;
  wire rdy;
  wire rdy_to2;
  wire s2mm_all_idle;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_prmry_reset_out_n;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire s2mm_sts_reset_out_n;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_1;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  wire sts_received_d1;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ASYNC_WRITE.awvalid_to2_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .O(SR));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[17]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .I1(rdy),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ASYNC_WRITE.rdy_to2_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ),
        .I1(scndry_out),
        .O(rdy_to2));
  design_1_axi_ethernet_0_dma_0_axi_dma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (s2mm_soft_reset_done),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 (mm2s_soft_reset_done),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_ASYNC_RESET.scndry_resetn_reg_2 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_1 (\GEN_ASYNC_RESET.scndry_resetn_reg_3 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ),
        .assert_sftrst_d1_reg_0(\GEN_RESET_FOR_MM2S.RESET_I_n_13 ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axis_ftch_sts_tready_reg(\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_stop(mm2s_stop),
        .out(out),
        .p_0_in__0(p_0_in__0),
        .p_5_out(p_5_out),
        .p_7_out(p_7_out),
        .s2mm_stop(s2mm_stop),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_RESET_FOR_S2MM.RESET_I_n_3 ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .soft_reset(soft_reset),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0),
        .soft_reset_re_reg_0(\GEN_RESET_FOR_MM2S.RESET_I_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_MM2S.RESET_I_n_13 ),
        .Q(mm2s_soft_reset_done),
        .R(REG_HRD_RST_n_0));
  design_1_axi_ethernet_0_dma_0_axi_dma_reset_1 \GEN_RESET_FOR_S2MM.RESET_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg_0 (\GEN_RESET_FOR_MM2S.RESET_I_n_7 ),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (s2mm_halt),
        .\GEN_ASYNC_RESET.halt_i_reg_1 (\GEN_ASYNC_RESET.halt_i_reg ),
        .\GEN_ASYNC_RESET.halt_i_reg_2 (\GEN_ASYNC_RESET.halt_i_reg_1 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\GEN_RESET_FOR_S2MM.RESET_I_n_3 ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 (s2mm_soft_reset_done),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_2 (mm2s_soft_reset_done),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_ASYNC_RESET.scndry_resetn_reg_0 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_1 (\GEN_ASYNC_RESET.scndry_resetn_reg_1 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_2 (\GEN_ASYNC_RESET.scndry_resetn_reg_4 ),
        .\GEN_MM2S.queue_empty_new_reg (out),
        .\GEN_MM2S.queue_empty_new_reg_0 (\GEN_MM2S.queue_empty_new_reg ),
        .\GEN_SYNC_FIFO.follower_full_mm2s_reg (\GEN_SYNC_FIFO.follower_full_mm2s_reg ),
        .assert_sftrst_d1_reg_0(\GEN_RESET_FOR_S2MM.RESET_I_n_18 ),
        .fifo_sinit(fifo_sinit),
        .follower_full_mm2s(follower_full_mm2s),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(m_axi_sg_rvalid_0),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .mm2s_desc_flush(mm2s_desc_flush),
        .out(\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .p_0_in(p_0_in),
        .p_13_out(p_13_out),
        .p_37_out(p_37_out),
        .p_6_out(p_6_out),
        .p_7_out(p_7_out),
        .queue_sinit2(queue_sinit2),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_prmry_reset_out_n(s2mm_prmry_reset_out_n),
        .s2mm_sts_reset_out_n(s2mm_sts_reset_out_n),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .sig_rst2all_stop_request_1(sig_rst2all_stop_request_1),
        .soft_reset(soft_reset),
        .sts_received_d1(sts_received_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_S2MM.RESET_I_n_18 ),
        .Q(s2mm_soft_reset_done),
        .R(REG_HRD_RST_n_0));
  design_1_axi_ethernet_0_dma_0_cdc_sync REG_HRD_RST
       (.\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg (REG_HRD_RST_n_0),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg (mm2s_soft_reset_done),
        .\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 (s2mm_soft_reset_done),
        .axi_resetn(axi_resetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ));
  design_1_axi_ethernet_0_dma_0_cdc_sync_2 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ),
        .O(p_0_in_0));
  LUT2 #(
    .INIT(4'h8)) 
    \dmacr_i[2]_i_1 
       (.I0(s2mm_soft_reset_done),
        .I1(mm2s_soft_reset_done),
        .O(soft_reset_clr));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_cmdsts_if" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_cmdsts_if
   (p_10_out_0,
    p_9_out,
    p_8_out,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ,
    sts_received_i_reg_0,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ,
    m_axis_s2mm_sts_tready,
    write_cmnd_cmb,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ,
    E,
    dma_s2mm_error,
    fifo_sinit,
    s2mm_interr_i,
    m_axi_sg_aclk,
    s2mm_slverr_i,
    s2mm_decerr_i,
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_3 ,
    \QUEUE_COUNT.cmnds_queued_shift_reg[1] ,
    s2mm_stop_i2_out,
    s2mm_scndry_resetn,
    m_axis_s2mm_sts_tvalid_int,
    p_27_out,
    sts_received_d1,
    s2mm_halt,
    cmd_wr_mask,
    p_26_out,
    s2mm_error_reg_0,
    p_13_out);
  output p_10_out_0;
  output p_9_out;
  output p_8_out;
  output \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  output sts_received_i_reg_0;
  output \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ;
  output m_axis_s2mm_sts_tready;
  output write_cmnd_cmb;
  output [0:0]\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ;
  output \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ;
  output [0:0]E;
  output dma_s2mm_error;
  input fifo_sinit;
  input s2mm_interr_i;
  input m_axi_sg_aclk;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ;
  input \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_3 ;
  input [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[1] ;
  input s2mm_stop_i2_out;
  input s2mm_scndry_resetn;
  input m_axis_s2mm_sts_tvalid_int;
  input p_27_out;
  input sts_received_d1;
  input s2mm_halt;
  input cmd_wr_mask;
  input p_26_out;
  input s2mm_error_reg_0;
  input [0:0]p_13_out;

  wire \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ;
  wire [0:0]\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ;
  wire \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ;
  wire \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_3 ;
  wire [0:0]E;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ;
  wire \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ;
  wire [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[1] ;
  wire cmd_wr_mask;
  wire dma_s2mm_error;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire p_10_out_0;
  wire [0:0]p_13_out;
  wire p_26_out;
  wire p_27_out;
  wire p_8_out;
  wire p_9_out;
  wire s2mm_decerr_i;
  wire s2mm_error_i_1_n_0;
  wire s2mm_error_reg_0;
  wire s2mm_halt;
  wire s2mm_interr_i;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s2mm_stop_i2_out;
  wire sts_received_d1;
  wire sts_received_i_i_1__0_n_0;
  wire sts_received_i_reg_0;
  wire sts_tready_i_1__0_n_0;
  wire write_cmnd_cmb;

  FDRE #(
    .INIT(1'b0)) 
    \DETERMINATE_BTT_MODE.s2mm_decerr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_decerr_i),
        .Q(p_8_out),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \DETERMINATE_BTT_MODE.s2mm_interr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_interr_i),
        .Q(p_10_out_0),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_3 ),
        .Q(\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DETERMINATE_BTT_MODE.s2mm_slverr_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_slverr_i),
        .Q(p_9_out),
        .R(fifo_sinit));
  LUT5 #(
    .INIT(32'h88888088)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[32]_i_1 
       (.I0(\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ),
        .I1(s2mm_scndry_resetn),
        .I2(sts_received_d1),
        .I3(sts_received_i_reg_0),
        .I4(s2mm_halt),
        .O(\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 ));
  FDRE \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 ),
        .Q(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .R(fifo_sinit));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1 
       (.I0(\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 ),
        .I1(sts_received_d1),
        .I2(sts_received_i_reg_0),
        .I3(s2mm_halt),
        .I4(cmd_wr_mask),
        .O(\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \QUEUE_COUNT.cmnds_queued_shift[0]_i_2 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I1(\QUEUE_COUNT.cmnds_queued_shift_reg[1] ),
        .I2(s2mm_stop_i2_out),
        .O(write_cmnd_cmb));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_2__0 
       (.I0(\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 ),
        .I1(\QUEUE_COUNT.cmnds_queued_shift_reg[1] ),
        .I2(p_26_out),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    s2mm_error_i_1
       (.I0(p_10_out_0),
        .I1(p_8_out),
        .I2(s2mm_error_reg_0),
        .I3(p_13_out),
        .I4(p_9_out),
        .I5(dma_s2mm_error),
        .O(s2mm_error_i_1_n_0));
  FDRE s2mm_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_error_i_1_n_0),
        .Q(dma_s2mm_error),
        .R(fifo_sinit));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    sts_received_i_i_1__0
       (.I0(s2mm_scndry_resetn),
        .I1(m_axis_s2mm_sts_tvalid_int),
        .I2(sts_received_i_reg_0),
        .I3(p_27_out),
        .O(sts_received_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_received_i_i_1__0_n_0),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    sts_tready_i_1__0
       (.I0(s2mm_scndry_resetn),
        .I1(sts_received_i_reg_0),
        .I2(m_axis_s2mm_sts_tready),
        .I3(m_axis_s2mm_sts_tvalid_int),
        .O(sts_tready_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1__0_n_0),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_mngr" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_mngr
   (s2mm_all_idle,
    desc_fetch_done_d1,
    zero_length_error,
    s2mm_rxlength_set,
    sts_received_d1,
    p_13_out_0,
    s2mm_stop,
    p_0_in,
    s_axis_s2mm_cmd_tvalid_split,
    m_axis_s2mm_sts_tready,
    s_axis_s2mm_updtptr_tvalid,
    writing_app_fields,
    updt_sts,
    p_3_out,
    s2mm_halted_set_reg,
    s2mm_halted_clr_reg,
    p_3_out_1,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \GEN_SM_FOR_LENGTH.desc_fetch_req_reg ,
    sts2_queue_wren,
    Q,
    in,
    s_axis_s2mm_sts_tready,
    E,
    s2mm_cmd_wdata,
    dma_s2mm_error,
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[63] ,
    fifo_sinit,
    s2mm_interr_i,
    m_axi_sg_aclk,
    s2mm_slverr_i,
    s2mm_decerr_i,
    s2mm_dmacr,
    s2mm_halted_set0,
    p_10_out,
    \GEN_SM_FOR_LENGTH.zero_length_error_reg ,
    s2mm_stop_i2_out,
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ,
    \GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ,
    \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ,
    updt_data_reg,
    m_axi_sg_aresetn,
    idle_reg,
    halted_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    ch2_ftch_queue_empty,
    queue_sinit2,
    FIFO_Full,
    \GEN_SM_FOR_LENGTH.rxlength_reg[7] ,
    DI,
    p_13_out,
    p_34_out,
    p_28_out,
    m_axis_s2mm_sts_tvalid_int,
    s2mm_halt,
    s_axis_s2mm_sts_tvalid,
    \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ,
    s_axis_s2mm_cmd_tready,
    ptr2_queue_full,
    SR,
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ,
    D,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32] );
  output s2mm_all_idle;
  output desc_fetch_done_d1;
  output zero_length_error;
  output s2mm_rxlength_set;
  output sts_received_d1;
  output p_13_out_0;
  output s2mm_stop;
  output p_0_in;
  output s_axis_s2mm_cmd_tvalid_split;
  output m_axis_s2mm_sts_tready;
  output s_axis_s2mm_updtptr_tvalid;
  output writing_app_fields;
  output updt_sts;
  output p_3_out;
  output s2mm_halted_set_reg;
  output s2mm_halted_clr_reg;
  output p_3_out_1;
  output \GEN_S2MM.queue_dout2_valid_reg ;
  output [0:0]\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ;
  output sts2_queue_wren;
  output [15:0]Q;
  output [0:33]in;
  output s_axis_s2mm_sts_tready;
  output [0:0]E;
  output [53:0]s2mm_cmd_wdata;
  output dma_s2mm_error;
  output [57:0]\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63] ;
  input fifo_sinit;
  input s2mm_interr_i;
  input m_axi_sg_aclk;
  input s2mm_slverr_i;
  input s2mm_decerr_i;
  input [0:0]s2mm_dmacr;
  input s2mm_halted_set0;
  input p_10_out;
  input \GEN_SM_FOR_LENGTH.zero_length_error_reg ;
  input s2mm_stop_i2_out;
  input \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ;
  input [7:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ;
  input \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  input updt_data_reg;
  input m_axi_sg_aresetn;
  input idle_reg;
  input halted_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input ch2_ftch_queue_empty;
  input queue_sinit2;
  input FIFO_Full;
  input [7:0]\GEN_SM_FOR_LENGTH.rxlength_reg[7] ;
  input [6:0]DI;
  input [110:0]p_13_out;
  input p_34_out;
  input p_28_out;
  input m_axis_s2mm_sts_tvalid_int;
  input s2mm_halt;
  input s_axis_s2mm_sts_tvalid;
  input [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ;
  input s_axis_s2mm_cmd_tready;
  input ptr2_queue_full;
  input [0:0]SR;
  input \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ;
  input [0:0]D;
  input [0:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32] ;

  wire [0:0]D;
  wire \DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ;
  wire [6:0]DI;
  wire [0:0]E;
  wire FIFO_Full;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_20 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_21 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_23 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_24 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_10 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_11 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_12 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_13 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_14 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_15 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_16 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_17 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_18 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_19 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_20 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_21 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_22 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_23 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_24 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_25 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_26 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_27 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_28 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_29 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_30 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_31 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_32 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_33 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_34 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_35 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_4 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_5 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_6 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_7 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_8 ;
  wire \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_9 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_5 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_8 ;
  wire \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ;
  wire [7:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ;
  wire [0:0]\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ;
  wire [7:0]\GEN_SM_FOR_LENGTH.rxlength_reg[7] ;
  wire \GEN_SM_FOR_LENGTH.zero_length_error_reg ;
  wire [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ;
  wire [57:0]\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63] ;
  wire [15:0]Q;
  wire [0:0]SR;
  wire ch2_ftch_queue_empty;
  wire cmd_wr_mask;
  wire desc_fetch_done_d1;
  wire desc_fetch_req_cmb;
  wire dma_s2mm_error;
  wire fifo_sinit;
  wire halted_reg;
  wire idle_reg;
  wire [0:33]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axis_s2mm_sts_tready;
  wire m_axis_s2mm_sts_tvalid_int;
  wire mm2s_scndry_resetn;
  wire p_0_in;
  wire p_10_out;
  wire p_10_out_0;
  wire [110:0]p_13_out;
  wire p_13_out_0;
  wire p_19_out;
  wire p_1_out;
  wire p_21_out;
  wire p_26_out;
  wire p_27_out;
  wire p_28_out;
  wire p_34_out;
  wire p_3_out;
  wire p_3_out_1;
  wire [32:32]p_4_out;
  wire p_8_out;
  wire p_9_out;
  wire ptr2_queue_full;
  wire queue_sinit2;
  wire s2mm_all_idle;
  wire [53:0]s2mm_cmd_wdata;
  wire s2mm_cmnd_idle1__2;
  wire s2mm_decerr_i;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halted_clr_reg;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg;
  wire s2mm_interr_i;
  wire [15:0]s2mm_rxlength;
  wire s2mm_rxlength_set;
  wire s2mm_scndry_resetn;
  wire s2mm_slverr_i;
  wire s2mm_stop;
  wire s2mm_stop_i2_out;
  wire s_axis_s2mm_cmd_tready;
  wire s_axis_s2mm_cmd_tvalid_split;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire sts2_queue_wren;
  wire sts_received_d1;
  wire updt_data_reg;
  wire updt_sts;
  wire write_cmnd_cmb;
  wire writing_app_fields;
  wire zero_length_error;

  design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_sg_if \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF 
       (.D(desc_fetch_req_cmb),
        .E(E),
        .FIFO_Full(FIFO_Full),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 (p_3_out),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32] ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33]_0 ({D,\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_8 }),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 (writing_app_fields),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 ({p_4_out,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_4 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_5 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_6 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_7 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_8 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_9 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_10 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_11 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_12 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_13 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_14 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_15 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_16 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_17 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_18 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_19 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_20 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_21 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_22 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_23 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_24 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_25 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_26 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_27 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_28 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_29 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_30 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_31 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_32 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_33 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_34 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_35 }),
        .\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 (sts_received_d1),
        .\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 (p_13_out_0),
        .\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 (updt_sts),
        .\GEN_S2MM.queue_dout2_valid_reg (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_SM_FOR_LENGTH.desc_fetch_req_reg (\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ),
        .\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ),
        .\GEN_SOF_QUEUE_MODE.sof_received_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_5 ),
        .\INFERRED_GEN.cnt_i_reg[0] (p_21_out),
        .\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 (\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63] ),
        .Q(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_21 ),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .cmd_wr_mask(cmd_wr_mask),
        .fifo_sinit(fifo_sinit),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_10_out(p_10_out),
        .p_10_out_0(p_10_out_0),
        .p_13_out({p_13_out[110:79],p_13_out[74:49]}),
        .p_19_out(p_19_out),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_3_out_1(p_3_out_1),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .ptr2_queue_full(ptr2_queue_full),
        .queue_sinit2(queue_sinit2),
        .s2mm_cmd_wdata(s2mm_cmd_wdata[15:0]),
        .s2mm_cmnd_idle1__2(s2mm_cmnd_idle1__2),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .sts2_queue_wren(sts2_queue_wren),
        .updt_data_reg_0(s_axis_s2mm_updtptr_tvalid),
        .updt_data_reg_1(updt_data_reg));
  design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_sm \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM 
       (.D(desc_fetch_req_cmb),
        .DI(DI),
        .E(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10 ),
        .\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[3]_0 (p_0_in),
        .\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 ({\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_20 ,\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_21 }),
        .\GEN_S2MM.queue_dout2_new_reg[64] (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_24 ),
        .\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 (s_axis_s2mm_cmd_tvalid_split),
        .\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 (\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] ),
        .\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0 (p_21_out),
        .\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg_0 (\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ),
        .\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 (s2mm_rxlength),
        .\GEN_SM_FOR_LENGTH.rxlength_reg[7]_0 (\GEN_SM_FOR_LENGTH.rxlength_reg[7] ),
        .\GEN_SM_FOR_LENGTH.zero_length_error_reg_0 (zero_length_error),
        .\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 (s2mm_rxlength_set),
        .\GEN_SM_FOR_LENGTH.zero_length_error_reg_2 (\GEN_SM_FOR_LENGTH.zero_length_error_reg ),
        .Q(Q),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[1]_0 (SR),
        .SR(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_23 ),
        .desc_fetch_done_d1(desc_fetch_done_d1),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_10_out(p_10_out),
        .p_13_out({p_13_out[78:75],p_13_out[48:0]}),
        .p_19_out(p_19_out),
        .p_1_out(p_1_out),
        .p_26_out(p_26_out),
        .p_28_out(p_28_out),
        .p_34_out(p_34_out),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_cmd_wdata(s2mm_cmd_wdata),
        .s2mm_cmnd_idle1__2(s2mm_cmnd_idle1__2),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_s2mm_cmd_tready(s_axis_s2mm_cmd_tready),
        .write_cmnd_cmb(write_cmnd_cmb));
  design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_sts_strm \GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM 
       (.FIFO_Full(FIFO_Full),
        .\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 (s2mm_rxlength),
        .\GEN_SYNC_FIFO.follower_empty_reg_0 (p_3_out),
        .\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 (\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ),
        .Q({p_4_out,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_4 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_5 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_6 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_7 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_8 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_9 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_10 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_11 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_12 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_13 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_14 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_15 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_16 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_17 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_18 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_19 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_20 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_21 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_22 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_23 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_24 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_25 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_26 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_27 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_28 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_29 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_30 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_31 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_32 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_33 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_34 ,\GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM_n_35 }),
        .SR(\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_23 ),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_1_out(p_1_out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
  design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_cmdsts_if \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS 
       (.\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_5 ),
        .\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_8 ),
        .\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2 (\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9 ),
        .\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_3 (\DETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg ),
        .E(\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10 ),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0 (s_axis_s2mm_cmd_tvalid_split),
        .\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1 (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_24 ),
        .\QUEUE_COUNT.cmnds_queued_shift_reg[1] (\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM_n_20 ),
        .cmd_wr_mask(cmd_wr_mask),
        .dma_s2mm_error(dma_s2mm_error),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .m_axis_s2mm_sts_tvalid_int(m_axis_s2mm_sts_tvalid_int),
        .p_10_out_0(p_10_out_0),
        .p_13_out(p_13_out[48]),
        .p_26_out(p_26_out),
        .p_27_out(p_27_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .s2mm_decerr_i(s2mm_decerr_i),
        .s2mm_error_reg_0(p_21_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_interr_i(s2mm_interr_i),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_slverr_i(s2mm_slverr_i),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .sts_received_d1(sts_received_d1),
        .sts_received_i_reg_0(p_13_out_0),
        .write_cmnd_cmb(write_cmnd_cmb));
  design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_sts_mngr \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR 
       (.fifo_sinit(fifo_sinit),
        .halted_reg(halted_reg),
        .idle_reg(idle_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .s2mm_all_idle(s2mm_all_idle),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halted_clr_reg_0(s2mm_halted_clr_reg),
        .s2mm_halted_set0(s2mm_halted_set0),
        .s2mm_halted_set_reg_0(s2mm_halted_set_reg),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0 ),
        .Q(p_0_in),
        .R(fifo_sinit));
  FDRE \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_stop_i2_out),
        .Q(s2mm_stop),
        .R(fifo_sinit));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sg_if" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_sg_if
   (\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ,
    p_26_out,
    p_27_out,
    updt_data_reg_0,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ,
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ,
    cmd_wr_mask,
    p_3_out_1,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \GEN_SM_FOR_LENGTH.desc_fetch_req_reg ,
    sts2_queue_wren,
    D,
    s2mm_cmnd_idle1__2,
    in,
    E,
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 ,
    fifo_sinit,
    m_axi_sg_aclk,
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ,
    updt_data_reg_1,
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ,
    ch2_ftch_queue_empty,
    p_19_out,
    queue_sinit2,
    p_10_out,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ,
    FIFO_Full,
    Q,
    s2mm_stop_i2_out,
    s2mm_dmacr,
    s2mm_scndry_resetn,
    \GEN_SOF_QUEUE_MODE.sof_received_reg_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 ,
    p_10_out_0,
    p_9_out,
    p_8_out,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[0] ,
    ptr2_queue_full,
    s2mm_cmd_wdata,
    p_13_out,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 );
  output \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ;
  output p_26_out;
  output p_27_out;
  output updt_data_reg_0;
  output \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ;
  output \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ;
  output cmd_wr_mask;
  output p_3_out_1;
  output \GEN_S2MM.queue_dout2_valid_reg ;
  output [0:0]\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ;
  output sts2_queue_wren;
  output [0:0]D;
  output s2mm_cmnd_idle1__2;
  output [0:33]in;
  output [0:0]E;
  output [57:0]\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 ;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ;
  input updt_data_reg_1;
  input \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ;
  input ch2_ftch_queue_empty;
  input p_19_out;
  input queue_sinit2;
  input p_10_out;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ;
  input FIFO_Full;
  input [0:0]Q;
  input s2mm_stop_i2_out;
  input [0:0]s2mm_dmacr;
  input s2mm_scndry_resetn;
  input \GEN_SOF_QUEUE_MODE.sof_received_reg_0 ;
  input [32:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 ;
  input p_10_out_0;
  input p_9_out;
  input p_8_out;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input ptr2_queue_full;
  input [15:0]s2mm_cmd_wdata;
  input [57:0]p_13_out;
  input [1:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33]_0 ;
  input [0:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_10 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_11 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_12 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_13 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_14 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_15 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_16 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_17 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_18 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_19 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_20 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_5 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_6 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_7 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_8 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_9 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ;
  wire [0:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ;
  wire [1:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ;
  wire [32:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 ;
  wire \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ;
  wire \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ;
  wire \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ;
  wire \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire [0:0]\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ;
  wire \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_count[2]_i_2_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0 ;
  wire \GEN_SOF_QUEUE_MODE.sof_received_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [57:0]\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 ;
  wire [0:0]Q;
  wire ch2_ftch_queue_empty;
  wire cmd_wr_mask;
  wire fifo_sinit;
  wire [0:33]in;
  wire m_axi_sg_aclk;
  wire p_10_out;
  wire p_10_out_0;
  wire [57:0]p_13_out;
  wire p_19_out;
  wire p_26_out;
  wire p_27_out;
  wire p_3_out_1;
  wire p_8_out;
  wire p_9_out;
  wire ptr2_queue_full;
  wire queue_sinit2;
  wire [15:0]s2mm_cmd_wdata;
  wire s2mm_cmnd_idle1__2;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire s_axis_s2mm_updtsts_tvalid;
  wire [2:0]sof_count;
  wire sof_received;
  wire sts2_queue_wren;
  wire sts_received_re;
  wire sts_shftenbl2_out;
  wire updt_data_reg_0;
  wire updt_data_reg_1;
  wire [33:33]updt_desc_sts;
  wire [33:32]updt_zero_reg3;
  wire [33:32]updt_zero_reg4;
  wire [33:32]updt_zero_reg5;
  wire [33:32]updt_zero_reg6;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized2 \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO 
       (.D(D),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [15:0]),
        .\GEN_S2MM.queue_dout2_new_reg[90] (updt_data_reg_0),
        .\GEN_S2MM.queue_dout2_valid_reg (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_SM_FOR_LENGTH.desc_fetch_req_reg (\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ),
        .\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ({\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_5 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_6 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_7 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_8 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_9 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_10 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_11 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_12 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_13 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_14 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_15 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_16 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_17 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_18 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_19 ,\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_20 }),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .Q(Q),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_10_out(p_10_out),
        .p_19_out(p_19_out),
        .p_3_out_1(p_3_out_1),
        .queue_sinit2(queue_sinit2),
        .s2mm_cmd_wdata(s2mm_cmd_wdata),
        .s2mm_cmnd_idle1__2(s2mm_cmnd_idle1__2),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .sts_received_re(sts_received_re));
  LUT6 #(
    .INIT(64'h0020AAAAAAAAAAAA)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .I1(s2mm_halt),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I4(s2mm_scndry_resetn),
        .I5(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1 
       (.I0(\GEN_SOF_QUEUE_MODE.sof_received_reg_0 ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [26]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I3(s2mm_scndry_resetn),
        .I4(sts_received_re),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1 
       (.I0(sof_received),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [27]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I3(s2mm_scndry_resetn),
        .I4(sts_received_re),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1 
       (.I0(p_10_out_0),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [28]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I3(s2mm_scndry_resetn),
        .I4(sts_received_re),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1 
       (.I0(p_9_out),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [29]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I3(s2mm_scndry_resetn),
        .I4(sts_received_re),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1 
       (.I0(p_8_out),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [30]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I3(s2mm_scndry_resetn),
        .I4(sts_received_re),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080F08080)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [31]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I2(s2mm_scndry_resetn),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I5(s2mm_halt),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8080B080)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1 
       (.I0(\GEN_SOF_QUEUE_MODE.sof_received_reg_0 ),
        .I1(sts_received_re),
        .I2(s2mm_scndry_resetn),
        .I3(updt_zero_reg3[32]),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20203000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [32]),
        .I1(sts_received_re),
        .I2(s2mm_scndry_resetn),
        .I3(updt_zero_reg3[33]),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_20 ),
        .Q(in[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_10 ),
        .Q(in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_9 ),
        .Q(in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_8 ),
        .Q(in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_7 ),
        .Q(in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_6 ),
        .Q(in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_5 ),
        .Q(in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [16]),
        .Q(in[17]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [17]),
        .Q(in[16]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [18]),
        .Q(in[15]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [19]),
        .Q(in[14]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_19 ),
        .Q(in[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [20]),
        .Q(in[13]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [21]),
        .Q(in[12]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [22]),
        .Q(in[11]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [23]),
        .Q(in[10]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [24]),
        .Q(in[9]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [25]),
        .Q(in[8]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[26]_i_1_n_0 ),
        .Q(in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[27]_i_1_n_0 ),
        .Q(in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[28]_i_1_n_0 ),
        .Q(in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[29]_i_1_n_0 ),
        .Q(in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_18 ),
        .Q(in[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[30]_i_1_n_0 ),
        .Q(in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[31]_i_1_n_0 ),
        .Q(in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1_n_0 ),
        .Q(in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[33]_i_1_n_0 ),
        .Q(updt_desc_sts),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_17 ),
        .Q(in[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_16 ),
        .Q(in[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_15 ),
        .Q(in[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_14 ),
        .Q(in[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_13 ),
        .Q(in[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_12 ),
        .Q(in[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO_n_11 ),
        .Q(in[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[32]),
        .Q(updt_zero_reg3[32]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg4[33]),
        .Q(updt_zero_reg3[33]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[32]),
        .Q(updt_zero_reg4[32]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg4_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg5[33]),
        .Q(updt_zero_reg4[33]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_2 
       (.I0(FIFO_Full),
        .I1(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I3(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ),
        .O(sts_shftenbl2_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[32]),
        .Q(updt_zero_reg5[32]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts_shftenbl2_out),
        .D(updt_zero_reg6[33]),
        .Q(updt_zero_reg5[33]),
        .R(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_1 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDFFFDDDD)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(sts_received_re),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ),
        .I3(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I4(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I5(FIFO_Full),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33]_0 [0]),
        .Q(updt_zero_reg6[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0 ),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6_reg[33]_0 [1]),
        .Q(updt_zero_reg6[33]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0AAA8888)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(\GEN_SOF_QUEUE_MODE.sof_received_reg_0 ),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_1 [32]),
        .I3(sts_shftenbl2_out),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .O(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_i_1_n_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h00202020)) 
    \GEN_DESC_UPDT_QUEUE.desc_update_done_i_1 
       (.I0(updt_desc_sts),
        .I1(FIFO_Full),
        .I2(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I3(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ),
        .O(p_27_out));
  FDRE \GEN_DESC_UPDT_QUEUE.desc_update_done_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_27_out),
        .Q(p_26_out),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .Q(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .R(fifo_sinit));
  LUT6 #(
    .INIT(64'hAA0A8888AAAA8888)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(sts_received_re),
        .I2(s_axis_s2mm_updtsts_tvalid),
        .I3(FIFO_Full),
        .I4(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I5(updt_desc_sts),
        .O(\GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_i_2 
       (.I0(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I2(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .O(s_axis_s2mm_updtsts_tvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0 ),
        .Q(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[63]_i_1 
       (.I0(updt_data_reg_0),
        .I1(ptr2_queue_full),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0 ),
        .Q(cmd_wr_mask),
        .R(fifo_sinit));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1 
       (.I0(sof_count[0]),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6666696699999999)) 
    \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1 
       (.I0(sof_count[0]),
        .I1(sof_count[1]),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(s2mm_halt),
        .I5(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB04)) 
    \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I1(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I2(s2mm_halt),
        .I3(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \GEN_SOF_QUEUE_MODE.sof_count[2]_i_2 
       (.I0(sof_count[2]),
        .I1(sof_count[1]),
        .I2(sof_count[0]),
        .I3(sts_received_re),
        .I4(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0 ),
        .Q(sof_count[0]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0 ),
        .Q(sof_count[1]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0 ),
        .D(\GEN_SOF_QUEUE_MODE.sof_count[2]_i_2_n_0 ),
        .Q(sof_count[2]),
        .R(fifo_sinit));
  LUT6 #(
    .INIT(64'hFFFFFEFFCCCCCECC)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_1 
       (.I0(\GEN_SOF_QUEUE_MODE.sof_received_reg_0 ),
        .I1(\GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0 ),
        .I2(s2mm_halt),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_1 ),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0 ),
        .I5(sof_received),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_SOF_QUEUE_MODE.sof_received_i_2 
       (.I0(cmd_wr_mask),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(sof_count[2]),
        .I3(sof_count[0]),
        .I4(sof_count[1]),
        .O(\GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SOF_QUEUE_MODE.sof_received_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0 ),
        .Q(sof_received),
        .R(fifo_sinit));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \INFERRED_GEN.data_reg[11][0]_srl12_i_1 
       (.I0(updt_desc_sts),
        .I1(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I3(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h002A)) 
    \INFERRED_GEN.data_reg[11][33]_srl12_i_1 
       (.I0(\GEN_DESC_UPDT_QUEUE.updt_sts_reg_0 ),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.writing_app_fields_reg_0 ),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32]_0 ),
        .I3(FIFO_Full),
        .O(sts2_queue_wren));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[26]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [26]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[27]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [27]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[28]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [28]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[29]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [29]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[30]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [30]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[31]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [31]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[32]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [32]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[33]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [33]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[34]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [34]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[35]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [35]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[36]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [36]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[37]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [37]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[38]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [38]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[39]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [39]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[40]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [40]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[41]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [41]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[42]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [42]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[43]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [43]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[44]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [44]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[45]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [45]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[46]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [46]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[47]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [47]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[48]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [48]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[49]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [49]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[50]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [50]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[51]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [51]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[52]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [52]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[53]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [53]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[54]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [54]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[55]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [55]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[56]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [56]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \PTR_64BIT_CURDESC.updt_desc_reg0_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[57]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [57]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    updt_data_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_data_reg_1),
        .Q(updt_data_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[4]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [4]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[5]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [5]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[6]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [6]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[7]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [7]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[8]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [8]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[9]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [9]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[10]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [10]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[11]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [11]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[12]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [12]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[13]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [13]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[14]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [14]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[15]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [15]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[16]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [16]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[17]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [17]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[18]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [18]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[19]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [19]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[20]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [20]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[21]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [21]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[22]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [22]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[23]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [23]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[24]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [24]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[25]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [25]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[0]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [0]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[1]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [1]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[2]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [2]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \updt_desc_reg0_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_10_out),
        .D(p_13_out[3]),
        .Q(\PTR_64BIT_CURDESC.updt_desc_reg0_reg[63]_0 [3]),
        .R(fifo_sinit));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sm" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_sm
   (desc_fetch_done_d1,
    \GEN_SM_FOR_LENGTH.zero_length_error_reg_0 ,
    p_19_out,
    \GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ,
    Q,
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 ,
    s2mm_all_idle,
    SR,
    \GEN_S2MM.queue_dout2_new_reg[64] ,
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0 ,
    s2mm_cmd_wdata,
    fifo_sinit,
    p_10_out,
    m_axi_sg_aclk,
    \GEN_SM_FOR_LENGTH.zero_length_error_reg_2 ,
    D,
    \GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg_0 ,
    \GEN_SM_FOR_LENGTH.rxlength_reg[7]_0 ,
    DI,
    p_13_out,
    \GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 ,
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[3]_0 ,
    s2mm_cmnd_idle1__2,
    p_34_out,
    p_28_out,
    s2mm_scndry_resetn,
    s2mm_stop_i2_out,
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ,
    p_1_out,
    p_26_out,
    s_axis_s2mm_cmd_tready,
    \QUEUE_COUNT.cmnds_queued_shift_reg[1]_0 ,
    E,
    write_cmnd_cmb,
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 );
  output desc_fetch_done_d1;
  output \GEN_SM_FOR_LENGTH.zero_length_error_reg_0 ;
  output p_19_out;
  output \GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ;
  output [15:0]Q;
  output [1:0]\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 ;
  output s2mm_all_idle;
  output [0:0]SR;
  output \GEN_S2MM.queue_dout2_new_reg[64] ;
  output \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0 ;
  output [53:0]s2mm_cmd_wdata;
  input fifo_sinit;
  input p_10_out;
  input m_axi_sg_aclk;
  input \GEN_SM_FOR_LENGTH.zero_length_error_reg_2 ;
  input [0:0]D;
  input [7:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg_0 ;
  input [7:0]\GEN_SM_FOR_LENGTH.rxlength_reg[7]_0 ;
  input [6:0]DI;
  input [52:0]p_13_out;
  input [15:0]\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 ;
  input \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[3]_0 ;
  input s2mm_cmnd_idle1__2;
  input p_34_out;
  input p_28_out;
  input s2mm_scndry_resetn;
  input s2mm_stop_i2_out;
  input \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ;
  input p_1_out;
  input p_26_out;
  input s_axis_s2mm_cmd_tready;
  input [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[1]_0 ;
  input [0:0]E;
  input write_cmnd_cmb;
  input \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ;

  wire [0:0]D;
  wire [6:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[0]_i_1_n_0 ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[0]_i_2_n_0 ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[2]_i_1_n_0 ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[2]_i_2_n_0 ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[3]_i_1_n_0 ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[4]_i_2_n_0 ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[3]_0 ;
  wire [1:0]\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[1] ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[2] ;
  wire \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[3] ;
  wire \GEN_S2MM.queue_dout2_new_reg[64] ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_i_1_n_0 ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0 ;
  wire \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_eof_set_i_i_1_n_0 ;
  wire [7:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_10_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_11_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_12_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_13_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_14_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_15_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_16_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_17_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_11_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_12_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_13_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_14_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_15_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_16_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_17_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_18_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength[7]_i_2_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_fetched_i_1_n_0 ;
  wire [15:0]\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_1 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_10 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_11 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_12 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_13 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_14 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_15 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_2 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_3 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_4 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_5 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_6 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_7 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_8 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_9 ;
  wire [7:0]\GEN_SM_FOR_LENGTH.rxlength_reg[7]_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_0 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_1 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_10 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_11 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_12 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_13 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_14 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_15 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_2 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_3 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_4 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_5 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_6 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_7 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_8 ;
  wire \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_9 ;
  wire \GEN_SM_FOR_LENGTH.zero_length_error_reg_0 ;
  wire \GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ;
  wire \GEN_SM_FOR_LENGTH.zero_length_error_reg_2 ;
  wire [15:0]Q;
  wire \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[1]_i_1__0_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[2]_i_1__0_n_0 ;
  wire \QUEUE_COUNT.cmnds_queued_shift[3]_i_3__0_n_0 ;
  wire [0:0]\QUEUE_COUNT.cmnds_queued_shift_reg[1]_0 ;
  wire [0:0]SR;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire blength_grtr_rxlength;
  wire [3:0]cmnds_queued_shift;
  wire desc_fetch_done_d1;
  wire fifo_sinit;
  wire i__carry_i_10__0_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12__0_n_0;
  wire i__carry_i_13_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_15_n_0;
  wire i__carry_i_16_n_0;
  wire i__carry_i_9__0_n_0;
  wire m_axi_sg_aclk;
  wire p_10_out;
  wire [52:0]p_13_out;
  wire p_18_out;
  wire p_19_out;
  wire p_1_in;
  wire p_1_out;
  wire p_20_out;
  wire p_26_out;
  wire p_28_out;
  wire p_34_out;
  wire rxlength_fetched;
  wire s2mm_all_idle;
  wire [53:0]s2mm_cmd_wdata;
  wire [33:0]s2mm_cmnd_data;
  wire s2mm_cmnd_idle1__2;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire s_axis_s2mm_cmd_tready;
  wire write_cmnd_cmb;
  wire [7:7]\NLW_GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[0]_i_1 
       (.I0(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[1] ),
        .I1(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[3]_0 ),
        .I2(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [0]),
        .I3(s2mm_cmnd_idle1__2),
        .I4(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[0]_i_2_n_0 ),
        .O(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'hF2A2)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[0]_i_2 
       (.I0(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I2(s2mm_stop_i2_out),
        .I3(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[2] ),
        .O(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[2]_i_1 
       (.I0(p_1_out),
        .I1(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[2]_i_2_n_0 ),
        .I2(rxlength_fetched),
        .I3(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[1] ),
        .I4(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[3]_0 ),
        .O(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[2]_i_2 
       (.I0(s2mm_stop_i2_out),
        .I1(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[2] ),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_0 ),
        .O(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[3]_i_1 
       (.I0(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I1(rxlength_fetched),
        .I2(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[1] ),
        .I3(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[3]_0 ),
        .O(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAEAAAEAAAEA)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[4]_i_2 
       (.I0(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[3] ),
        .I1(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[2] ),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_0 ),
        .I3(s2mm_stop_i2_out),
        .I4(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I5(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .O(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "fetch_descriptor:00010,get_rxlength:00100,cmpr_length:01000,execute_xfer:10000,wait_status:101,idle:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[0]_i_1_n_0 ),
        .Q(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [0]),
        .S(fifo_sinit));
  (* FSM_ENCODED_STATES = "fetch_descriptor:00010,get_rxlength:00100,cmpr_length:01000,execute_xfer:10000,wait_status:101,idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[1] ),
        .R(fifo_sinit));
  (* FSM_ENCODED_STATES = "fetch_descriptor:00010,get_rxlength:00100,cmpr_length:01000,execute_xfer:10000,wait_status:101,idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[2]_i_1_n_0 ),
        .Q(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[2] ),
        .R(fifo_sinit));
  (* FSM_ENCODED_STATES = "fetch_descriptor:00010,get_rxlength:00100,cmpr_length:01000,execute_xfer:10000,wait_status:101,idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[3]_i_1_n_0 ),
        .Q(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[3] ),
        .R(fifo_sinit));
  (* FSM_ENCODED_STATES = "fetch_descriptor:00010,get_rxlength:00100,cmpr_length:01000,execute_xfer:10000,wait_status:101,idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[4]_i_2_n_0 ),
        .Q(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .R(fifo_sinit));
  LUT5 #(
    .INIT(32'h00002000)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2__0 
       (.I0(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [0]),
        .I1(cmnds_queued_shift[0]),
        .I2(p_34_out),
        .I3(p_28_out),
        .I4(s2mm_cmnd_idle1__2),
        .O(s2mm_all_idle));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1 
       (.I0(p_13_out[48]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0 ),
        .I2(s_axis_s2mm_cmd_tready),
        .I3(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .O(\GEN_S2MM.queue_dout2_new_reg[64] ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[0]_i_1 
       (.I0(p_13_out[32]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[0]),
        .O(s2mm_cmnd_data[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[10]_i_1 
       (.I0(p_13_out[42]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[10]),
        .O(s2mm_cmnd_data[10]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[11]_i_1 
       (.I0(p_13_out[43]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[11]),
        .O(s2mm_cmnd_data[11]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[12]_i_1 
       (.I0(p_13_out[44]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[12]),
        .O(s2mm_cmnd_data[12]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[13]_i_1 
       (.I0(p_13_out[45]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[13]),
        .O(s2mm_cmnd_data[13]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[14]_i_1 
       (.I0(p_13_out[46]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[14]),
        .O(s2mm_cmnd_data[14]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_1 
       (.I0(p_13_out[47]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[15]),
        .O(s2mm_cmnd_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2 
       (.I0(s2mm_scndry_resetn),
        .I1(blength_grtr_rxlength),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I3(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I4(s2mm_stop_i2_out),
        .O(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[1]_i_1 
       (.I0(p_13_out[33]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[1]),
        .O(s2mm_cmnd_data[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[2]_i_1 
       (.I0(p_13_out[34]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[2]),
        .O(s2mm_cmnd_data[2]));
  LUT4 #(
    .INIT(16'h5575)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(s2mm_stop_i2_out),
        .I2(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I3(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .O(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_2 
       (.I0(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .O(s2mm_cmnd_data[33]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3 
       (.I0(blength_grtr_rxlength),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I2(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I3(s2mm_stop_i2_out),
        .I4(s2mm_scndry_resetn),
        .O(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[3]_i_1 
       (.I0(p_13_out[35]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[3]),
        .O(s2mm_cmnd_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[4]_i_1 
       (.I0(p_13_out[36]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[4]),
        .O(s2mm_cmnd_data[4]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[5]_i_1 
       (.I0(p_13_out[37]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[5]),
        .O(s2mm_cmnd_data[5]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[6]_i_1 
       (.I0(p_13_out[38]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[6]),
        .O(s2mm_cmnd_data[6]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[7]_i_1 
       (.I0(p_13_out[39]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[7]),
        .O(s2mm_cmnd_data[7]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[8]_i_1 
       (.I0(p_13_out[40]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[8]),
        .O(s2mm_cmnd_data[8]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[9]_i_1 
       (.I0(p_13_out[41]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[15]_i_2_n_0 ),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_3_n_0 ),
        .I3(Q[9]),
        .O(s2mm_cmnd_data[9]));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[0]),
        .Q(s2mm_cmd_wdata[0]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[10]),
        .Q(s2mm_cmd_wdata[10]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[11]),
        .Q(s2mm_cmd_wdata[11]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[12]),
        .Q(s2mm_cmd_wdata[12]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[13]),
        .Q(s2mm_cmd_wdata[13]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[14]),
        .Q(s2mm_cmd_wdata[14]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[15]),
        .Q(s2mm_cmd_wdata[15]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[1]),
        .Q(s2mm_cmd_wdata[1]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_1 ),
        .Q(s2mm_cmd_wdata[16]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[2]),
        .Q(s2mm_cmd_wdata[2]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[33]),
        .Q(s2mm_cmd_wdata[17]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[0]),
        .Q(s2mm_cmd_wdata[18]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[1]),
        .Q(s2mm_cmd_wdata[19]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[2]),
        .Q(s2mm_cmd_wdata[20]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[3]),
        .Q(s2mm_cmd_wdata[21]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[4]),
        .Q(s2mm_cmd_wdata[22]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[3]),
        .Q(s2mm_cmd_wdata[3]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[5]),
        .Q(s2mm_cmd_wdata[23]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[6]),
        .Q(s2mm_cmd_wdata[24]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[7]),
        .Q(s2mm_cmd_wdata[25]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[8]),
        .Q(s2mm_cmd_wdata[26]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[9]),
        .Q(s2mm_cmd_wdata[27]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[10]),
        .Q(s2mm_cmd_wdata[28]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[11]),
        .Q(s2mm_cmd_wdata[29]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[12]),
        .Q(s2mm_cmd_wdata[30]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[13]),
        .Q(s2mm_cmd_wdata[31]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[14]),
        .Q(s2mm_cmd_wdata[32]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[4]),
        .Q(s2mm_cmd_wdata[4]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[15]),
        .Q(s2mm_cmd_wdata[33]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[16]),
        .Q(s2mm_cmd_wdata[34]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[17]),
        .Q(s2mm_cmd_wdata[35]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[18]),
        .Q(s2mm_cmd_wdata[36]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[19]),
        .Q(s2mm_cmd_wdata[37]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[20]),
        .Q(s2mm_cmd_wdata[38]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[21]),
        .Q(s2mm_cmd_wdata[39]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[22]),
        .Q(s2mm_cmd_wdata[40]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[23]),
        .Q(s2mm_cmd_wdata[41]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[24]),
        .Q(s2mm_cmd_wdata[42]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[5]),
        .Q(s2mm_cmd_wdata[5]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[25]),
        .Q(s2mm_cmd_wdata[43]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[26]),
        .Q(s2mm_cmd_wdata[44]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[27]),
        .Q(s2mm_cmd_wdata[45]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[28]),
        .Q(s2mm_cmd_wdata[46]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[29]),
        .Q(s2mm_cmd_wdata[47]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[30]),
        .Q(s2mm_cmd_wdata[48]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[31]),
        .Q(s2mm_cmd_wdata[49]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[49]),
        .Q(s2mm_cmd_wdata[50]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[50]),
        .Q(s2mm_cmd_wdata[51]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[51]),
        .Q(s2mm_cmd_wdata[52]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[6]),
        .Q(s2mm_cmd_wdata[6]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(p_13_out[52]),
        .Q(s2mm_cmd_wdata[53]),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[7]),
        .Q(s2mm_cmd_wdata[7]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[8]),
        .Q(s2mm_cmd_wdata[8]),
        .R(1'b0));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_0 ),
        .D(s2mm_cmnd_data[9]),
        .Q(s2mm_cmd_wdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_i_1 
       (.I0(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I1(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I2(s2mm_stop_i2_out),
        .O(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_i_1_n_0 ));
  FDRE \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_i_1_n_0 ),
        .Q(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0 ),
        .R(fifo_sinit));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_eof_set_i_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(s2mm_stop_i2_out),
        .I2(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I3(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I4(blength_grtr_rxlength),
        .O(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_eof_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_eof_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_eof_set_i_i_1_n_0 ),
        .Q(p_18_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(blength_grtr_rxlength),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(desc_fetch_done_d1),
        .R(fifo_sinit));
  FDRE \GEN_SM_FOR_LENGTH.desc_fetch_req_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(p_19_out),
        .R(fifo_sinit));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_1 
       (.I0(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I1(blength_grtr_rxlength),
        .I2(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I3(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I4(s2mm_stop_i2_out),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_10 
       (.I0(p_13_out[47]),
        .I1(Q[15]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [15]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_11 
       (.I0(p_13_out[46]),
        .I1(Q[14]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [14]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_12 
       (.I0(p_13_out[45]),
        .I1(Q[13]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [13]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_13 
       (.I0(p_13_out[44]),
        .I1(Q[12]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [12]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_14 
       (.I0(p_13_out[43]),
        .I1(Q[11]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [11]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_15 
       (.I0(p_13_out[42]),
        .I1(Q[10]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [10]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_16 
       (.I0(p_13_out[41]),
        .I1(Q[9]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [9]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_17 
       (.I0(p_13_out[40]),
        .I1(Q[8]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [8]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[15]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_11 
       (.I0(p_13_out[39]),
        .I1(Q[7]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [7]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_12 
       (.I0(p_13_out[38]),
        .I1(Q[6]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [6]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_13 
       (.I0(p_13_out[37]),
        .I1(Q[5]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [5]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_14 
       (.I0(p_13_out[36]),
        .I1(Q[4]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [4]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_15 
       (.I0(p_13_out[35]),
        .I1(Q[3]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [3]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_16 
       (.I0(p_13_out[34]),
        .I1(Q[2]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [2]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_17 
       (.I0(p_13_out[33]),
        .I1(Q[1]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [1]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_18 
       (.I0(p_13_out[32]),
        .I1(Q[0]),
        .I2(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .I3(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_0 [0]),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_2 
       (.I0(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .O(\GEN_SM_FOR_LENGTH.rxlength[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \GEN_SM_FOR_LENGTH.rxlength_fetched_i_1 
       (.I0(p_18_out),
        .I1(s2mm_scndry_resetn),
        .I2(rxlength_fetched),
        .I3(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .O(\GEN_SM_FOR_LENGTH.rxlength_fetched_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_fetched_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SM_FOR_LENGTH.rxlength_fetched_i_1_n_0 ),
        .Q(rxlength_fetched),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_15 ),
        .Q(Q[0]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_13 ),
        .Q(Q[10]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_12 ),
        .Q(Q[11]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_11 ),
        .Q(Q[12]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_10 ),
        .Q(Q[13]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_9 ),
        .Q(Q[14]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_8 ),
        .Q(Q[15]),
        .R(fifo_sinit));
  CARRY8 \GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2 
       (.CI(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_CO_UNCONNECTED [7],\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_1 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_2 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_3 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_4 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_5 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_6 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_7 }),
        .DI({1'b0,DI}),
        .O({\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_8 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_9 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_10 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_11 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_12 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_13 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_14 ,\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_15 }),
        .S({\GEN_SM_FOR_LENGTH.rxlength[15]_i_10_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[15]_i_11_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[15]_i_12_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[15]_i_13_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[15]_i_14_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[15]_i_15_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[15]_i_16_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[15]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_14 ),
        .Q(Q[1]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_13 ),
        .Q(Q[2]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_12 ),
        .Q(Q[3]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_11 ),
        .Q(Q[4]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_10 ),
        .Q(Q[5]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_9 ),
        .Q(Q[6]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_8 ),
        .Q(Q[7]),
        .R(fifo_sinit));
  CARRY8 \GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1 
       (.CI(\GEN_SM_FOR_LENGTH.rxlength[7]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_0 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_1 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_2 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_3 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_4 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_5 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_6 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_7 }),
        .DI(\GEN_SM_FOR_LENGTH.rxlength_reg[7]_0 ),
        .O({\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_8 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_9 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_10 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_11 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_12 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_13 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_14 ,\GEN_SM_FOR_LENGTH.rxlength_reg[7]_i_1_n_15 }),
        .S({\GEN_SM_FOR_LENGTH.rxlength[7]_i_11_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[7]_i_12_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[7]_i_13_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[7]_i_14_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[7]_i_15_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[7]_i_16_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[7]_i_17_n_0 ,\GEN_SM_FOR_LENGTH.rxlength[7]_i_18_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_15 ),
        .Q(Q[8]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.rxlength_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_0 ),
        .D(\GEN_SM_FOR_LENGTH.rxlength_reg[15]_i_2_n_14 ),
        .Q(Q[9]),
        .R(fifo_sinit));
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_SM_FOR_LENGTH.s2mm_rxlength_clr_i_1 
       (.I0(\GEN_SM_FOR_LENGTH.zero_length_error_reg_0 ),
        .I1(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg_n_0_[2] ),
        .I2(s2mm_stop_i2_out),
        .I3(p_1_out),
        .O(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ));
  FDRE \GEN_SM_FOR_LENGTH.s2mm_rxlength_clr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SM_FOR_LENGTH.zero_length_error_reg_1 ),
        .Q(p_20_out),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SM_FOR_LENGTH.zero_length_error_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SM_FOR_LENGTH.zero_length_error_reg_2 ),
        .Q(\GEN_SM_FOR_LENGTH.zero_length_error_reg_0 ),
        .R(fifo_sinit));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_i_1 
       (.I0(p_20_out),
        .I1(s2mm_scndry_resetn),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000BEB20000)) 
    \QUEUE_COUNT.cmnds_queued_shift[0]_i_1 
       (.I0(cmnds_queued_shift[0]),
        .I1(p_26_out),
        .I2(write_cmnd_cmb),
        .I3(cmnds_queued_shift[1]),
        .I4(s2mm_scndry_resetn),
        .I5(s2mm_stop_i2_out),
        .O(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \QUEUE_COUNT.cmnds_queued_shift[1]_i_1__0 
       (.I0(cmnds_queued_shift[2]),
        .I1(p_26_out),
        .I2(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I3(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I4(cmnds_queued_shift[0]),
        .O(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \QUEUE_COUNT.cmnds_queued_shift[2]_i_1__0 
       (.I0(cmnds_queued_shift[3]),
        .I1(p_26_out),
        .I2(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I3(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I4(cmnds_queued_shift[1]),
        .O(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_3__0 
       (.I0(cmnds_queued_shift[2]),
        .I1(\GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[26]_0 ),
        .I2(\FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs_reg[4]_0 [1]),
        .I3(p_26_out),
        .O(\QUEUE_COUNT.cmnds_queued_shift[3]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0 ),
        .Q(cmnds_queued_shift[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\QUEUE_COUNT.cmnds_queued_shift[1]_i_1__0_n_0 ),
        .Q(cmnds_queued_shift[1]),
        .R(\QUEUE_COUNT.cmnds_queued_shift_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\QUEUE_COUNT.cmnds_queued_shift[2]_i_1__0_n_0 ),
        .Q(cmnds_queued_shift[2]),
        .R(\QUEUE_COUNT.cmnds_queued_shift_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \QUEUE_COUNT.cmnds_queued_shift_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\QUEUE_COUNT.cmnds_queued_shift[3]_i_3__0_n_0 ),
        .Q(cmnds_queued_shift[3]),
        .R(\QUEUE_COUNT.cmnds_queued_shift_reg[1]_0 ));
  CARRY8 \_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_1_in,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 ,\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .DI(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg_0 ),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_9__0_n_0,i__carry_i_10__0_n_0,i__carry_i_11_n_0,i__carry_i_12__0_n_0,i__carry_i_13_n_0,i__carry_i_14_n_0,i__carry_i_15_n_0,i__carry_i_16_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__0
       (.I0(Q[13]),
        .I1(p_13_out[45]),
        .I2(Q[12]),
        .I3(p_13_out[44]),
        .O(i__carry_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11
       (.I0(Q[11]),
        .I1(p_13_out[43]),
        .I2(Q[10]),
        .I3(p_13_out[42]),
        .O(i__carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__0
       (.I0(Q[9]),
        .I1(p_13_out[41]),
        .I2(Q[8]),
        .I3(p_13_out[40]),
        .O(i__carry_i_12__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13
       (.I0(Q[7]),
        .I1(p_13_out[39]),
        .I2(Q[6]),
        .I3(p_13_out[38]),
        .O(i__carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14
       (.I0(Q[5]),
        .I1(p_13_out[37]),
        .I2(Q[4]),
        .I3(p_13_out[36]),
        .O(i__carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15
       (.I0(Q[3]),
        .I1(p_13_out[35]),
        .I2(Q[2]),
        .I3(p_13_out[34]),
        .O(i__carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16
       (.I0(Q[1]),
        .I1(p_13_out[33]),
        .I2(Q[0]),
        .I3(p_13_out[32]),
        .O(i__carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__0
       (.I0(Q[15]),
        .I1(p_13_out[47]),
        .I2(Q[14]),
        .I3(p_13_out[46]),
        .O(i__carry_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sts_mngr" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_sts_mngr
   (s2mm_halted_set_reg_0,
    s2mm_halted_clr_reg_0,
    fifo_sinit,
    s2mm_dmacr,
    m_axi_sg_aclk,
    s2mm_halted_set0,
    s2mm_all_idle,
    m_axi_sg_aresetn,
    idle_reg,
    halted_reg,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn);
  output s2mm_halted_set_reg_0;
  output s2mm_halted_clr_reg_0;
  input fifo_sinit;
  input [0:0]s2mm_dmacr;
  input m_axi_sg_aclk;
  input s2mm_halted_set0;
  input s2mm_all_idle;
  input m_axi_sg_aresetn;
  input idle_reg;
  input halted_reg;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;

  wire all_is_idle_d1;
  wire fifo_sinit;
  wire halted_reg;
  wire idle_reg;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_scndry_resetn;
  wire s2mm_all_idle;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halted_clr;
  wire s2mm_halted_clr_reg_0;
  wire s2mm_halted_set;
  wire s2mm_halted_set0;
  wire s2mm_halted_set_reg_0;
  wire s2mm_scndry_resetn;

  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_all_idle),
        .Q(all_is_idle_d1),
        .R(fifo_sinit));
  LUT5 #(
    .INIT(32'hF4F4F4FF)) 
    halted_i_1__0
       (.I0(s2mm_halted_clr),
        .I1(halted_reg),
        .I2(s2mm_halted_set),
        .I3(mm2s_scndry_resetn),
        .I4(s2mm_scndry_resetn),
        .O(s2mm_halted_clr_reg_0));
  LUT6 #(
    .INIT(64'h4040444400004000)) 
    idle_i_1__0
       (.I0(s2mm_halted_set),
        .I1(m_axi_sg_aresetn),
        .I2(s2mm_all_idle),
        .I3(s2mm_dmacr),
        .I4(all_is_idle_d1),
        .I5(idle_reg),
        .O(s2mm_halted_set_reg_0));
  FDRE s2mm_halted_clr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(fifo_sinit));
  FDRE s2mm_halted_set_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_halted_set0),
        .Q(s2mm_halted_set),
        .R(fifo_sinit));
endmodule

(* ORIG_REF_NAME = "axi_dma_s2mm_sts_strm" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_s2mm_sts_strm
   (p_1_out,
    \GEN_SYNC_FIFO.follower_empty_reg_0 ,
    s_axis_s2mm_sts_tready,
    Q,
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 ,
    fifo_sinit,
    m_axi_sg_aclk,
    SR,
    s2mm_scndry_resetn,
    writing_app_fields,
    FIFO_Full,
    updt_sts,
    s_axis_s2mm_sts_tvalid,
    \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 );
  output p_1_out;
  output \GEN_SYNC_FIFO.follower_empty_reg_0 ;
  output s_axis_s2mm_sts_tready;
  output [32:0]Q;
  output [15:0]\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 ;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input s2mm_scndry_resetn;
  input writing_app_fields;
  input FIFO_Full;
  input updt_sts;
  input s_axis_s2mm_sts_tvalid;
  input [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 ;

  wire FIFO_Full;
  wire [15:0]\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 ;
  wire \GEN_SYNC_FIFO.I_UPDT_STS_FIFO_n_0 ;
  wire \GEN_SYNC_FIFO.I_UPDT_STS_FIFO_n_2 ;
  wire \GEN_SYNC_FIFO.follower_empty_reg_0 ;
  wire [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 ;
  wire [32:0]Q;
  wire [0:0]SR;
  wire [32:0]fifo_out;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire p_0_out;
  wire p_1_out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire sts_rden;
  wire tag_stripped;
  wire updt_sts;
  wire writing_app_fields;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [32]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [22]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [21]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [20]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [19]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [18]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [17]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [31]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [30]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [29]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [28]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [27]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [26]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [25]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [24]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [23]),
        .Q(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg 
       (.C(m_axi_sg_aclk),
        .CE(p_0_out),
        .D(p_0_out),
        .Q(p_1_out),
        .R(SR));
  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized3 \GEN_SYNC_FIFO.I_UPDT_STS_FIFO 
       (.E(p_0_out),
        .FIFO_Full(FIFO_Full),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_SYNC_FIFO.I_UPDT_STS_FIFO_n_0 ),
        .\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg (p_1_out),
        .\GEN_SYNC_FIFO.follower_empty_reg (sts_rden),
        .\GEN_SYNC_FIFO.follower_empty_reg_0 (\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] (\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 ),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(fifo_out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tlast(\GEN_SYNC_FIFO.I_UPDT_STS_FIFO_n_2 ),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_FIFO.I_UPDT_STS_FIFO_n_0 ),
        .Q(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .R(1'b0));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[0]),
        .Q(Q[0]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[10]),
        .Q(Q[10]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[11]),
        .Q(Q[11]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[12]),
        .Q(Q[12]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[13]),
        .Q(Q[13]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[14]),
        .Q(Q[14]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[15]),
        .Q(Q[15]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[16]),
        .Q(Q[16]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[17]),
        .Q(Q[17]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[18]),
        .Q(Q[18]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[19]),
        .Q(Q[19]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[1]),
        .Q(Q[1]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[20]),
        .Q(Q[20]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[21]),
        .Q(Q[21]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[22]),
        .Q(Q[22]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[23]),
        .Q(Q[23]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[24]),
        .Q(Q[24]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[25]),
        .Q(Q[25]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[26]),
        .Q(Q[26]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[27]),
        .Q(Q[27]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[28]),
        .Q(Q[28]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[29]),
        .Q(Q[29]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[2]),
        .Q(Q[2]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[30]),
        .Q(Q[30]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[31]),
        .Q(Q[31]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[32]),
        .Q(Q[32]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[3]),
        .Q(Q[3]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[4]),
        .Q(Q[4]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[5]),
        .Q(Q[5]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[6]),
        .Q(Q[6]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[7]),
        .Q(Q[7]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[8]),
        .Q(Q[8]),
        .R(fifo_sinit));
  FDRE \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(fifo_out[9]),
        .Q(Q[9]),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.tag_stripped_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_FIFO.I_UPDT_STS_FIFO_n_2 ),
        .Q(tag_stripped),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_sofeof_gen
   (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_FOR_SYNC.s_valid_d1_reg_0 ,
    axi_dma_tstvec,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ,
    p_0_in__0,
    m_axi_sg_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    p_4_out__2,
    ch1_delay_cnt_en,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ,
    mm2s_prmry_resetn);
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  output [0:0]axi_dma_tstvec;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  input p_0_in__0;
  input m_axi_sg_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_tlast;
  input p_4_out__2;
  input ch1_delay_cnt_en;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  input mm2s_prmry_resetn;

  wire \GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ;
  wire \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ;
  wire [0:0]axi_dma_tstvec;
  wire ch1_delay_cnt_en;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_prmry_resetn;
  wire p_0_in__0;
  wire p_0_out;
  wire p_4_out__2;
  wire p_5_in;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(s_last),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(s_ready),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(p_0_in__0));
  LUT6 #(
    .INIT(64'h00000000FBAA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(s_sof_d1_cdc_tig),
        .I3(p_5_in),
        .I4(mm2s_prmry_resetn),
        .I5(axi_dma_tstvec),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(p_0_in__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(s_valid),
        .R(p_0_in__0));
  LUT4 #(
    .INIT(16'h5510)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(p_4_out__2),
        .I1(\GEN_FOR_SYNC.s_valid_d1_reg_0 ),
        .I2(ch1_delay_cnt_en),
        .I3(axi_dma_tstvec),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA2AAA2A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 ),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_valid_d1),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h0D000000)) 
    \axi_dma_tstvec[0]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_sof_generated),
        .I3(s_ready),
        .I4(s_valid),
        .O(\GEN_FOR_SYNC.s_valid_d1_reg_0 ));
  LUT6 #(
    .INIT(64'h40C0404000000000)) 
    \axi_dma_tstvec[1]_INST_0 
       (.I0(s_last_d1),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "axi_dma_sofeof_gen" *) 
module design_1_axi_ethernet_0_dma_0_axi_dma_sofeof_gen_0
   (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \GEN_FOR_SYNC.s_valid_d1_reg_0 ,
    axi_dma_tstvec,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ,
    fifo_sinit,
    m_axi_sg_aclk,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    p_0_out__2,
    ch2_delay_cnt_en,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ,
    s2mm_prmry_resetn);
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  output [0:0]axi_dma_tstvec;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input p_0_out__2;
  input ch2_delay_cnt_en;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ;
  input s2mm_prmry_resetn;

  wire \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ;
  wire \GEN_FOR_SYNC.s_valid_d1_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ;
  wire [0:0]axi_dma_tstvec;
  wire ch2_delay_cnt_en;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire p_0_out;
  wire p_0_out__2;
  wire p_5_in;
  wire s2mm_prmry_resetn;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_last;
  wire s_last_d1;
  wire s_ready;
  wire s_sof_d1_cdc_tig;
  wire s_sof_generated;
  wire s_valid;
  wire s_valid_d1;

  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_SYNC.s_last_d1_i_1__0 
       (.I0(s_valid),
        .I1(s_ready),
        .I2(s_last),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(s_last_d1),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_last_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tlast),
        .Q(s_last),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_ready_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tready),
        .Q(s_ready),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_sof_generated),
        .Q(s_sof_d1_cdc_tig),
        .R(fifo_sinit));
  LUT6 #(
    .INIT(64'h00000000FBAA0000)) 
    \GEN_FOR_SYNC.s_sof_generated_i_1__0 
       (.I0(s_sof_generated),
        .I1(s_valid_d1),
        .I2(s_sof_d1_cdc_tig),
        .I3(p_5_in),
        .I4(s2mm_prmry_resetn),
        .I5(axi_dma_tstvec),
        .O(\GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_sof_generated_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0 ),
        .Q(s_sof_generated),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_SYNC.s_valid_d1_i_1__0 
       (.I0(s_ready),
        .I1(s_valid),
        .O(p_5_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_5_in),
        .Q(s_valid_d1),
        .R(fifo_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_SYNC.s_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_s2mm_tvalid),
        .Q(s_valid),
        .R(fifo_sinit));
  LUT4 #(
    .INIT(16'h5510)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(p_0_out__2),
        .I1(\GEN_FOR_SYNC.s_valid_d1_reg_0 ),
        .I2(ch2_delay_cnt_en),
        .I3(axi_dma_tstvec),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA2AAA2A)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 ),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_valid_d1),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h0D000000)) 
    \axi_dma_tstvec[2]_INST_0 
       (.I0(s_valid_d1),
        .I1(s_sof_d1_cdc_tig),
        .I2(s_sof_generated),
        .I3(s_ready),
        .I4(s_valid),
        .O(\GEN_FOR_SYNC.s_valid_d1_reg_0 ));
  LUT6 #(
    .INIT(64'h40C0404000000000)) 
    \axi_dma_tstvec[3]_INST_0 
       (.I0(s_last_d1),
        .I1(s_valid),
        .I2(s_ready),
        .I3(s_sof_generated),
        .I4(s_sof_d1_cdc_tig),
        .I5(s_last),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "axi_sg" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg
   (follower_full_mm2s,
    ch1_ftch_queue_empty,
    ch2_ftch_queue_empty,
    ch2_nxtdesc_wren,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    ptr2_queue_full,
    ptr_queue_full,
    sts_queue_full,
    FIFO_Full,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ,
    p_45_out,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ,
    p_19_out,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    CO,
    \GEN_CH1_FETCH.ch1_active_i_reg ,
    p_60_out,
    p_34_out,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    p_37_out,
    p_10_out,
    p_54_out,
    p_28_out,
    ch1_delay_cnt_en,
    p_46_out,
    ch2_delay_cnt_en,
    p_20_out,
    D,
    p_39_out,
    p_6_out,
    \GEN_MM2S.queue_dout_new_reg[90] ,
    sg_ftch_error0,
    sg_ftch_error0_0,
    Q,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] ,
    p_7_out,
    p_5_out,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    mm2s_error,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    \dmacr_i_reg[28] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \dmacr_i_reg[28]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ,
    p_52_out,
    p_24_out,
    p_50_out,
    p_25_out,
    p_26_out,
    p_51_out,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] ,
    m_axi_sg_wdata,
    mm2s_stop_i,
    \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    packet_in_progress_reg,
    \GEN_MM2S.queue_dout_valid_reg ,
    \GEN_MM2S.queue_dout_new_reg[64] ,
    DI,
    p_13_out,
    \GEN_S2MM.queue_dout2_new_reg[39] ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    s2mm_stop_i2_out,
    \dmacr_i_reg[0] ,
    \GEN_S2MM.queue_dout2_new_reg[46] ,
    \GEN_ASYNC_RESET.scndry_resetn_reg_1 ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ,
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ,
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ,
    m_axis_mm2s_cntrl_tdata,
    m_axi_sg_araddr,
    rst,
    m_axi_sg_aclk,
    m_axi_sg_rlast,
    SR,
    mm2s_dmacr,
    s2mm_dmacr,
    m_axi_sg_aresetn,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    \GEN_SYNC_FIFO.follower_empty_mm2s_reg ,
    mm2s_cntrl_strm_stop,
    p_6_out_1,
    p_3_out,
    dm_m_axi_sg_aresetn,
    E,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    p_15_out,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    p_8_out,
    S,
    p_1_out_carry__1,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ,
    p_0_out_carry__0,
    p_0_out_carry__1,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    scndry_vect_out,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg ,
    p_4_in__0,
    m_axi_sg_rdata,
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ,
    mm2s_irqthresh_wren,
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg ,
    s2mm_irqthresh_wren,
    mm2s_desc_flush,
    p_0_in,
    m_axis_mm2s_cntrl_tready,
    soft_reset_d1,
    soft_reset_d2,
    mm2s_curdesc,
    s2mm_curdesc,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    sts2_queue_wren,
    updt_sts,
    writing_app_fields,
    p_3_out_2,
    p_11_out__1,
    p_9_out__1,
    m_axi_sg_arready,
    m_axi_sg_awready,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    dma_s2mm_error,
    soft_reset,
    dma_mm2s_error,
    p_16_out,
    s_axis_mm2s_updtptr_tvalid,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s2mm_rxlength_set,
    \GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ,
    s_axis_s2mm_updtptr_tvalid,
    p_1_out_carry__1_0,
    p_0_out_carry__1_0,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    desc_fetch_done_d1,
    zero_length_error,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    m_axi_sg_bresp,
    in,
    \GEN_MM2S.reg1_reg[90] ,
    \GEN_MM2S.queue_dout_new_reg[90]_0 ,
    queue_sinit2,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    \counter_reg[1] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 );
  output follower_full_mm2s;
  output ch1_ftch_queue_empty;
  output ch2_ftch_queue_empty;
  output ch2_nxtdesc_wren;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_awlen;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  output ptr2_queue_full;
  output ptr_queue_full;
  output sts_queue_full;
  output FIFO_Full;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  output p_45_out;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  output p_19_out;
  output [2:0]m_axi_sg_arlen;
  output [31:0]m_axi_sg_awaddr;
  output [0:0]CO;
  output [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  output p_60_out;
  output p_34_out;
  output \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  output p_37_out;
  output p_10_out;
  output p_54_out;
  output p_28_out;
  output ch1_delay_cnt_en;
  output p_46_out;
  output ch2_delay_cnt_en;
  output p_20_out;
  output [31:0]D;
  output [122:0]p_39_out;
  output [57:0]p_6_out;
  output [25:0]\GEN_MM2S.queue_dout_new_reg[90] ;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output [7:0]Q;
  output \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] ;
  output \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] ;
  output p_7_out;
  output p_5_out;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output mm2s_error;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output \dmacr_i_reg[28] ;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  output \dmacr_i_reg[28]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  output [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  output p_52_out;
  output p_24_out;
  output p_50_out;
  output p_25_out;
  output p_26_out;
  output p_51_out;
  output [56:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] ;
  output [56:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] ;
  output [31:0]m_axi_sg_wdata;
  output mm2s_stop_i;
  output \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg ;
  output packet_in_progress_reg;
  output \GEN_MM2S.queue_dout_valid_reg ;
  output \GEN_MM2S.queue_dout_new_reg[64] ;
  output [6:0]DI;
  output [110:0]p_13_out;
  output [7:0]\GEN_S2MM.queue_dout2_new_reg[39] ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output s2mm_stop_i2_out;
  output \dmacr_i_reg[0] ;
  output [7:0]\GEN_S2MM.queue_dout2_new_reg[46] ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  output \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [29:0]m_axi_sg_araddr;
  input rst;
  input m_axi_sg_aclk;
  input m_axi_sg_rlast;
  input [0:0]SR;
  input [12:0]mm2s_dmacr;
  input [12:0]s2mm_dmacr;
  input m_axi_sg_aresetn;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input \GEN_SYNC_FIFO.follower_empty_mm2s_reg ;
  input mm2s_cntrl_strm_stop;
  input p_6_out_1;
  input p_3_out;
  input dm_m_axi_sg_aresetn;
  input [0:0]E;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  input p_15_out;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  input p_8_out;
  input [7:0]S;
  input [7:0]p_1_out_carry__1;
  input [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  input [7:0]p_0_out_carry__0;
  input [7:0]p_0_out_carry__1;
  input [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  input \GEN_MM2S.queue_dout_valid_reg_0 ;
  input \GEN_S2MM.queue_dout2_valid_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  input [31:0]scndry_vect_out;
  input \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  input p_4_in__0;
  input [31:0]m_axi_sg_rdata;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ;
  input mm2s_irqthresh_wren;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg ;
  input s2mm_irqthresh_wren;
  input mm2s_desc_flush;
  input p_0_in;
  input m_axis_mm2s_cntrl_tready;
  input soft_reset_d1;
  input soft_reset_d2;
  input [57:0]mm2s_curdesc;
  input [57:0]s2mm_curdesc;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input sts2_queue_wren;
  input updt_sts;
  input writing_app_fields;
  input p_3_out_2;
  input p_11_out__1;
  input p_9_out__1;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input tailpntr_updated_d2;
  input tailpntr_updated_d1;
  input dma_s2mm_error;
  input soft_reset;
  input dma_mm2s_error;
  input p_16_out;
  input s_axis_mm2s_updtptr_tvalid;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s2mm_rxlength_set;
  input [15:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ;
  input s_axis_s2mm_updtptr_tvalid;
  input [0:0]p_1_out_carry__1_0;
  input [0:0]p_0_out_carry__1_0;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input sg_interr_reg;
  input sg_slverr_reg;
  input sg_decerr_reg;
  input desc_fetch_done_d1;
  input zero_length_error;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input sg_interr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input [1:0]m_axi_sg_bresp;
  input [0:33]in;
  input [0:0]\GEN_MM2S.reg1_reg[90] ;
  input [0:0]\GEN_MM2S.queue_dout_new_reg[90]_0 ;
  input queue_sinit2;
  input [0:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  input [0:0]\counter_reg[1] ;
  input [57:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] ;
  input [57:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] ;
  input [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [6:0]DI;
  wire [0:0]E;
  wire FIFO_Full;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg_1 ;
  wire [0:0]\GEN_CH1_FETCH.ch1_active_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_3 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_59 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_16 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_52 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_53 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] ;
  wire [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ;
  wire \GEN_MM2S.queue_dout_new_reg[64] ;
  wire [25:0]\GEN_MM2S.queue_dout_new_reg[90] ;
  wire [0:0]\GEN_MM2S.queue_dout_new_reg[90]_0 ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire [0:0]\GEN_MM2S.reg1_reg[90] ;
  wire \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire [56:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [56:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  wire \GEN_QUEUE.FTCH_QUEUE_I/p_2_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_1_out ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_5_out ;
  wire [57:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ;
  wire [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg ;
  wire [57:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] ;
  wire [7:0]\GEN_S2MM.queue_dout2_new_reg[39] ;
  wire [7:0]\GEN_S2MM.queue_dout2_new_reg[46] ;
  wire [0:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ;
  wire [15:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ;
  wire \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ;
  wire \GEN_SYNC_FIFO.follower_empty_mm2s_reg ;
  wire \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_FTCH_PNTR_MNGR/ch1_use_crntdesc ;
  wire \I_FTCH_PNTR_MNGR/ch2_use_crntdesc ;
  wire I_SG_AXI_DATAMOVER_n_44;
  wire I_SG_AXI_DATAMOVER_n_48;
  wire I_SG_AXI_DATAMOVER_n_53;
  wire I_SG_FETCH_MNGR_n_100;
  wire I_SG_FETCH_MNGR_n_101;
  wire I_SG_FETCH_MNGR_n_102;
  wire I_SG_FETCH_MNGR_n_103;
  wire I_SG_FETCH_MNGR_n_104;
  wire I_SG_FETCH_MNGR_n_105;
  wire I_SG_FETCH_MNGR_n_45;
  wire I_SG_FETCH_MNGR_n_47;
  wire I_SG_FETCH_MNGR_n_48;
  wire I_SG_FETCH_MNGR_n_49;
  wire I_SG_FETCH_MNGR_n_50;
  wire I_SG_FETCH_MNGR_n_51;
  wire I_SG_FETCH_MNGR_n_52;
  wire I_SG_FETCH_MNGR_n_53;
  wire I_SG_FETCH_MNGR_n_54;
  wire I_SG_FETCH_MNGR_n_55;
  wire I_SG_FETCH_MNGR_n_56;
  wire I_SG_FETCH_MNGR_n_57;
  wire I_SG_FETCH_MNGR_n_58;
  wire I_SG_FETCH_MNGR_n_59;
  wire I_SG_FETCH_MNGR_n_60;
  wire I_SG_FETCH_MNGR_n_61;
  wire I_SG_FETCH_MNGR_n_62;
  wire I_SG_FETCH_MNGR_n_63;
  wire I_SG_FETCH_MNGR_n_64;
  wire I_SG_FETCH_MNGR_n_65;
  wire I_SG_FETCH_MNGR_n_66;
  wire I_SG_FETCH_MNGR_n_67;
  wire I_SG_FETCH_MNGR_n_68;
  wire I_SG_FETCH_MNGR_n_69;
  wire I_SG_FETCH_MNGR_n_70;
  wire I_SG_FETCH_MNGR_n_71;
  wire I_SG_FETCH_MNGR_n_72;
  wire I_SG_FETCH_MNGR_n_74;
  wire I_SG_FETCH_MNGR_n_75;
  wire I_SG_FETCH_MNGR_n_76;
  wire I_SG_FETCH_MNGR_n_77;
  wire I_SG_FETCH_MNGR_n_78;
  wire I_SG_FETCH_MNGR_n_79;
  wire I_SG_FETCH_MNGR_n_80;
  wire I_SG_FETCH_MNGR_n_81;
  wire I_SG_FETCH_MNGR_n_82;
  wire I_SG_FETCH_MNGR_n_83;
  wire I_SG_FETCH_MNGR_n_84;
  wire I_SG_FETCH_MNGR_n_85;
  wire I_SG_FETCH_MNGR_n_86;
  wire I_SG_FETCH_MNGR_n_87;
  wire I_SG_FETCH_MNGR_n_88;
  wire I_SG_FETCH_MNGR_n_89;
  wire I_SG_FETCH_MNGR_n_90;
  wire I_SG_FETCH_MNGR_n_91;
  wire I_SG_FETCH_MNGR_n_92;
  wire I_SG_FETCH_MNGR_n_93;
  wire I_SG_FETCH_MNGR_n_94;
  wire I_SG_FETCH_MNGR_n_95;
  wire I_SG_FETCH_MNGR_n_96;
  wire I_SG_FETCH_MNGR_n_97;
  wire I_SG_FETCH_MNGR_n_98;
  wire I_SG_FETCH_MNGR_n_99;
  wire I_SG_FETCH_QUEUE_n_251;
  wire I_SG_FETCH_QUEUE_n_252;
  wire I_SG_FETCH_QUEUE_n_253;
  wire I_SG_FETCH_QUEUE_n_254;
  wire I_SG_FETCH_QUEUE_n_255;
  wire I_SG_FETCH_QUEUE_n_256;
  wire I_SG_FETCH_QUEUE_n_257;
  wire I_SG_FETCH_QUEUE_n_258;
  wire I_SG_FETCH_QUEUE_n_259;
  wire I_SG_FETCH_QUEUE_n_260;
  wire I_SG_FETCH_QUEUE_n_261;
  wire I_SG_FETCH_QUEUE_n_262;
  wire I_SG_FETCH_QUEUE_n_263;
  wire I_SG_FETCH_QUEUE_n_264;
  wire I_SG_FETCH_QUEUE_n_265;
  wire I_SG_FETCH_QUEUE_n_266;
  wire I_SG_FETCH_QUEUE_n_267;
  wire I_SG_FETCH_QUEUE_n_268;
  wire I_SG_FETCH_QUEUE_n_269;
  wire I_SG_FETCH_QUEUE_n_270;
  wire I_SG_FETCH_QUEUE_n_271;
  wire I_SG_FETCH_QUEUE_n_272;
  wire I_SG_FETCH_QUEUE_n_273;
  wire I_SG_FETCH_QUEUE_n_274;
  wire I_SG_FETCH_QUEUE_n_275;
  wire I_SG_FETCH_QUEUE_n_276;
  wire I_SG_FETCH_QUEUE_n_277;
  wire I_SG_FETCH_QUEUE_n_278;
  wire I_SG_FETCH_QUEUE_n_279;
  wire I_SG_FETCH_QUEUE_n_280;
  wire I_SG_FETCH_QUEUE_n_281;
  wire I_SG_FETCH_QUEUE_n_282;
  wire I_SG_FETCH_QUEUE_n_283;
  wire I_SG_FETCH_QUEUE_n_284;
  wire I_SG_FETCH_QUEUE_n_285;
  wire I_SG_FETCH_QUEUE_n_286;
  wire I_SG_FETCH_QUEUE_n_287;
  wire I_SG_FETCH_QUEUE_n_288;
  wire I_SG_FETCH_QUEUE_n_289;
  wire I_SG_FETCH_QUEUE_n_290;
  wire I_SG_FETCH_QUEUE_n_291;
  wire I_SG_FETCH_QUEUE_n_292;
  wire I_SG_FETCH_QUEUE_n_293;
  wire I_SG_FETCH_QUEUE_n_294;
  wire I_SG_FETCH_QUEUE_n_295;
  wire I_SG_FETCH_QUEUE_n_296;
  wire I_SG_FETCH_QUEUE_n_297;
  wire I_SG_FETCH_QUEUE_n_298;
  wire I_SG_FETCH_QUEUE_n_299;
  wire I_SG_FETCH_QUEUE_n_300;
  wire I_SG_FETCH_QUEUE_n_301;
  wire I_SG_FETCH_QUEUE_n_302;
  wire I_SG_FETCH_QUEUE_n_303;
  wire I_SG_FETCH_QUEUE_n_304;
  wire I_SG_FETCH_QUEUE_n_305;
  wire I_SG_FETCH_QUEUE_n_306;
  wire I_SG_FETCH_QUEUE_n_307;
  wire I_SG_FETCH_QUEUE_n_308;
  wire I_SG_FETCH_QUEUE_n_309;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire \I_UPDT_SG/ch1_updt_sm_idle__5 ;
  wire \I_UPDT_SG/ch2_updt_sm_idle__5 ;
  wire \I_UPDT_SG/p_18_out ;
  wire \I_UPDT_SG/p_9_in ;
  wire \I_UPDT_SG/service_ch129_out__0 ;
  wire \I_UPDT_SG/service_ch220_out__0 ;
  wire [35:4]\I_UPDT_SG/update_address ;
  wire [63:6]L;
  wire [7:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch2_delay_cnt_en;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_nxtdesc_wren;
  wire [0:0]\counter_reg[1] ;
  wire desc_fetch_done_d1;
  wire dm_m_axi_sg_aresetn;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[28] ;
  wire \dmacr_i_reg[28]_0 ;
  wire follower_full_mm2s;
  wire [95:38]ftch_cmnd_data;
  wire ftch_error_capture;
  wire ftch_stale_desc;
  wire [0:33]in;
  wire m_axi_sg_aclk;
  wire [29:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [2:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire m_axis_mm2s_tready;
  wire mm2s_cntrl_strm_stop;
  wire [57:0]mm2s_curdesc;
  wire mm2s_desc_flush;
  wire [12:0]mm2s_dmacr;
  wire mm2s_error;
  wire mm2s_irqthresh_wren;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire p_0_in;
  wire [7:0]p_0_out_carry__0;
  wire [7:0]p_0_out_carry__1;
  wire [0:0]p_0_out_carry__1_0;
  wire p_10_out;
  wire p_10_out_2;
  wire p_11_out;
  wire p_11_out__1;
  wire p_12_out;
  wire [110:0]p_13_out;
  wire p_15_out;
  wire p_15_out_0;
  wire p_16_out;
  wire p_18_out;
  wire p_19_out;
  wire [7:0]p_1_out_carry__1;
  wire [0:0]p_1_out_carry__1_0;
  wire p_20_out;
  wire p_20_out_1;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_28_out;
  wire [63:6]p_2_in;
  wire p_34_out;
  wire p_37_out;
  wire p_38_out;
  wire [122:0]p_39_out;
  wire p_3_out;
  wire p_3_out_2;
  wire p_45_out;
  wire p_46_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_in__0;
  wire p_4_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_54_out;
  wire p_5_out;
  wire p_5_out_5;
  wire p_60_out;
  wire [57:0]p_6_out;
  wire p_6_out_1;
  wire p_6_out_4;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire p_9_out__1;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_sinit2;
  wire rst;
  wire [57:0]s2mm_curdesc;
  wire [12:0]s2mm_dmacr;
  wire s2mm_irqthresh_wren;
  wire s2mm_rxlength_set;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_updtptr_tvalid;
  wire s_axis_updt_cmd_tready;
  wire [31:0]scndry_vect_out;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_in0;
  wire soft_reset;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire sts2_queue_wren;
  wire sts_queue_full;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire updt_done;
  wire [63:6]updt_error_addr_1;
  wire updt_sts;
  wire writing_app_fields;
  wire zero_length_error;

  FDRE \ADDR_64.ftch_error_addr_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_105),
        .Q(p_6_out[26]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_104),
        .Q(p_6_out[27]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_103),
        .Q(p_6_out[28]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_102),
        .Q(p_6_out[29]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_101),
        .Q(p_6_out[30]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_100),
        .Q(p_6_out[31]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_99),
        .Q(p_6_out[32]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_98),
        .Q(p_6_out[33]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_97),
        .Q(p_6_out[34]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_96),
        .Q(p_6_out[35]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_95),
        .Q(p_6_out[36]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_94),
        .Q(p_6_out[37]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_93),
        .Q(p_6_out[38]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_92),
        .Q(p_6_out[39]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_91),
        .Q(p_6_out[40]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_90),
        .Q(p_6_out[41]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_89),
        .Q(p_6_out[42]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_88),
        .Q(p_6_out[43]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_87),
        .Q(p_6_out[44]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_86),
        .Q(p_6_out[45]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_85),
        .Q(p_6_out[46]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_84),
        .Q(p_6_out[47]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_83),
        .Q(p_6_out[48]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_82),
        .Q(p_6_out[49]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_81),
        .Q(p_6_out[50]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_80),
        .Q(p_6_out[51]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_79),
        .Q(p_6_out[52]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_78),
        .Q(p_6_out[53]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_77),
        .Q(p_6_out[54]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_76),
        .Q(p_6_out[55]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_75),
        .Q(p_6_out[56]),
        .R(SR));
  FDRE \ADDR_64.ftch_error_addr_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_74),
        .Q(p_6_out[57]),
        .R(SR));
  design_1_axi_ethernet_0_dma_0_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.D({\I_UPDT_SG/p_9_in ,\I_UPDT_SG/update_address [35:6],\I_UPDT_SG/update_address [4],sig_data_in0}),
        .E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (p_50_out),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_52 ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (p_52_out),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (p_51_out),
        .\GEN_CH2_UPDATE.ch2_active_i_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_3 ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg (\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg (p_24_out),
        .\GEN_CH2_UPDATE.ch2_updt_idle_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_53 ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg (p_26_out),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg (p_25_out),
        .Q(updt_error_addr_1),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_updt_sm_idle__5(\I_UPDT_SG/ch1_updt_sm_idle__5 ),
        .ch2_updt_sm_idle__5(\I_UPDT_SG/ch2_updt_sm_idle__5 ),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .ftch_error_capture(ftch_error_capture),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_sg_wvalid_0(I_SG_AXI_DATAMOVER_n_53),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_stop_i(mm2s_stop_i),
        .p_10_out_2(p_10_out_2),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_18_out(\I_UPDT_SG/p_18_out ),
        .p_20_out_1(p_20_out_1),
        .p_21_out(p_21_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_28_out(p_28_out),
        .p_38_out(p_38_out),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_4_out(p_4_out),
        .p_54_out(p_54_out),
        .p_5_out_5(p_5_out_5),
        .p_6_out_4(p_6_out_4),
        .p_9_out(p_9_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .service_ch129_out__0(\I_UPDT_SG/service_ch129_out__0 ),
        .service_ch220_out__0(\I_UPDT_SG/service_ch220_out__0 ),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .\update_address_reg[4] (p_15_out_0),
        .\update_address_reg[63] (L),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done(updt_done),
        .updt_done_reg(I_SG_AXI_DATAMOVER_n_44),
        .updt_error_reg(p_5_out),
        .updt_error_reg_0(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_59 ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  design_1_axi_ethernet_0_dma_0_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.E(E),
        .FIFO_Full(FIFO_Full),
        .\GEN_CH1_UPDATE.ch1_active_i_reg (p_7_out),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_52 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_16 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] (\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_53 ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_3 ),
        .\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] (L),
        .Q(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 ),
        .SR(SR),
        .ch1_updt_sm_idle__5(\I_UPDT_SG/ch1_updt_sm_idle__5 ),
        .ch2_updt_sm_idle__5(\I_UPDT_SG/ch2_updt_sm_idle__5 ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_10_out_2(p_10_out_2),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_18_out(\I_UPDT_SG/p_18_out ),
        .p_1_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_1_out ),
        .p_21_out(p_21_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_28_out(p_28_out),
        .p_38_out(p_38_out),
        .p_3_out_2(p_3_out_2),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_4_out(p_4_out),
        .p_54_out(p_54_out),
        .p_5_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_5_out ),
        .p_5_out_5(p_5_out_5),
        .p_6_out_4(p_6_out_4),
        .p_9_out(p_9_out),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .service_ch129_out__0(\I_UPDT_SG/service_ch129_out__0 ),
        .service_ch220_out__0(\I_UPDT_SG/service_ch220_out__0 ),
        .sts2_queue_wren(sts2_queue_wren),
        .sts_queue_full(sts_queue_full),
        .updt2_ioc_reg(\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .updt_curdesc_wren_reg(p_15_out_0),
        .updt_done(updt_done),
        .updt_ioc_reg(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
  design_1_axi_ethernet_0_dma_0_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.E(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 (\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg ),
        .\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_1 (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] ),
        .\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 (\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] ),
        .Q(Q),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .\dmacr_i_reg[28] (\dmacr_i_reg[28] ),
        .\dmacr_i_reg[28]_0 (\dmacr_i_reg[28]_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .mm2s_dmacr(mm2s_dmacr[12:2]),
        .mm2s_irqthresh_wren(mm2s_irqthresh_wren),
        .p_11_out__1(p_11_out__1),
        .p_15_out(p_15_out),
        .p_19_out(p_19_out),
        .p_20_out(p_20_out),
        .p_45_out(p_45_out),
        .p_46_out(p_46_out),
        .p_8_out(p_8_out),
        .p_9_out__1(p_9_out__1),
        .s2mm_dmacr(s2mm_dmacr[12:2]),
        .s2mm_irqthresh_wren(s2mm_irqthresh_wren));
  design_1_axi_ethernet_0_dma_0_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D({\GEN_CH1_FETCH.ch1_active_i_reg ,ftch_cmnd_data[67:38]}),
        .E(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_3 ),
        .Q(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ({\I_UPDT_SG/p_9_in ,\I_UPDT_SG/update_address [35:6],\I_UPDT_SG/update_address [4],sig_data_in0}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_AXI_DATAMOVER_n_44),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_SG_AXI_DATAMOVER_n_48),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .follower_full_s2mm(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_18_out(p_18_out),
        .p_1_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_1_out ),
        .p_20_out_1(p_20_out_1),
        .p_38_out(p_38_out),
        .p_5_out(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_5_out ),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .\sig_addr_posted_cntr_reg[1] (I_SG_AXI_DATAMOVER_n_53),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .sig_data2wsc_last_err_reg(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in3_in ),
        .sig_last_mmap_dbeat_reg_reg(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_16 ),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  design_1_axi_ethernet_0_dma_0_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.CO(CO),
        .D({\GEN_CH1_FETCH.ch1_active_i_reg ,ftch_cmnd_data[67:38]}),
        .E(\GEN_QUEUE.FTCH_QUEUE_I/p_2_out ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_ASYNC_RESET.scndry_resetn_reg_0 ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_CH2_FETCH.ch2_active_i_reg (I_SG_FETCH_MNGR_n_45),
        .\GEN_CH2_FETCH.ch2_active_i_reg_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_59 ),
        .\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg (\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg (\GEN_CH2_FETCH.ch2_ftch_idle_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg (\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg (\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] (ftch_cmnd_data[95:68]),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 (p_2_in),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] (\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63] ({I_SG_FETCH_QUEUE_n_251,I_SG_FETCH_QUEUE_n_252,I_SG_FETCH_QUEUE_n_253,I_SG_FETCH_QUEUE_n_254,I_SG_FETCH_QUEUE_n_255,I_SG_FETCH_QUEUE_n_256,I_SG_FETCH_QUEUE_n_257,I_SG_FETCH_QUEUE_n_258,I_SG_FETCH_QUEUE_n_259,I_SG_FETCH_QUEUE_n_260,I_SG_FETCH_QUEUE_n_261,I_SG_FETCH_QUEUE_n_262,I_SG_FETCH_QUEUE_n_263,I_SG_FETCH_QUEUE_n_264,I_SG_FETCH_QUEUE_n_265,I_SG_FETCH_QUEUE_n_266,I_SG_FETCH_QUEUE_n_267,I_SG_FETCH_QUEUE_n_268,I_SG_FETCH_QUEUE_n_269,I_SG_FETCH_QUEUE_n_270,I_SG_FETCH_QUEUE_n_271,I_SG_FETCH_QUEUE_n_272,I_SG_FETCH_QUEUE_n_273,I_SG_FETCH_QUEUE_n_274,I_SG_FETCH_QUEUE_n_275,I_SG_FETCH_QUEUE_n_276,I_SG_FETCH_QUEUE_n_277,I_SG_FETCH_QUEUE_n_278,I_SG_FETCH_QUEUE_n_279,I_SG_FETCH_QUEUE_n_280,I_SG_FETCH_QUEUE_n_281,I_SG_FETCH_QUEUE_n_282,I_SG_FETCH_QUEUE_n_283,I_SG_FETCH_QUEUE_n_284,I_SG_FETCH_QUEUE_n_285,I_SG_FETCH_QUEUE_n_286,I_SG_FETCH_QUEUE_n_287,I_SG_FETCH_QUEUE_n_288,I_SG_FETCH_QUEUE_n_289,I_SG_FETCH_QUEUE_n_290,I_SG_FETCH_QUEUE_n_291,I_SG_FETCH_QUEUE_n_292,I_SG_FETCH_QUEUE_n_293,I_SG_FETCH_QUEUE_n_294,I_SG_FETCH_QUEUE_n_295,I_SG_FETCH_QUEUE_n_296,I_SG_FETCH_QUEUE_n_297,I_SG_FETCH_QUEUE_n_298,I_SG_FETCH_QUEUE_n_299,I_SG_FETCH_QUEUE_n_300,I_SG_FETCH_QUEUE_n_301,I_SG_FETCH_QUEUE_n_302,I_SG_FETCH_QUEUE_n_303,I_SG_FETCH_QUEUE_n_304,I_SG_FETCH_QUEUE_n_305,I_SG_FETCH_QUEUE_n_306,I_SG_FETCH_QUEUE_n_307,I_SG_FETCH_QUEUE_n_308}),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ),
        .\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg (ch2_nxtdesc_wren),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (p_5_out),
        .\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg (\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ),
        .Q(updt_error_addr_1),
        .S(S),
        .SR(SR),
        .\TLAST_GEN.sof_ftch_desc_reg (I_SG_FETCH_QUEUE_n_309),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .ch2_use_crntdesc(\I_FTCH_PNTR_MNGR/ch2_use_crntdesc ),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_done_reg(I_SG_AXI_DATAMOVER_n_48),
        .\ftch_error_addr_reg[31] ({I_SG_FETCH_MNGR_n_47,I_SG_FETCH_MNGR_n_48,I_SG_FETCH_MNGR_n_49,I_SG_FETCH_MNGR_n_50,I_SG_FETCH_MNGR_n_51,I_SG_FETCH_MNGR_n_52,I_SG_FETCH_MNGR_n_53,I_SG_FETCH_MNGR_n_54,I_SG_FETCH_MNGR_n_55,I_SG_FETCH_MNGR_n_56,I_SG_FETCH_MNGR_n_57,I_SG_FETCH_MNGR_n_58,I_SG_FETCH_MNGR_n_59,I_SG_FETCH_MNGR_n_60,I_SG_FETCH_MNGR_n_61,I_SG_FETCH_MNGR_n_62,I_SG_FETCH_MNGR_n_63,I_SG_FETCH_MNGR_n_64,I_SG_FETCH_MNGR_n_65,I_SG_FETCH_MNGR_n_66,I_SG_FETCH_MNGR_n_67,I_SG_FETCH_MNGR_n_68,I_SG_FETCH_MNGR_n_69,I_SG_FETCH_MNGR_n_70,I_SG_FETCH_MNGR_n_71,I_SG_FETCH_MNGR_n_72}),
        .\ftch_error_addr_reg[63] ({I_SG_FETCH_MNGR_n_74,I_SG_FETCH_MNGR_n_75,I_SG_FETCH_MNGR_n_76,I_SG_FETCH_MNGR_n_77,I_SG_FETCH_MNGR_n_78,I_SG_FETCH_MNGR_n_79,I_SG_FETCH_MNGR_n_80,I_SG_FETCH_MNGR_n_81,I_SG_FETCH_MNGR_n_82,I_SG_FETCH_MNGR_n_83,I_SG_FETCH_MNGR_n_84,I_SG_FETCH_MNGR_n_85,I_SG_FETCH_MNGR_n_86,I_SG_FETCH_MNGR_n_87,I_SG_FETCH_MNGR_n_88,I_SG_FETCH_MNGR_n_89,I_SG_FETCH_MNGR_n_90,I_SG_FETCH_MNGR_n_91,I_SG_FETCH_MNGR_n_92,I_SG_FETCH_MNGR_n_93,I_SG_FETCH_MNGR_n_94,I_SG_FETCH_MNGR_n_95,I_SG_FETCH_MNGR_n_96,I_SG_FETCH_MNGR_n_97,I_SG_FETCH_MNGR_n_98,I_SG_FETCH_MNGR_n_99,I_SG_FETCH_MNGR_n_100,I_SG_FETCH_MNGR_n_101,I_SG_FETCH_MNGR_n_102,I_SG_FETCH_MNGR_n_103,I_SG_FETCH_MNGR_n_104,I_SG_FETCH_MNGR_n_105}),
        .ftch_error_capture(ftch_error_capture),
        .ftch_error_reg(p_7_out),
        .ftch_error_reg_0(mm2s_error),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp[1]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .p_0_in(p_0_in),
        .p_0_out_carry__0(p_0_out_carry__0),
        .p_0_out_carry__1(p_0_out_carry__1),
        .p_0_out_carry__1_0(p_0_out_carry__1_0),
        .p_18_out(p_18_out),
        .p_1_out_carry__1(p_1_out_carry__1),
        .p_1_out_carry__1_0(p_1_out_carry__1_0),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_34_out(p_34_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_60_out(p_60_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo ),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .soft_reset(soft_reset),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2));
  design_1_axi_ethernet_0_dma_0_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.\CURRENT_BD_64.current_bd_reg[63] (ftch_cmnd_data[95:68]),
        .D(D),
        .DI(DI),
        .E(\GEN_QUEUE.FTCH_QUEUE_I/p_2_out ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg_1 ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] (\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .\GEN_MM2S.queue_dout_new_reg[64] (\GEN_MM2S.queue_dout_new_reg[64] ),
        .\GEN_MM2S.queue_dout_new_reg[90] (\GEN_MM2S.queue_dout_new_reg[90] ),
        .\GEN_MM2S.queue_dout_new_reg[90]_0 (\GEN_MM2S.queue_dout_new_reg[90]_0 ),
        .\GEN_MM2S.queue_dout_valid_reg (p_37_out),
        .\GEN_MM2S.queue_dout_valid_reg_0 (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_MM2S.queue_dout_valid_reg_1 (\GEN_MM2S.queue_dout_valid_reg_0 ),
        .\GEN_MM2S.queue_empty_new_reg ({\GEN_CH1_FETCH.ch1_active_i_reg ,ftch_cmnd_data[67:38]}),
        .\GEN_MM2S.reg1_reg[90] (\GEN_MM2S.reg1_reg[90] ),
        .\GEN_S2MM.queue_dout2_new_reg[39] (\GEN_S2MM.queue_dout2_new_reg[39] ),
        .\GEN_S2MM.queue_dout2_new_reg[46] (\GEN_S2MM.queue_dout2_new_reg[46] ),
        .\GEN_S2MM.queue_dout2_new_reg[90] (\GEN_S2MM.queue_dout2_new_reg[90] ),
        .\GEN_S2MM.queue_dout2_valid_reg (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg (\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ),
        .\GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg (\GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ),
        .\GEN_SYNC_FIFO.follower_empty_mm2s_reg (\GEN_SYNC_FIFO.follower_empty_mm2s_reg ),
        .\GEN_SYNC_FIFO.follower_full_mm2s_reg (follower_full_mm2s),
        .\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 (p_2_in),
        .\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 (ch2_nxtdesc_wren),
        .\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 ({I_SG_FETCH_QUEUE_n_251,I_SG_FETCH_QUEUE_n_252,I_SG_FETCH_QUEUE_n_253,I_SG_FETCH_QUEUE_n_254,I_SG_FETCH_QUEUE_n_255,I_SG_FETCH_QUEUE_n_256,I_SG_FETCH_QUEUE_n_257,I_SG_FETCH_QUEUE_n_258,I_SG_FETCH_QUEUE_n_259,I_SG_FETCH_QUEUE_n_260,I_SG_FETCH_QUEUE_n_261,I_SG_FETCH_QUEUE_n_262,I_SG_FETCH_QUEUE_n_263,I_SG_FETCH_QUEUE_n_264,I_SG_FETCH_QUEUE_n_265,I_SG_FETCH_QUEUE_n_266,I_SG_FETCH_QUEUE_n_267,I_SG_FETCH_QUEUE_n_268,I_SG_FETCH_QUEUE_n_269,I_SG_FETCH_QUEUE_n_270,I_SG_FETCH_QUEUE_n_271,I_SG_FETCH_QUEUE_n_272,I_SG_FETCH_QUEUE_n_273,I_SG_FETCH_QUEUE_n_274,I_SG_FETCH_QUEUE_n_275,I_SG_FETCH_QUEUE_n_276,I_SG_FETCH_QUEUE_n_277,I_SG_FETCH_QUEUE_n_278,I_SG_FETCH_QUEUE_n_279,I_SG_FETCH_QUEUE_n_280,I_SG_FETCH_QUEUE_n_281,I_SG_FETCH_QUEUE_n_282,I_SG_FETCH_QUEUE_n_283,I_SG_FETCH_QUEUE_n_284,I_SG_FETCH_QUEUE_n_285,I_SG_FETCH_QUEUE_n_286,I_SG_FETCH_QUEUE_n_287,I_SG_FETCH_QUEUE_n_288,I_SG_FETCH_QUEUE_n_289,I_SG_FETCH_QUEUE_n_290,I_SG_FETCH_QUEUE_n_291,I_SG_FETCH_QUEUE_n_292,I_SG_FETCH_QUEUE_n_293,I_SG_FETCH_QUEUE_n_294,I_SG_FETCH_QUEUE_n_295,I_SG_FETCH_QUEUE_n_296,I_SG_FETCH_QUEUE_n_297,I_SG_FETCH_QUEUE_n_298,I_SG_FETCH_QUEUE_n_299,I_SG_FETCH_QUEUE_n_300,I_SG_FETCH_QUEUE_n_301,I_SG_FETCH_QUEUE_n_302,I_SG_FETCH_QUEUE_n_303,I_SG_FETCH_QUEUE_n_304,I_SG_FETCH_QUEUE_n_305,I_SG_FETCH_QUEUE_n_306,I_SG_FETCH_QUEUE_n_307,I_SG_FETCH_QUEUE_n_308}),
        .Q(p_13_out[74:0]),
        .SR(SR),
        .\TLAST_GEN.sof_ftch_desc_i_2 (I_SG_FETCH_MNGR_n_45),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .ch2_use_crntdesc(\I_FTCH_PNTR_MNGR/ch2_use_crntdesc ),
        .\counter_reg[1]_0 (\counter_reg[1] ),
        .desc_fetch_done_d1(desc_fetch_done_d1),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(I_SG_FETCH_QUEUE_n_309),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_curdesc(mm2s_curdesc),
        .mm2s_dmacr(mm2s_dmacr[1:0]),
        .mm2s_error(mm2s_error),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_10_out(p_10_out),
        .p_13_out(p_13_out[110:75]),
        .p_16_out(p_16_out),
        .p_39_out(p_39_out),
        .p_3_out(p_3_out),
        .p_4_in__0(p_4_in__0),
        .p_6_out(p_6_out),
        .p_6_out_1(p_6_out_1),
        .packet_in_progress_reg(packet_in_progress_reg),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit2(queue_sinit2),
        .rst(rst),
        .s2mm_curdesc(s2mm_curdesc),
        .s2mm_dmacr(s2mm_dmacr[1]),
        .s2mm_rxlength_set(s2mm_rxlength_set),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .scndry_vect_out(scndry_vect_out),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .zero_length_error(zero_length_error));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_68),
        .Q(p_6_out[4]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_67),
        .Q(p_6_out[5]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_66),
        .Q(p_6_out[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_65),
        .Q(p_6_out[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_64),
        .Q(p_6_out[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_63),
        .Q(p_6_out[9]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_62),
        .Q(p_6_out[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_61),
        .Q(p_6_out[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_60),
        .Q(p_6_out[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_59),
        .Q(p_6_out[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_58),
        .Q(p_6_out[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_57),
        .Q(p_6_out[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_56),
        .Q(p_6_out[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_55),
        .Q(p_6_out[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_54),
        .Q(p_6_out[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_53),
        .Q(p_6_out[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_52),
        .Q(p_6_out[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_51),
        .Q(p_6_out[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_50),
        .Q(p_6_out[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_49),
        .Q(p_6_out[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_48),
        .Q(p_6_out[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_47),
        .Q(p_6_out[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_72),
        .Q(p_6_out[0]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_71),
        .Q(p_6_out[1]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_70),
        .Q(p_6_out[2]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_46 ),
        .D(I_SG_FETCH_MNGR_n_69),
        .Q(p_6_out[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_addr_cntl
   (sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_arlen,
    sig_addr_reg_empty_reg_0,
    m_axi_sg_araddr,
    m_axi_sg_aclk,
    sm_set_error,
    sig_cmd_burst_reg,
    sig_addr_valid_reg_reg_0,
    sig_posted_to_axi_reg_0,
    sig_addr_valid_reg_reg_1,
    sig_mstr2addr_cmd_valid,
    m_axi_sg_arready,
    Q,
    D);
  output sig_addr2rsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output [2:0]m_axi_sg_arlen;
  output sig_addr_reg_empty_reg_0;
  output [29:0]m_axi_sg_araddr;
  input m_axi_sg_aclk;
  input sm_set_error;
  input [0:0]sig_cmd_burst_reg;
  input sig_addr_valid_reg_reg_0;
  input sig_posted_to_axi_reg_0;
  input sig_addr_valid_reg_reg_1;
  input sig_mstr2addr_cmd_valid;
  input m_axi_sg_arready;
  input [29:0]Q;
  input [1:0]D;

  wire [1:0]D;
  wire [29:0]Q;
  wire m_axi_sg_aclk;
  wire [29:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [2:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_empty_reg_0;
  wire sig_addr_valid_reg_reg_0;
  wire sig_addr_valid_reg_reg_1;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_reg_0;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;

  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT2 #(
    .INIT(4'h7)) 
    sig_cmd_reg_empty_i_1
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_addr_valid_reg_reg_1),
        .O(sig_addr_reg_empty_reg_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[35]_i_1 
       (.I0(m_axi_sg_arlen[1]),
        .I1(m_axi_sg_arready),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_addr_valid_reg_reg_1),
        .O(sig_next_addr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_next_addr_reg[35]_i_2__1 
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[0]),
        .Q(m_axi_sg_arlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(D[1]),
        .Q(m_axi_sg_arlen[2]),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_reg_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_reg_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_addr_cntl__parameterized0
   (out,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_addr2mstr_cmd_ready,
    sig_push_addr_reg1_out,
    m_axi_sg_aclk,
    sig_calc2dm_calc_err,
    sig_mstr2data_len,
    sig_addr_valid_reg_reg_0,
    sig_posted_to_axi_2_reg_0,
    \sig_next_addr_reg_reg[3]_0 ,
    sig_addr_valid_reg_reg_1,
    E,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_cmd_reg_empty,
    sig_cmd2mstr_cmd_valid,
    m_axi_sg_awready,
    Q);
  output out;
  output sig_addr2wsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_awlen;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [31:0]m_axi_sg_awaddr;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_addr2mstr_cmd_ready;
  input sig_push_addr_reg1_out;
  input m_axi_sg_aclk;
  input sig_calc2dm_calc_err;
  input [0:0]sig_mstr2data_len;
  input sig_addr_valid_reg_reg_0;
  input sig_posted_to_axi_2_reg_0;
  input \sig_next_addr_reg_reg[3]_0 ;
  input sig_addr_valid_reg_reg_1;
  input [0:0]E;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_cmd_reg_empty;
  input sig_cmd2mstr_cmd_valid;
  input m_axi_sg_awready;
  input [30:0]Q;

  wire [0:0]E;
  wire [30:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire sig_addr2mstr_cmd_ready;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_reg_0;
  wire sig_addr_valid_reg_reg_1;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_mstr2data_len;
  wire sig_next_addr_reg0;
  wire \sig_next_addr_reg_reg[3]_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  LUT2 #(
    .INIT(4'h2)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1 
       (.I0(sig_addr2wsc_cmd_fifo_empty),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .O(sig_addr2mstr_cmd_ready));
  LUT6 #(
    .INIT(64'hAA0AAAAA88888888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5 
       (.I0(sig_addr_valid_reg_reg_1),
        .I1(E),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_sg_awvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[35]_i_1__0 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_sg_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_addr_valid_reg_reg_1),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[27]),
        .Q(m_axi_sg_awaddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[28]),
        .Q(m_axi_sg_awaddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[29]),
        .Q(m_axi_sg_awaddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[30]),
        .Q(m_axi_sg_awaddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_next_addr_reg_reg[3]_0 ),
        .Q(m_axi_sg_awaddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_mstr2data_len),
        .Q(m_axi_sg_awlen),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_cmd_status
   (sig_init_reg_reg,
    sig_init_reg2_reg,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_stat2wsc_status_ready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    p_5_out,
    sig_load_input_cmd,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    Q,
    sig_stream_rst,
    m_axi_sg_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    m_axi_sg_aresetn,
    sig_wsc2stat_status_valid,
    sig_init_done_reg,
    p_18_out,
    sig_cmd_reg_empty,
    sig_init_done,
    sig_init_done_0,
    p_20_out_1,
    sig_addr2mstr_cmd_ready,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] );
  output sig_init_reg_reg;
  output sig_init_reg2_reg;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_stat2wsc_status_ready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output p_5_out;
  output sig_load_input_cmd;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [34:0]Q;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input m_axi_sg_aresetn;
  input sig_wsc2stat_status_valid;
  input sig_init_done_reg;
  input p_18_out;
  input sig_cmd_reg_empty;
  input sig_init_done;
  input sig_init_done_0;
  input p_20_out_1;
  input sig_addr2mstr_cmd_ready;
  input [0:0]E;
  input [3:0]D;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ;
  input [33:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ;

  wire [3:0]D;
  wire [0:0]E;
  wire I_CMD_FIFO_n_5;
  wire [34:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ;
  wire [33:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire p_18_out;
  wire p_20_out_1;
  wire p_5_out;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2mstr_cmd_ready;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_reg;
  wire sig_init_reg2_reg;
  wire sig_init_reg_reg;
  wire sig_load_input_cmd;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_ethernet_0_dma_0_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (sig_init_done_reg),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_18_out(p_18_out),
        .p_5_out(p_5_out),
        .sig_init_done(sig_init_done_1),
        .sig_init_done_reg_0(I_CMD_FIFO_n_5),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_ethernet_0_dma_0_axi_sg_fifo I_CMD_FIFO
       (.Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_20_out_1(p_20_out_1),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_CMD_FIFO_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg_reg_0(sig_init_reg_reg),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_cmd_status_58
   (sig_init_done,
    s_axis_ftch_cmd_tready,
    sig_init_done_0,
    sig_stat2rsc_status_ready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_load_input_cmd,
    Q,
    sig_init_done_reg,
    m_axi_sg_aclk,
    SR,
    sig_init_done_reg_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    sig_rsc2stat_status_valid,
    p_18_out,
    E,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] );
  output sig_init_done;
  output s_axis_ftch_cmd_tready;
  output sig_init_done_0;
  output sig_stat2rsc_status_ready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  output sig_load_input_cmd;
  output [31:0]Q;
  input sig_init_done_reg;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input sig_init_done_reg_0;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input sig_rsc2stat_status_valid;
  input p_18_out;
  input [0:0]E;
  input [2:0]D;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [30:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ;

  wire [2:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire [30:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire p_18_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_load_input_cmd;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_ethernet_0_dma_0_axi_sg_fifo__parameterized0_59 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .E(E),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out(p_18_out),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_rd_sts_decerr_reg_reg(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_ethernet_0_dma_0_axi_sg_fifo_60 I_CMD_FIFO
       (.Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_load_input_cmd(sig_load_input_cmd));
endmodule

(* ORIG_REF_NAME = "axi_sg_cntrl_strm" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_cntrl_strm
   (\GEN_SYNC_FIFO.follower_full_mm2s_reg_0 ,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    m_axi_sg_rvalid_0,
    m_axis_mm2s_cntrl_tdata,
    rst,
    m_axi_sg_aclk,
    m_axi_sg_rlast,
    \GEN_SYNC_FIFO.follower_empty_mm2s_reg_0 ,
    SR,
    mm2s_cntrl_strm_stop,
    m_axis_mm2s_cntrl_tready,
    mm2s_error,
    soft_reset_d1,
    soft_reset_d2,
    m_axi_sg_rvalid,
    \TLAST_GEN.sof_ftch_desc_i_2 ,
    Q,
    \gwack.wr_ack_i_reg ,
    sof_ftch_desc,
    m_axi_sg_rdata,
    sof_ftch_desc_del1);
  output \GEN_SYNC_FIFO.follower_full_mm2s_reg_0 ;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output m_axi_sg_rvalid_0;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  input rst;
  input m_axi_sg_aclk;
  input m_axi_sg_rlast;
  input \GEN_SYNC_FIFO.follower_empty_mm2s_reg_0 ;
  input [0:0]SR;
  input mm2s_cntrl_strm_stop;
  input m_axis_mm2s_cntrl_tready;
  input mm2s_error;
  input soft_reset_d1;
  input soft_reset_d2;
  input m_axi_sg_rvalid;
  input \TLAST_GEN.sof_ftch_desc_i_2 ;
  input [1:0]Q;
  input [0:0]\gwack.wr_ack_i_reg ;
  input sof_ftch_desc;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;

  wire \GEN_SYNC_FIFO.follower_empty_mm2s_reg_0 ;
  wire \GEN_SYNC_FIFO.follower_full_mm2s_reg_0 ;
  wire \GEN_SYNC_FIFO.xfer_in_progress_i_1_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \TLAST_GEN.sof_ftch_desc_i_2 ;
  wire cntrl_fifo_rden;
  wire follower_empty_mm2s;
  wire [0:0]\gwack.wr_ack_i_reg ;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_rvalid_0;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire mm2s_error;
  wire mm2s_stop_d1;
  wire p_0_in4_in;
  wire [32:0]p_2_out;
  wire rst;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire xfer_in_progress;

  design_1_axi_ethernet_0_dma_0_sync_fifo_fg \GEN_SYNC_FIFO.I_CNTRL_FIFO 
       (.D(p_2_out),
        .E(cntrl_fifo_rden),
        .Q(Q),
        .\TLAST_GEN.sof_ftch_desc_i_2 (\TLAST_GEN.sof_ftch_desc_i_2 ),
        .follower_empty_mm2s(follower_empty_mm2s),
        .\gwack.wr_ack_i_reg (\gwack.wr_ack_i_reg ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(m_axi_sg_rvalid_0),
        .rst(rst),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(1'b0),
        .Q(follower_empty_mm2s),
        .S(\GEN_SYNC_FIFO.follower_empty_mm2s_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(1'b1),
        .Q(\GEN_SYNC_FIFO.follower_full_mm2s_reg_0 ),
        .R(\GEN_SYNC_FIFO.follower_empty_mm2s_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[0]),
        .Q(m_axis_mm2s_cntrl_tdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[10]),
        .Q(m_axis_mm2s_cntrl_tdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[11]),
        .Q(m_axis_mm2s_cntrl_tdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[12]),
        .Q(m_axis_mm2s_cntrl_tdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[13]),
        .Q(m_axis_mm2s_cntrl_tdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[14]),
        .Q(m_axis_mm2s_cntrl_tdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[15]),
        .Q(m_axis_mm2s_cntrl_tdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[16]),
        .Q(m_axis_mm2s_cntrl_tdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[17]),
        .Q(m_axis_mm2s_cntrl_tdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[18]),
        .Q(m_axis_mm2s_cntrl_tdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[19]),
        .Q(m_axis_mm2s_cntrl_tdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[1]),
        .Q(m_axis_mm2s_cntrl_tdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[20]),
        .Q(m_axis_mm2s_cntrl_tdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[21]),
        .Q(m_axis_mm2s_cntrl_tdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[22]),
        .Q(m_axis_mm2s_cntrl_tdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[23]),
        .Q(m_axis_mm2s_cntrl_tdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[24]),
        .Q(m_axis_mm2s_cntrl_tdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[25]),
        .Q(m_axis_mm2s_cntrl_tdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[26]),
        .Q(m_axis_mm2s_cntrl_tdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[27]),
        .Q(m_axis_mm2s_cntrl_tdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[28]),
        .Q(m_axis_mm2s_cntrl_tdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[29]),
        .Q(m_axis_mm2s_cntrl_tdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[2]),
        .Q(m_axis_mm2s_cntrl_tdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[30]),
        .Q(m_axis_mm2s_cntrl_tdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[31]),
        .Q(m_axis_mm2s_cntrl_tdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[32]),
        .Q(p_0_in4_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[3]),
        .Q(m_axis_mm2s_cntrl_tdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[4]),
        .Q(m_axis_mm2s_cntrl_tdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[5]),
        .Q(m_axis_mm2s_cntrl_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[6]),
        .Q(m_axis_mm2s_cntrl_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[7]),
        .Q(m_axis_mm2s_cntrl_tdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[8]),
        .Q(m_axis_mm2s_cntrl_tdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(cntrl_fifo_rden),
        .D(p_2_out[9]),
        .Q(m_axis_mm2s_cntrl_tdata[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.mm2s_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_cntrl_strm_stop),
        .Q(mm2s_stop_d1),
        .R(SR));
  LUT6 #(
    .INIT(64'h70774444FFFFCCCC)) 
    \GEN_SYNC_FIFO.xfer_in_progress_i_1 
       (.I0(p_0_in4_in),
        .I1(\GEN_SYNC_FIFO.follower_full_mm2s_reg_0 ),
        .I2(mm2s_stop_d1),
        .I3(mm2s_cntrl_strm_stop),
        .I4(xfer_in_progress),
        .I5(m_axis_mm2s_cntrl_tready),
        .O(\GEN_SYNC_FIFO.xfer_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_FIFO.xfer_in_progress_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_FIFO.xfer_in_progress_i_1_n_0 ),
        .Q(xfer_in_progress),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8F888888)) 
    m_axis_mm2s_cntrl_tlast_INST_0
       (.I0(p_0_in4_in),
        .I1(\GEN_SYNC_FIFO.follower_full_mm2s_reg_0 ),
        .I2(mm2s_stop_d1),
        .I3(mm2s_cntrl_strm_stop),
        .I4(xfer_in_progress),
        .O(m_axis_mm2s_cntrl_tlast));
  LUT6 #(
    .INIT(64'hBABABBBAAAAAAAAA)) 
    m_axis_mm2s_cntrl_tvalid_INST_0
       (.I0(\GEN_SYNC_FIFO.follower_full_mm2s_reg_0 ),
        .I1(mm2s_stop_d1),
        .I2(mm2s_error),
        .I3(soft_reset_d1),
        .I4(soft_reset_d2),
        .I5(xfer_in_progress),
        .O(m_axis_mm2s_cntrl_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_sg_datamover" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_datamover
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    s_axis_ftch_cmd_tready,
    s_axis_updt_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    p_1_out,
    s_axis_s2mm_tready,
    p_5_out,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_data2all_tlast_error,
    m_axi_sg_bready,
    \sig_addr_posted_cntr_reg[1] ,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    m_axi_sg_araddr,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    m_axi_sg_rvalid,
    m_axi_sg_aresetn,
    follower_full_s2mm,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    follower_full_mm2s,
    p_38_out,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    E,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    sig_data2wsc_last_err_reg,
    Q,
    sig_last_mmap_dbeat_reg_reg,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    m_axi_sg_awready,
    p_20_out_1,
    m_axi_sg_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ,
    m_axi_sg_rresp);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]m_axi_sg_awlen;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [2:0]m_axi_sg_arlen;
  output [31:0]m_axi_sg_awaddr;
  output s_axis_ftch_cmd_tready;
  output s_axis_updt_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output p_1_out;
  output s_axis_s2mm_tready;
  output p_5_out;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_data2all_tlast_error;
  output m_axi_sg_bready;
  output \sig_addr_posted_cntr_reg[1] ;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output [29:0]m_axi_sg_araddr;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input m_axi_sg_rvalid;
  input m_axi_sg_aresetn;
  input follower_full_s2mm;
  input \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input follower_full_mm2s;
  input p_38_out;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input [0:0]E;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input [0:0]sig_data2wsc_last_err_reg;
  input [0:0]Q;
  input sig_last_mmap_dbeat_reg_reg;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input p_20_out_1;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [30:0]D;
  input [32:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ;
  input [1:0]m_axi_sg_rresp;

  wire [30:0]D;
  wire [0:0]E;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ;
  wire [0:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire [32:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire dm_m_axi_sg_aresetn;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [29:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire m_axi_sg_aresetn;
  wire [2:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire mm2s_scndry_resetn;
  wire p_18_out;
  wire p_1_out;
  wire p_20_out_1;
  wire p_38_out;
  wire p_5_out;
  wire s2mm_scndry_resetn;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_s2mm_tready;
  wire s_axis_updt_cmd_tready;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire [0:0]sig_data2wsc_last_err_reg;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_stream_rst;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_ethernet_0_dma_0_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.D({\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] ,p_38_out}),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2all_tlast_error),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_s2mm(follower_full_s2mm),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_18_out(p_18_out),
        .p_1_out(p_1_out),
        .p_20_out_1(p_20_out_1),
        .p_5_out(p_5_out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_data2wsc_last_err_reg(sig_data2wsc_last_err_reg),
        .sig_init_reg(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2 ),
        .sig_last_mmap_dbeat_reg_reg(sig_last_mmap_dbeat_reg_reg),
        .sig_push_err2wsc_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_stream_rst(sig_stream_rst),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_fifo
   (sig_init_reg_reg_0,
    sig_init_reg2_reg_0,
    sig_cmd2mstr_cmd_valid,
    s_axis_updt_cmd_tready,
    sig_load_input_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    Q,
    sig_stream_rst,
    m_axi_sg_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_cmd_reg_empty,
    sig_init_done_reg_0,
    sig_init_done_1,
    sig_init_done,
    sig_init_done_0,
    p_20_out_1,
    sig_addr2mstr_cmd_ready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 );
  output sig_init_reg_reg_0;
  output sig_init_reg2_reg_0;
  output sig_cmd2mstr_cmd_valid;
  output s_axis_updt_cmd_tready;
  output sig_load_input_cmd;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [34:0]Q;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_cmd_reg_empty;
  input sig_init_done_reg_0;
  input sig_init_done_1;
  input sig_init_done;
  input sig_init_done_0;
  input p_20_out_1;
  input sig_addr2mstr_cmd_ready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ;
  input [33:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 ;

  wire [34:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ;
  wire [33:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_sg_aclk;
  wire p_20_out_1;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2mstr_cmd_ready;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_i_1__14_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg_reg_0;
  wire sig_load_input_cmd;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(1'b1),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [2]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [3]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [4]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [5]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [6]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [7]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [8]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [9]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [10]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [11]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [12]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [13]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [14]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [15]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [16]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [17]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [18]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [19]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [20]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [21]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [22]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [23]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [24]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [25]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [26]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [29]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [30]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [31]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [32]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [33]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFBABABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(sig_init_done_2),
        .I1(p_20_out_1),
        .I2(s_axis_updt_cmd_tready),
        .I3(sig_addr2mstr_cmd_ready),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ),
        .Q(s_axis_updt_cmd_tready),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2__0
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__14
       (.I0(sig_init_done_reg_0),
        .I1(sig_init_done_2),
        .I2(sig_init_reg_reg_0),
        .I3(sig_init_reg2_reg_0),
        .O(sig_init_done_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__15
       (.I0(sig_init_done_reg_0),
        .I1(sig_init_done_1),
        .I2(sig_init_reg_reg_0),
        .I3(sig_init_reg2_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__16
       (.I0(sig_init_done_reg_0),
        .I1(sig_init_done),
        .I2(sig_init_reg_reg_0),
        .I3(sig_init_reg2_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__17
       (.I0(sig_init_done_reg_0),
        .I1(sig_init_done_0),
        .I2(sig_init_reg_reg_0),
        .I3(sig_init_reg2_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__14_n_0),
        .Q(sig_init_done_2),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(sig_init_reg2_reg_0),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_fifo_60
   (sig_init_done,
    s_axis_ftch_cmd_tready,
    sig_load_input_cmd,
    Q,
    sig_init_done_reg_0,
    m_axi_sg_aclk,
    SR,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    s_axis_ftch_cmd_tvalid,
    sig_addr2rsc_cmd_fifo_empty,
    sig_cmd_reg_empty,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 );
  output sig_init_done;
  output s_axis_ftch_cmd_tready;
  output sig_load_input_cmd;
  output [31:0]Q;
  input sig_init_done_reg_0;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input s_axis_ftch_cmd_tvalid;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_cmd_reg_empty;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ;
  input [30:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 ;

  wire [31:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ;
  wire [30:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_sg_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_load_input_cmd;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [5]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [6]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [7]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [8]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [9]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [10]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [11]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [12]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [13]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [14]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [15]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [16]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [17]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [18]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [19]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [20]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [21]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [22]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [23]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [24]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [25]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [26]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [27]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [28]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [29]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] 
       (.C(m_axi_sg_aclk),
        .CE(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]_0 [30]),
        .Q(Q[31]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBABABABABABABA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(sig_init_done),
        .I1(s_axis_ftch_cmd_tvalid),
        .I2(s_axis_ftch_cmd_tready),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ),
        .Q(s_axis_ftch_cmd_tready),
        .R(SR));
  LUT6 #(
    .INIT(64'h00AAAAAA80808080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(s_axis_ftch_cmd_tready),
        .I2(s_axis_ftch_cmd_tvalid),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    p_5_out,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    sig_init_done_reg_0,
    m_axi_sg_aclk,
    sig_stream_rst,
    m_axi_sg_aresetn,
    sig_wsc2stat_status_valid,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    p_18_out,
    E,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output p_5_out;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  input sig_init_done_reg_0;
  input m_axi_sg_aclk;
  input sig_stream_rst;
  input m_axi_sg_aresetn;
  input sig_wsc2stat_status_valid;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input p_18_out;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire p_18_out;
  wire p_5_out;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .O(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(sig_init_done),
        .I1(m_axis_updt_sts_tvalid),
        .I2(p_18_out),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(sig_wsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6 
       (.I0(sig_wsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I3(m_axis_updt_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    updt_done_i_1
       (.I0(m_axi_sg_aresetn),
        .I1(m_axis_updt_sts_tvalid),
        .I2(m_axis_updt_sts_tdata[5]),
        .I3(m_axis_updt_sts_tdata[6]),
        .I4(m_axis_updt_sts_tdata[7]),
        .I5(m_axis_updt_sts_tdata[4]),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
  LUT2 #(
    .INIT(4'h8)) 
    updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_fifo__parameterized0_59
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_rd_sts_tag_reg0,
    sig_init_done_reg_0,
    m_axi_sg_aclk,
    SR,
    sig_rsc2stat_status_valid,
    sig_rd_sts_decerr_reg_reg,
    p_18_out,
    E,
    D);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_rd_sts_tag_reg0;
  input sig_init_done_reg_0;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input sig_rsc2stat_status_valid;
  input sig_rd_sts_decerr_reg_reg;
  input p_18_out;
  input [0:0]E;
  input [2:0]D;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire p_18_out;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_rd_sts_decerr_reg_reg;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[0]),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[1]),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(D[2]),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(sig_init_done_0),
        .I1(m_axis_ftch_sts_tvalid),
        .I2(p_18_out),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I4(sig_rsc2stat_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4 
       (.I0(sig_rsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_rd_sts_decerr_reg_reg),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_done_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1__0
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_rd_sts_decerr_reg_reg),
        .O(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_fifo__parameterized1
   (sig_init_done,
    Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_init_done_reg_0,
    sig_push_coelsc_reg,
    m_axi_sg_bvalid,
    sig_rd_fifo__0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output sig_init_done;
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input sig_init_done_reg_0;
  input sig_push_coelsc_reg;
  input m_axi_sg_bvalid;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_0,
    p_4_out,
    out,
    sig_inhibit_rdy_n,
    E,
    \sig_wdc_statcnt_reg[0] ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_init_done_reg_0,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done_0;
  output p_4_out;
  output [1:0]out;
  output sig_inhibit_rdy_n;
  output [0:0]E;
  output [1:0]\sig_wdc_statcnt_reg[0] ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input sig_init_done_reg_0;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [2:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [1:0]\sig_wdc_statcnt_reg[0] ;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .Q(Q),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ),
        .sig_wr_fifo(sig_wr_fifo));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_cmdsts_if" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_ftch_cmdsts_if
   (p_18_out,
    ftch_done,
    ftch_decerr,
    ftch_slverr,
    s_axis_ftch_cmd_tvalid,
    D,
    ftch_error_reg_0,
    s_axis_ftch_cmd_tvalid_reg_0,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_stop_i,
    ftch_error_reg_1,
    ftch_error_early,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    s2mm_stop_i2_out,
    \dmacr_i_reg[0] ,
    m_axi_sg_aresetn,
    m_axi_sg_aclk,
    SR,
    ftch_done_reg_0,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    Q,
    s_axis_ftch_cmd_tready,
    mm2s_scndry_resetn,
    dma_s2mm_error,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ,
    soft_reset,
    p_55_out,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1 ,
    dma_mm2s_error,
    s2mm_scndry_resetn,
    s2mm_dmacr);
  output p_18_out;
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]D;
  output ftch_error_reg_0;
  output [0:0]s_axis_ftch_cmd_tvalid_reg_0;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg ;
  output mm2s_stop_i;
  output ftch_error_reg_1;
  output ftch_error_early;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output s2mm_stop_i2_out;
  output \dmacr_i_reg[0] ;
  input m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input [0:0]SR;
  input ftch_done_reg_0;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input [1:0]Q;
  input s_axis_ftch_cmd_tready;
  input mm2s_scndry_resetn;
  input dma_s2mm_error;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ;
  input soft_reset;
  input p_55_out;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1 ;
  input dma_mm2s_error;
  input s2mm_scndry_resetn;
  input [0:0]s2mm_dmacr;

  wire [0:0]D;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire \dmacr_i_reg[0] ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg_0;
  wire ftch_error_early;
  wire ftch_error_early_i_1_n_0;
  wire ftch_error_i_1_n_0;
  wire ftch_error_reg_0;
  wire ftch_error_reg_1;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire p_18_out;
  wire p_55_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_ftch_cmd_tvalid_i_1_n_0;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg_0;
  wire [1:1]sg_rresp;
  wire sg_rvalid;
  wire soft_reset;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 
       (.I0(dma_s2mm_error),
        .I1(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .I2(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ),
        .I3(ftch_error_reg_0),
        .I4(soft_reset),
        .I5(ftch_error_reg_1),
        .O(mm2s_stop_i));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1 
       (.I0(s2mm_stop_i2_out),
        .I1(s2mm_dmacr),
        .O(\dmacr_i_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1 
       (.I0(ftch_error_reg_0),
        .I1(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ),
        .I2(ftch_error_reg_1),
        .I3(dma_s2mm_error),
        .I4(soft_reset),
        .I5(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .O(s2mm_stop_i2_out));
  LUT2 #(
    .INIT(4'hB)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_1 
       (.I0(mm2s_stop_i),
        .I1(mm2s_scndry_resetn),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \QUEUE_COUNT.cmnds_queued_shift[3]_i_1__0 
       (.I0(s2mm_stop_i2_out),
        .I1(s2mm_scndry_resetn),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(s_axis_ftch_cmd_tready),
        .O(s_axis_ftch_cmd_tvalid_reg_0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ftch_cs[1]_i_1 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ftch_error_reg_0),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ftch_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
  FDRE ftch_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_done_reg_0),
        .Q(ftch_done),
        .R(SR));
  LUT3 #(
    .INIT(8'hF8)) 
    ftch_error_early_i_1
       (.I0(sg_rresp),
        .I1(sg_rvalid),
        .I2(ftch_error_early),
        .O(ftch_error_early_i_1_n_0));
  FDRE ftch_error_early_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_error_early_i_1_n_0),
        .Q(ftch_error_early),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_slverr),
        .I2(ftch_error_reg_0),
        .O(ftch_error_i_1_n_0));
  FDRE ftch_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_error_i_1_n_0),
        .Q(ftch_error_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ftch_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
  FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_aresetn),
        .Q(p_18_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    m_axis_mm2s_cntrl_tvalid_INST_0_i_1
       (.I0(ftch_error_reg_0),
        .I1(p_55_out),
        .I2(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1 ),
        .I3(ftch_error_early),
        .I4(dma_mm2s_error),
        .I5(\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 ),
        .O(ftch_error_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h04FF0404)) 
    s_axis_ftch_cmd_tvalid_i_1
       (.I0(ftch_error_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_axis_ftch_cmd_tready),
        .I4(s_axis_ftch_cmd_tvalid),
        .O(s_axis_ftch_cmd_tvalid_i_1_n_0));
  FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_ftch_cmd_tvalid_i_1_n_0),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sg_rresp_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rresp),
        .Q(sg_rresp),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sg_rvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(m_axi_sg_rvalid),
        .Q(sg_rvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_mngr" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_ftch_mngr
   (p_18_out,
    CO,
    ch2_ftch_active,
    D,
    p_60_out,
    p_34_out,
    ch1_use_crntdesc,
    ch2_use_crntdesc,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ,
    s_axis_ftch_cmd_tvalid,
    sg_ftch_error0,
    sg_ftch_error0_0,
    ftch_error_reg,
    m_axis_mm2s_tready,
    E,
    \GEN_CH2_FETCH.ch2_active_i_reg ,
    s_axis_ftch_cmd_tvalid_reg,
    \ftch_error_addr_reg[31] ,
    ftch_error_capture,
    \ftch_error_addr_reg[63] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] ,
    \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    mm2s_stop_i,
    ftch_error_reg_0,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    s2mm_stop_i2_out,
    \dmacr_i_reg[0] ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ,
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ,
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ,
    SR,
    mm2s_dmacr,
    m_axi_sg_aclk,
    s2mm_dmacr,
    m_axi_sg_aresetn,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_rresp,
    m_axi_sg_rvalid,
    S,
    p_1_out_carry__1,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ,
    p_0_out_carry__0,
    p_0_out_carry__1,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    ch1_nxtdesc_wren,
    \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg ,
    ch2_ftch_queue_empty,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg ,
    ch1_ftch_queue_empty,
    \GEN_CH2_FETCH.ch2_active_i_reg_0 ,
    mm2s_desc_flush,
    ch1_ftch_pause,
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ,
    p_0_in,
    \TLAST_GEN.sof_ftch_desc_reg ,
    ch2_ftch_pause,
    s_axis_ftch_cmd_tready,
    Q,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    dma_s2mm_error,
    soft_reset,
    dma_mm2s_error,
    p_1_out_carry__1_0,
    p_0_out_carry__1_0,
    p_52_out,
    sg_interr_reg,
    p_51_out,
    sg_slverr_reg,
    p_50_out,
    sg_decerr_reg,
    p_26_out,
    sg_interr_reg_0,
    p_25_out,
    sg_slverr_reg_0,
    p_24_out,
    sg_decerr_reg_0,
    ftch_stale_desc,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 );
  output p_18_out;
  output [0:0]CO;
  output ch2_ftch_active;
  output [30:0]D;
  output p_60_out;
  output p_34_out;
  output ch1_use_crntdesc;
  output ch2_use_crntdesc;
  output \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  output s_axis_ftch_cmd_tvalid;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output ftch_error_reg;
  output m_axis_mm2s_tready;
  output [0:0]E;
  output \GEN_CH2_FETCH.ch2_active_i_reg ;
  output [0:0]s_axis_ftch_cmd_tvalid_reg;
  output [25:0]\ftch_error_addr_reg[31] ;
  output ftch_error_capture;
  output [31:0]\ftch_error_addr_reg[63] ;
  output [27:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] ;
  output [56:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] ;
  output [56:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] ;
  output \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg ;
  output mm2s_stop_i;
  output ftch_error_reg_0;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output s2mm_stop_i2_out;
  output \dmacr_i_reg[0] ;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ;
  output \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ;
  input [0:0]SR;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input [0:0]s2mm_dmacr;
  input m_axi_sg_aresetn;
  input ftch_done_reg;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [0:0]m_axi_sg_rresp;
  input m_axi_sg_rvalid;
  input [7:0]S;
  input [7:0]p_1_out_carry__1;
  input [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  input [7:0]p_0_out_carry__0;
  input [7:0]p_0_out_carry__1;
  input [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input ch1_nxtdesc_wren;
  input \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg ;
  input ch2_ftch_queue_empty;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  input ch1_ftch_queue_empty;
  input \GEN_CH2_FETCH.ch2_active_i_reg_0 ;
  input mm2s_desc_flush;
  input ch1_ftch_pause;
  input \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  input p_0_in;
  input \TLAST_GEN.sof_ftch_desc_reg ;
  input ch2_ftch_pause;
  input s_axis_ftch_cmd_tready;
  input [57:0]Q;
  input tailpntr_updated_d2;
  input tailpntr_updated_d1;
  input dma_s2mm_error;
  input soft_reset;
  input dma_mm2s_error;
  input [0:0]p_1_out_carry__1_0;
  input [0:0]p_0_out_carry__1_0;
  input p_52_out;
  input sg_interr_reg;
  input p_51_out;
  input sg_slverr_reg;
  input p_50_out;
  input sg_decerr_reg;
  input p_26_out;
  input sg_interr_reg_0;
  input p_25_out;
  input sg_slverr_reg_0;
  input p_24_out;
  input sg_decerr_reg_0;
  input ftch_stale_desc;
  input [57:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63] ;
  input [57:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ;

  wire [0:0]CO;
  wire [30:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ;
  wire [56:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] ;
  wire [27:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] ;
  wire [57:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [56:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] ;
  wire [57:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63] ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ;
  wire [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg ;
  wire \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ;
  wire \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ;
  wire I_FTCH_PNTR_MNGR_n_5;
  wire I_FTCH_PNTR_MNGR_n_6;
  wire I_FTCH_SG_n_71;
  wire [57:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \TLAST_GEN.sof_ftch_desc_reg ;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_use_crntdesc;
  wire dma_mm2s_error;
  wire dma_s2mm_error;
  wire \dmacr_i_reg[0] ;
  wire [1:0]ftch_cs;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_done_reg;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [31:0]\ftch_error_addr_reg[63] ;
  wire ftch_error_capture;
  wire ftch_error_early;
  wire ftch_error_reg;
  wire ftch_error_reg_0;
  wire [1:1]ftch_ns;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [0:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axis_mm2s_tready;
  wire mm2s_desc_flush;
  wire [0:0]mm2s_dmacr;
  wire mm2s_scndry_resetn;
  wire mm2s_stop_i;
  wire p_0_in;
  wire [7:0]p_0_out_carry__0;
  wire [7:0]p_0_out_carry__1;
  wire [0:0]p_0_out_carry__1_0;
  wire p_18_out;
  wire [7:0]p_1_out_carry__1;
  wire [0:0]p_1_out_carry__1_0;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_29_out;
  wire p_34_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_55_out;
  wire p_60_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire [0:0]s_axis_ftch_cmd_tvalid_reg;
  wire service_ch211_out__5;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire soft_reset;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  design_1_axi_ethernet_0_dma_0_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.D(ftch_ns),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_ASYNC_RESET.scndry_resetn_reg_0 ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg (I_FTCH_SG_n_71),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_0 (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg_1 (D[30]),
        .Q(ftch_cs),
        .SR(SR),
        .dma_mm2s_error(dma_mm2s_error),
        .dma_s2mm_error(dma_s2mm_error),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_done_reg_0(ftch_done_reg),
        .ftch_error_early(ftch_error_early),
        .ftch_error_reg_0(ftch_error_reg),
        .ftch_error_reg_1(ftch_error_reg_0),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .mm2s_stop_i(mm2s_stop_i),
        .p_18_out(p_18_out),
        .p_55_out(p_55_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg_0(s_axis_ftch_cmd_tvalid_reg),
        .soft_reset(soft_reset));
  design_1_axi_ethernet_0_dma_0_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.CO(CO),
        .D({\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] ,D[29:0]}),
        .\GEN_CH2_FETCH.ch2_active_i_i_2 (ftch_error_reg),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (I_FTCH_PNTR_MNGR_n_5),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 (\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] ),
        .\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 (\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63] ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ),
        .\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg_0 (\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg ),
        .\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg (\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ),
        .Q(ftch_cs[0]),
        .S(S),
        .SR(SR),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .ch1_use_crntdesc(ch1_use_crntdesc),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_use_crntdesc(ch2_use_crntdesc),
        .\ftch_cs_reg[0] (I_FTCH_PNTR_MNGR_n_6),
        .\ftch_cs_reg[0]_0 (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .\ftch_error_addr_reg[63] (D[30]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .p_0_out_carry__0_0(p_0_out_carry__0),
        .p_0_out_carry__1_0(p_0_out_carry__1),
        .p_0_out_carry__1_1(p_0_out_carry__1_0),
        .p_1_out_carry__1_0(p_1_out_carry__1),
        .p_1_out_carry__1_1(p_1_out_carry__1_0),
        .p_29_out(p_29_out),
        .p_55_out(p_55_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .service_ch211_out__5(service_ch211_out__5),
        .tailpntr_updated_d1(tailpntr_updated_d1),
        .tailpntr_updated_d2(tailpntr_updated_d2));
  design_1_axi_ethernet_0_dma_0_axi_sg_ftch_sm I_FTCH_SG
       (.\ADDR_64.ftch_error_addr_reg[63] (Q),
        .D(ftch_ns),
        .E(E),
        .\GEN_CH1_FETCH.ch1_active_i_reg_0 (D[30]),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_idle_reg_0 (I_FTCH_PNTR_MNGR_n_5),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg_0 (I_FTCH_SG_n_71),
        .\GEN_CH2_FETCH.ch2_active_i_reg_0 (ch2_ftch_active),
        .\GEN_CH2_FETCH.ch2_active_i_reg_1 (\GEN_CH2_FETCH.ch2_active_i_reg ),
        .\GEN_CH2_FETCH.ch2_active_i_reg_2 (\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .\GEN_CH2_FETCH.ch2_active_i_reg_3 (I_FTCH_PNTR_MNGR_n_6),
        .\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 (\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 (\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_idle_reg_1 (\GEN_CH2_FETCH.ch2_ftch_idle_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 (\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg ),
        .\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 (ftch_error_capture),
        .\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_1 (\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg ),
        .Q(ftch_cs),
        .SR(SR),
        .\TLAST_GEN.sof_ftch_desc_reg (\TLAST_GEN.sof_ftch_desc_reg ),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .\ftch_cs_reg[0]_0 (ftch_error_reg),
        .\ftch_cs_reg[0]_1 (\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg ),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[63]_0 (\ftch_error_addr_reg[63] ),
        .\ftch_error_addr_reg[63]_1 ({\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] ,D[29:0]}),
        .ftch_error_early(ftch_error_early),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .mm2s_desc_flush(mm2s_desc_flush),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_0_in(p_0_in),
        .p_24_out(p_24_out),
        .p_25_out(p_25_out),
        .p_26_out(p_26_out),
        .p_29_out(p_29_out),
        .p_34_out(p_34_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_52_out(p_52_out),
        .p_55_out(p_55_out),
        .p_60_out(p_60_out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .service_ch211_out__5(service_ch211_out__5),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_ftch_error0_0(sg_ftch_error0_0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_pntr" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_ftch_pntr
   (CO,
    ch1_use_crntdesc,
    ch1_sg_idle,
    ch2_use_crntdesc,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \ftch_cs_reg[0] ,
    service_ch211_out__5,
    D,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 ,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 ,
    \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ,
    SR,
    mm2s_dmacr,
    m_axi_sg_aclk,
    s2mm_dmacr,
    S,
    p_1_out_carry__1_0,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 ,
    p_0_out_carry__0_0,
    p_0_out_carry__1_0,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ,
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ,
    ch1_nxtdesc_wren,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg_0 ,
    p_55_out,
    Q,
    \GEN_CH2_FETCH.ch2_active_i_i_2 ,
    p_0_in,
    ch2_ftch_pause,
    \ftch_cs_reg[0]_0 ,
    p_29_out,
    \ftch_error_addr_reg[63] ,
    tailpntr_updated_d2,
    tailpntr_updated_d1,
    p_1_out_carry__1_1,
    p_0_out_carry__1_1,
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 );
  output [0:0]CO;
  output ch1_use_crntdesc;
  output ch1_sg_idle;
  output ch2_use_crntdesc;
  output \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  output \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  output \ftch_cs_reg[0] ;
  output service_ch211_out__5;
  output [57:0]D;
  output [56:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 ;
  output [56:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 ;
  output \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ;
  input [0:0]SR;
  input [0:0]mm2s_dmacr;
  input m_axi_sg_aclk;
  input [0:0]s2mm_dmacr;
  input [7:0]S;
  input [7:0]p_1_out_carry__1_0;
  input [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 ;
  input [7:0]p_0_out_carry__0_0;
  input [7:0]p_0_out_carry__1_0;
  input [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  input \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  input \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ;
  input ch1_nxtdesc_wren;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg_0 ;
  input p_55_out;
  input [0:0]Q;
  input \GEN_CH2_FETCH.ch2_active_i_i_2 ;
  input p_0_in;
  input ch2_ftch_pause;
  input \ftch_cs_reg[0]_0 ;
  input p_29_out;
  input \ftch_error_addr_reg[63] ;
  input tailpntr_updated_d2;
  input tailpntr_updated_d1;
  input [0:0]p_1_out_carry__1_1;
  input [0:0]p_0_out_carry__1_1;
  input [57:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 ;
  input [57:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ;

  wire [0:0]CO;
  wire [57:0]D;
  wire \GEN_CH2_FETCH.ch2_active_i_i_2 ;
  wire \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ;
  wire [56:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 ;
  wire [57:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 ;
  wire [2:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ;
  wire [56:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 ;
  wire [57:0]\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ;
  wire [2:0]\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 ;
  wire \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ;
  wire \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg_0 ;
  wire \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ;
  wire [0:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [63:63]ch1_fetch_address_i;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire [63:63]ch2_fetch_address_i;
  wire ch2_ftch_pause;
  wire ch2_run_stop_d1;
  wire ch2_use_crntdesc;
  wire \ftch_cs_reg[0] ;
  wire \ftch_cs_reg[0]_0 ;
  wire \ftch_error_addr_reg[63] ;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_scndry_resetn;
  wire p_0_in;
  wire [7:0]p_0_out_carry__0_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire [7:0]p_0_out_carry__1_0;
  wire [0:0]p_0_out_carry__1_1;
  wire p_0_out_carry__1_i_1_n_0;
  wire p_0_out_carry__1_n_5;
  wire p_0_out_carry__1_n_6;
  wire p_0_out_carry__1_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_1_out;
  wire p_1_out_carry__0_n_0;
  wire p_1_out_carry__0_n_1;
  wire p_1_out_carry__0_n_2;
  wire p_1_out_carry__0_n_3;
  wire p_1_out_carry__0_n_4;
  wire p_1_out_carry__0_n_5;
  wire p_1_out_carry__0_n_6;
  wire p_1_out_carry__0_n_7;
  wire [7:0]p_1_out_carry__1_0;
  wire [0:0]p_1_out_carry__1_1;
  wire p_1_out_carry__1_i_1_n_0;
  wire p_1_out_carry__1_n_5;
  wire p_1_out_carry__1_n_6;
  wire p_1_out_carry__1_n_7;
  wire p_1_out_carry_n_0;
  wire p_1_out_carry_n_1;
  wire p_1_out_carry_n_2;
  wire p_1_out_carry_n_3;
  wire p_1_out_carry_n_4;
  wire p_1_out_carry_n_5;
  wire p_1_out_carry_n_6;
  wire p_1_out_carry_n_7;
  wire p_29_out;
  wire p_55_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_scndry_resetn;
  wire service_ch211_out__5;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;
  wire [7:0]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:0]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_p_0_out_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_p_0_out_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_p_1_out_carry_O_UNCONNECTED;
  wire [7:0]NLW_p_1_out_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_p_1_out_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_p_1_out_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_5 
       (.I0(ch1_sg_idle),
        .I1(p_55_out),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_CH2_FETCH.ch2_active_i_i_4 
       (.I0(service_ch211_out__5),
        .I1(Q),
        .I2(\GEN_CH2_FETCH.ch2_active_i_i_2 ),
        .O(\ftch_cs_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(ch1_nxtdesc_wren),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [4]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [5]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [6]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [7]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [8]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [9]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [10]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [11]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [12]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [13]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [14]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [15]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [16]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [17]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [18]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [19]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [20]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [21]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [22]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [23]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [24]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [25]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [26]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [27]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [28]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [29]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [30]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [31]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [32]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [33]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [34]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [35]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [36]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [37]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [38]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [39]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [40]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [41]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [42]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [43]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [44]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [45]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [46]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [47]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [48]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [49]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [50]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [51]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [52]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [53]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [54]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [55]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [56]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [57]),
        .Q(ch1_fetch_address_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [0]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [1]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [2]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[63]_0 [3]),
        .Q(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(ch1_run_stop_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0FF8088)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2 
       (.I0(p_1_out),
        .I1(ch1_nxtdesc_wren),
        .I2(tailpntr_updated_d2),
        .I3(tailpntr_updated_d1),
        .I4(ch1_sg_idle),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg ));
  FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_1 ),
        .Q(ch1_sg_idle),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5400540054545400)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch1_use_crntdesc),
        .I4(mm2s_dmacr),
        .I5(ch1_run_stop_d1),
        .O(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1 
       (.I0(ch2_use_crntdesc),
        .I1(\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg_0 ),
        .O(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [4]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [5]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [6]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [7]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [8]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [9]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [10]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [11]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [12]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [13]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [14]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [15]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [16]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [17]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [18]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [19]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [20]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [21]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [22]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [23]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [24]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [25]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [26]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [27]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [28]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [29]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [30]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [31]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [32]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [33]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [34]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [35]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [36]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [37]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [38]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [39]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [40]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [41]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [42]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [43]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [44]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [45]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [46]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [47]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [48]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [49]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [50]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [51]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [52]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [53]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [54]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [55]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [56]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [57]),
        .Q(ch2_fetch_address_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [0]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [1]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [2]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0 ),
        .D(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[63]_0 [3]),
        .Q(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(ch2_run_stop_d1),
        .R(SR));
  FDRE \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2 ),
        .Q(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5400540054545400)) 
    \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1 
       (.I0(\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg_0 ),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(ch2_use_crntdesc),
        .I4(s2mm_dmacr),
        .I5(ch2_run_stop_d1),
        .O(\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0 ),
        .Q(ch2_use_crntdesc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ftch_cs[0]_i_4 
       (.I0(p_0_in),
        .I1(\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0 ),
        .I2(s2mm_dmacr),
        .I3(ch2_ftch_pause),
        .I4(\ftch_cs_reg[0]_0 ),
        .I5(p_29_out),
        .O(service_ch211_out__5));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[10]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [4]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[11]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [5]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[12]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [6]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[13]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [7]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[14]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [8]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[15]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [9]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[16]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [10]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[17]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [11]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[18]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [12]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[19]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [13]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[20]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [14]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[21]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [15]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[22]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [16]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[23]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [17]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[24]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [18]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[25]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [19]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[26]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [20]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[27]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [21]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[28]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [22]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[29]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [23]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[30]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [24]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[31]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [25]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[32]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [26]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[33]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [27]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[34]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [28]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[35]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [29]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[36]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [30]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[37]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [31]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[38]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [32]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[39]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [33]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[40]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [34]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[41]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [35]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[42]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [36]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[43]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [37]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[44]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [38]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[45]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [39]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[46]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [40]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[47]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [41]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[48]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [42]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[49]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [43]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[50]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [44]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[51]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [45]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[52]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [46]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[53]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [47]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[54]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [48]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[55]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [49]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[56]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [50]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[57]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [51]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [51]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[58]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [52]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [52]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[59]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [53]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [53]),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[60]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [54]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [54]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[61]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [55]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [55]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[62]_i_1 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [56]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [56]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[63]_i_2 
       (.I0(ch1_fetch_address_i),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(ch2_fetch_address_i),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[6]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [0]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[7]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [1]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[8]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [2]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[9]_i_1__0 
       (.I0(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[62]_0 [3]),
        .I1(\ftch_error_addr_reg[63] ),
        .I2(\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[62]_0 [3]),
        .O(D[3]));
  CARRY8 p_0_out_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_0_out_carry_O_UNCONNECTED[7:0]),
        .S(p_0_out_carry__0_0));
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3,p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_0_out_carry__0_O_UNCONNECTED[7:0]),
        .S(p_0_out_carry__1_0));
  CARRY8 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__1_CO_UNCONNECTED[7:4],CO,p_0_out_carry__1_n_5,p_0_out_carry__1_n_6,p_0_out_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_0_out_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,p_0_out_carry__1_i_1_n_0,\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1 }));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1
       (.I0(ch2_fetch_address_i),
        .I1(p_0_out_carry__1_1),
        .O(p_0_out_carry__1_i_1_n_0));
  CARRY8 p_1_out_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_1_out_carry_n_0,p_1_out_carry_n_1,p_1_out_carry_n_2,p_1_out_carry_n_3,p_1_out_carry_n_4,p_1_out_carry_n_5,p_1_out_carry_n_6,p_1_out_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_1_out_carry_O_UNCONNECTED[7:0]),
        .S(S));
  CARRY8 p_1_out_carry__0
       (.CI(p_1_out_carry_n_0),
        .CI_TOP(1'b0),
        .CO({p_1_out_carry__0_n_0,p_1_out_carry__0_n_1,p_1_out_carry__0_n_2,p_1_out_carry__0_n_3,p_1_out_carry__0_n_4,p_1_out_carry__0_n_5,p_1_out_carry__0_n_6,p_1_out_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_1_out_carry__0_O_UNCONNECTED[7:0]),
        .S(p_1_out_carry__1_0));
  CARRY8 p_1_out_carry__1
       (.CI(p_1_out_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_1_out_carry__1_CO_UNCONNECTED[7:4],p_1_out,p_1_out_carry__1_n_5,p_1_out_carry__1_n_6,p_1_out_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_1_out_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,p_1_out_carry__1_i_1_n_0,\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_2_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    p_1_out_carry__1_i_1
       (.I0(ch1_fetch_address_i),
        .I1(p_1_out_carry__1_1),
        .O(p_1_out_carry__1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_q_mngr" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_ftch_q_mngr
   (\GEN_SYNC_FIFO.follower_full_mm2s_reg ,
    ch1_ftch_queue_empty,
    ch1_ftch_pause,
    ch2_ftch_queue_empty,
    ch2_ftch_pause,
    ch1_nxtdesc_wren,
    \GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ,
    \GEN_MM2S.queue_dout_valid_reg ,
    p_10_out,
    ftch_stale_desc,
    D,
    p_39_out,
    \GEN_MM2S.queue_dout_new_reg[90] ,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 ,
    \GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 ,
    m_axi_sg_rvalid_0,
    packet_in_progress_reg,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    \GEN_MM2S.queue_dout_new_reg[64] ,
    DI,
    Q,
    \GEN_S2MM.queue_dout2_new_reg[39] ,
    \GEN_S2MM.queue_dout2_new_reg[46] ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ,
    m_axis_mm2s_cntrl_tdata,
    p_13_out,
    rst,
    m_axi_sg_aclk,
    m_axi_sg_rlast,
    \GEN_SYNC_FIFO.follower_empty_mm2s_reg ,
    SR,
    mm2s_cntrl_strm_stop,
    p_6_out_1,
    p_3_out,
    \GEN_MM2S.queue_dout_valid_reg_1 ,
    \GEN_S2MM.queue_dout2_valid_reg ,
    mm2s_dmacr,
    scndry_vect_out,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ,
    p_6_out,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    m_axi_sg_rvalid,
    p_4_in__0,
    m_axi_sg_rdata,
    m_axi_sg_aresetn,
    m_axis_mm2s_tready,
    m_axis_mm2s_cntrl_tready,
    mm2s_error,
    soft_reset_d1,
    soft_reset_d2,
    mm2s_curdesc,
    ch1_use_crntdesc,
    s2mm_curdesc,
    ch2_use_crntdesc,
    \TLAST_GEN.sof_ftch_desc_i_2 ,
    \GEN_MM2S.queue_empty_new_reg ,
    ch2_ftch_active,
    s2mm_dmacr,
    p_16_out,
    s_axis_mm2s_updtptr_tvalid,
    ptr_queue_full,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s2mm_rxlength_set,
    \GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ,
    s_axis_s2mm_updtptr_tvalid,
    ptr2_queue_full,
    desc_fetch_done_d1,
    zero_length_error,
    E,
    \CURRENT_BD_64.current_bd_reg[63] ,
    \GEN_MM2S.reg1_reg[90] ,
    \GEN_MM2S.queue_dout_new_reg[90]_0 ,
    queue_sinit2,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    \counter_reg[1]_0 );
  output \GEN_SYNC_FIFO.follower_full_mm2s_reg ;
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output ch2_ftch_queue_empty;
  output ch2_ftch_pause;
  output ch1_nxtdesc_wren;
  output \GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ;
  output \GEN_MM2S.queue_dout_valid_reg ;
  output p_10_out;
  output ftch_stale_desc;
  output [31:0]D;
  output [122:0]p_39_out;
  output [25:0]\GEN_MM2S.queue_dout_new_reg[90] ;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output [57:0]\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 ;
  output [57:0]\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 ;
  output m_axi_sg_rvalid_0;
  output packet_in_progress_reg;
  output \GEN_MM2S.queue_dout_valid_reg_0 ;
  output \GEN_MM2S.queue_dout_new_reg[64] ;
  output [6:0]DI;
  output [74:0]Q;
  output [7:0]\GEN_S2MM.queue_dout2_new_reg[39] ;
  output [7:0]\GEN_S2MM.queue_dout2_new_reg[46] ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [35:0]p_13_out;
  input rst;
  input m_axi_sg_aclk;
  input m_axi_sg_rlast;
  input \GEN_SYNC_FIFO.follower_empty_mm2s_reg ;
  input [0:0]SR;
  input mm2s_cntrl_strm_stop;
  input p_6_out_1;
  input p_3_out;
  input \GEN_MM2S.queue_dout_valid_reg_1 ;
  input \GEN_S2MM.queue_dout2_valid_reg ;
  input [1:0]mm2s_dmacr;
  input [31:0]scndry_vect_out;
  input \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ;
  input [57:0]p_6_out;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input m_axi_sg_rvalid;
  input p_4_in__0;
  input [31:0]m_axi_sg_rdata;
  input m_axi_sg_aresetn;
  input m_axis_mm2s_tready;
  input m_axis_mm2s_cntrl_tready;
  input mm2s_error;
  input soft_reset_d1;
  input soft_reset_d2;
  input [57:0]mm2s_curdesc;
  input ch1_use_crntdesc;
  input [57:0]s2mm_curdesc;
  input ch2_use_crntdesc;
  input \TLAST_GEN.sof_ftch_desc_i_2 ;
  input [30:0]\GEN_MM2S.queue_empty_new_reg ;
  input ch2_ftch_active;
  input [0:0]s2mm_dmacr;
  input p_16_out;
  input s_axis_mm2s_updtptr_tvalid;
  input ptr_queue_full;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s2mm_rxlength_set;
  input [15:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ;
  input s_axis_s2mm_updtptr_tvalid;
  input ptr2_queue_full;
  input desc_fetch_done_d1;
  input zero_length_error;
  input [0:0]E;
  input [27:0]\CURRENT_BD_64.current_bd_reg[63] ;
  input [0:0]\GEN_MM2S.reg1_reg[90] ;
  input [0:0]\GEN_MM2S.queue_dout_new_reg[90]_0 ;
  input queue_sinit2;
  input [0:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  input [0:0]\counter_reg[1]_0 ;

  wire [27:0]\CURRENT_BD_64.current_bd_reg[63] ;
  wire [31:0]D;
  wire [6:0]DI;
  wire [0:0]E;
  wire \FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ;
  wire \GEN_MM2S.queue_dout_new_reg[64] ;
  wire [25:0]\GEN_MM2S.queue_dout_new_reg[90] ;
  wire [0:0]\GEN_MM2S.queue_dout_new_reg[90]_0 ;
  wire \GEN_MM2S.queue_dout_valid_reg ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire \GEN_MM2S.queue_dout_valid_reg_1 ;
  wire [30:0]\GEN_MM2S.queue_empty_new_reg ;
  wire [0:0]\GEN_MM2S.reg1_reg[90] ;
  wire [7:0]\GEN_S2MM.queue_dout2_new_reg[39] ;
  wire [7:0]\GEN_S2MM.queue_dout2_new_reg[46] ;
  wire [0:0]\GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire [15:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ;
  wire \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ;
  wire \GEN_SYNC_FIFO.follower_empty_mm2s_reg ;
  wire \GEN_SYNC_FIFO.follower_full_mm2s_reg ;
  wire \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_i_1_n_0 ;
  wire [57:0]\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 ;
  wire \GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_i_1_n_0 ;
  wire \GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ;
  wire [57:0]\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 ;
  wire [74:0]Q;
  wire [0:0]SR;
  wire \TLAST_GEN.sof_ftch_desc_i_1_n_0 ;
  wire \TLAST_GEN.sof_ftch_desc_i_2 ;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_use_crntdesc;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_use_crntdesc;
  wire [0:0]\counter_reg[1]_0 ;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[2] ;
  wire \counter_reg_n_0_[3] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire data_concat_valid;
  wire desc_fetch_done_d1;
  wire ftch_stale_desc;
  wire lsbnxtdesc_tready;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_rvalid_0;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire m_axis_mm2s_tready;
  wire mm2s_cntrl_strm_stop;
  wire [57:0]mm2s_curdesc;
  wire [1:0]mm2s_dmacr;
  wire mm2s_error;
  wire mm2s_scndry_resetn;
  wire msbnxtdesc_tready;
  wire [35:6]nxtdesc;
  wire p_0_in10_in;
  wire p_0_in12_in;
  wire p_0_in9_in;
  wire p_10_out;
  wire [35:0]p_13_out;
  wire p_16_out;
  wire [122:0]p_39_out;
  wire p_3_out;
  wire [3:0]p_3_out_0;
  wire p_4_in__0;
  wire [57:0]p_6_out;
  wire p_6_out_1;
  wire [95:0]p_7_out;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_sinit2;
  wire rst;
  wire [57:0]s2mm_curdesc;
  wire [0:0]s2mm_dmacr;
  wire s2mm_rxlength_set;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [31:0]scndry_vect_out;
  wire sof_ftch_desc;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire tlast_new;
  wire zero_length_error;

  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT2.data_concat_64_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[3] ),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT2.data_concat_64_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[3] ),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT2.data_concat_64_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[3] ),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ADDR_64BIT2.data_concat_64_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[3] ),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[0]),
        .Q(p_7_out[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[1]),
        .Q(p_7_out[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[2]),
        .Q(p_7_out[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[3]),
        .Q(p_7_out[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[4]),
        .Q(p_7_out[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[5]),
        .Q(p_7_out[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[6]),
        .Q(p_7_out[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[7]),
        .Q(p_7_out[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[8]),
        .Q(p_7_out[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[9]),
        .Q(p_7_out[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[10]),
        .Q(p_7_out[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[11]),
        .Q(p_7_out[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[12]),
        .Q(p_7_out[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[13]),
        .Q(p_7_out[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[14]),
        .Q(p_7_out[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[15]),
        .Q(p_7_out[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[16]),
        .Q(p_7_out[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[17]),
        .Q(p_7_out[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[18]),
        .Q(p_7_out[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[19]),
        .Q(p_7_out[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[20]),
        .Q(p_7_out[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[21]),
        .Q(p_7_out[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[22]),
        .Q(p_7_out[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[23]),
        .Q(p_7_out[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[24]),
        .Q(p_7_out[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[25]),
        .Q(p_7_out[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[26]),
        .Q(p_7_out[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_REG2.data_concat_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(p_0_in12_in),
        .D(m_axi_sg_rdata[27]),
        .Q(p_7_out[59]),
        .R(SR));
  LUT6 #(
    .INIT(64'h02A2FFFF02A20000)) 
    \FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1 
       (.I0(m_axi_sg_rdata[31]),
        .I1(s2mm_dmacr),
        .I2(\GEN_MM2S.queue_empty_new_reg [30]),
        .I3(mm2s_dmacr[1]),
        .I4(p_0_in10_in),
        .I5(p_7_out[95]),
        .O(\FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \FLOP_FOR_NOQUEUE.FETCH_Q.data_concat_reg[95] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\FLOP_FOR_NOQUEUE.FETCH_Q.data_concat[95]_i_1_n_0 ),
        .Q(p_7_out[95]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \FLOP_FOR_NOQUEUE.data_concat_valid_i_1 
       (.I0(p_0_in10_in),
        .I1(m_axi_sg_rvalid),
        .O(tlast_new));
  FDRE \FLOP_FOR_NOQUEUE.data_concat_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(tlast_new),
        .Q(data_concat_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(mm2s_curdesc[4]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[10]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(mm2s_curdesc[5]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[11]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(mm2s_curdesc[6]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[12]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(mm2s_curdesc[7]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[13]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(mm2s_curdesc[8]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[14]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(mm2s_curdesc[9]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[15]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(mm2s_curdesc[10]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[16]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(mm2s_curdesc[11]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[17]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(mm2s_curdesc[12]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[18]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(mm2s_curdesc[13]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[19]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(mm2s_curdesc[14]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[20]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(mm2s_curdesc[15]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[21]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(mm2s_curdesc[16]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[22]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(mm2s_curdesc[17]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[23]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(mm2s_curdesc[18]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[24]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(mm2s_curdesc[19]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[25]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(mm2s_curdesc[20]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[26]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(mm2s_curdesc[21]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[27]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(mm2s_curdesc[22]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[28]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(mm2s_curdesc[23]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[29]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(mm2s_curdesc[24]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[30]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(mm2s_curdesc[25]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[31]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[32]_i_1 
       (.I0(mm2s_curdesc[26]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[32]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[33]_i_1 
       (.I0(mm2s_curdesc[27]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[33]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[34]_i_1 
       (.I0(mm2s_curdesc[28]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[34]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[35]_i_1 
       (.I0(mm2s_curdesc[29]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[35]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[36]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[30]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[37]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[31]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[38]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[32]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[39]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[33]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[40]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[34]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[41]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[35]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[42]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[36]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[43]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[37]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[44]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[38]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[45]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[39]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[46]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[40]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[47]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[41]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[48]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[42]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[49]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[43]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[50]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[44]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[51]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[45]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[52]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[46]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[53]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[47]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[54]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[48]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[55]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[49]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[56]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[50]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[57]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[51]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[58]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[52]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[59]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[53]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[60]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[54]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[61]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[55]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[62]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[56]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_2 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .I2(mm2s_curdesc[57]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(mm2s_curdesc[0]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[6]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(mm2s_curdesc[1]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[7]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(mm2s_curdesc[2]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[8]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(mm2s_curdesc[3]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(nxtdesc[9]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg_0 [3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1 
       (.I0(s2mm_curdesc[4]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[10]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1 
       (.I0(s2mm_curdesc[5]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[11]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1 
       (.I0(s2mm_curdesc[6]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[12]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1 
       (.I0(s2mm_curdesc[7]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[13]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1 
       (.I0(s2mm_curdesc[8]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[14]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1 
       (.I0(s2mm_curdesc[9]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[15]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1 
       (.I0(s2mm_curdesc[10]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[16]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1 
       (.I0(s2mm_curdesc[11]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[17]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1 
       (.I0(s2mm_curdesc[12]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[18]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1 
       (.I0(s2mm_curdesc[13]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[19]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1 
       (.I0(s2mm_curdesc[14]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[20]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1 
       (.I0(s2mm_curdesc[15]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[21]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1 
       (.I0(s2mm_curdesc[16]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[22]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1 
       (.I0(s2mm_curdesc[17]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[23]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1 
       (.I0(s2mm_curdesc[18]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[24]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1 
       (.I0(s2mm_curdesc[19]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[25]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1 
       (.I0(s2mm_curdesc[20]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[26]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1 
       (.I0(s2mm_curdesc[21]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[27]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1 
       (.I0(s2mm_curdesc[22]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[28]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1 
       (.I0(s2mm_curdesc[23]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[29]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1 
       (.I0(s2mm_curdesc[24]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[30]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1 
       (.I0(s2mm_curdesc[25]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[31]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[32]_i_1 
       (.I0(s2mm_curdesc[26]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[32]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[33]_i_1 
       (.I0(s2mm_curdesc[27]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[33]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[34]_i_1 
       (.I0(s2mm_curdesc[28]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[34]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[35]_i_1 
       (.I0(s2mm_curdesc[29]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[35]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[36]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[30]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[37]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[31]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[38]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[32]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[39]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[33]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[40]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[34]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [34]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[41]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[35]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[42]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[36]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[43]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[37]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [37]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[44]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[38]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [38]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[45]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[39]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [39]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[46]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[40]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[47]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[41]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[48]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[42]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[49]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[43]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[50]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[44]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[51]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[45]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[52]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[46]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[53]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[47]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [47]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[54]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[48]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [48]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[55]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[49]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [49]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[56]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[50]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [50]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[57]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[51]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [51]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[58]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[52]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [52]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[59]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[53]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [53]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[60]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[54]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [54]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[61]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[55]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [55]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[62]_i_1 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[56]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [56]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_2 
       (.I0(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I1(ch2_use_crntdesc),
        .I2(s2mm_curdesc[57]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [57]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1 
       (.I0(s2mm_curdesc[0]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[6]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1 
       (.I0(s2mm_curdesc[1]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[7]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1 
       (.I0(s2mm_curdesc[2]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[8]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1 
       (.I0(s2mm_curdesc[3]),
        .I1(ch2_use_crntdesc),
        .I2(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .I3(nxtdesc[9]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_1 [3]));
  design_1_axi_ethernet_0_dma_0_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.\CURRENT_BD_64.current_bd_reg[63]_0 (\CURRENT_BD_64.current_bd_reg[63] ),
        .D(D),
        .DI(DI),
        .E(E),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] (\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .\GEN_MM2S.queue_dout_new_reg[64]_0 (\GEN_MM2S.queue_dout_new_reg[64] ),
        .\GEN_MM2S.queue_dout_new_reg[90]_0 (\GEN_MM2S.queue_dout_new_reg[90] ),
        .\GEN_MM2S.queue_dout_new_reg[90]_1 (\GEN_MM2S.queue_dout_new_reg[90]_0 ),
        .\GEN_MM2S.queue_dout_valid_reg_0 (\GEN_MM2S.queue_dout_valid_reg ),
        .\GEN_MM2S.queue_dout_valid_reg_1 (\GEN_MM2S.queue_dout_valid_reg_0 ),
        .\GEN_MM2S.queue_dout_valid_reg_2 (\GEN_MM2S.queue_dout_valid_reg_1 ),
        .\GEN_MM2S.queue_empty_new_reg_0 (\GEN_MM2S.queue_empty_new_reg ),
        .\GEN_MM2S.reg1_64_reg[3]_0 (p_3_out_0),
        .\GEN_MM2S.reg1_reg[64]_0 ({p_7_out[95],p_7_out[59:0]}),
        .\GEN_MM2S.reg1_reg[90]_0 (\GEN_MM2S.reg1_reg[90] ),
        .\GEN_S2MM.queue_dout2_new_reg[39]_0 (\GEN_S2MM.queue_dout2_new_reg[39] ),
        .\GEN_S2MM.queue_dout2_new_reg[46]_0 (\GEN_S2MM.queue_dout2_new_reg[46] ),
        .\GEN_S2MM.queue_dout2_new_reg[90]_0 (Q),
        .\GEN_S2MM.queue_dout2_new_reg[90]_1 (\GEN_S2MM.queue_dout2_new_reg[90] ),
        .\GEN_S2MM.queue_dout2_valid_reg_0 (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg (\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ),
        .\GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg (\GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ),
        .\GEN_SYNC_FIFO.follower_empty_mm2s_reg (\GEN_SYNC_FIFO.follower_empty_mm2s_reg ),
        .\GEN_SYNC_FIFO.follower_full_mm2s_reg (\GEN_SYNC_FIFO.follower_full_mm2s_reg ),
        .Q({p_0_in9_in,\counter_reg_n_0_[0] }),
        .SR(SR),
        .\TLAST_GEN.sof_ftch_desc_i_2 (\TLAST_GEN.sof_ftch_desc_i_2 ),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch2_ftch_active(ch2_ftch_active),
        .ch2_ftch_pause(ch2_ftch_pause),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .data_concat_valid(data_concat_valid),
        .desc_fetch_done_d1(desc_fetch_done_d1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(m_axi_sg_rvalid_0),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_error(mm2s_error),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_10_out(p_10_out),
        .p_13_out(p_13_out),
        .p_16_out(p_16_out),
        .p_39_out(p_39_out),
        .p_3_out(p_3_out),
        .p_6_out(p_6_out),
        .p_6_out_1(p_6_out_1),
        .packet_in_progress_reg(packet_in_progress_reg),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit2(queue_sinit2),
        .rst(rst),
        .s2mm_rxlength_set(s2mm_rxlength_set),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_mm2s_cmd_tready(s_axis_mm2s_cmd_tready),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .s_axis_mm2s_updtptr_tvalid(s_axis_mm2s_updtptr_tvalid),
        .s_axis_s2mm_updtptr_tvalid(s_axis_s2mm_updtptr_tvalid),
        .scndry_vect_out(scndry_vect_out),
        .sof_ftch_desc(sof_ftch_desc),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2),
        .zero_length_error(zero_length_error));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(p_4_in__0),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rdata[31]),
        .I3(m_axi_sg_aresetn),
        .I4(p_0_in10_in),
        .I5(m_axis_mm2s_tready),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ));
  FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_i_1 
       (.I0(p_0_in9_in),
        .I1(m_axi_sg_rvalid),
        .I2(\GEN_MM2S.queue_empty_new_reg [30]),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_i_1_n_0 ));
  FDRE \GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_UPPER_MSB_NXTDESC2.ch1_nxtdesc_wren_i_1_n_0 ),
        .Q(ch1_nxtdesc_wren),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_i_1 
       (.I0(p_0_in9_in),
        .I1(m_axi_sg_rvalid),
        .I2(ch2_ftch_active),
        .O(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_i_1_n_0 ));
  FDRE \GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_NXTDESC2.ch2_nxtdesc_wren_reg_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_UPPER_MSB_NXTDESC2.nxtdesc_int[35]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(p_0_in9_in),
        .O(msbnxtdesc_tready));
  FDRE \GEN_UPPER_MSB_NXTDESC2.nxtdesc_int_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[0]),
        .Q(nxtdesc[32]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_NXTDESC2.nxtdesc_int_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[1]),
        .Q(nxtdesc[33]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_NXTDESC2.nxtdesc_int_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[2]),
        .Q(nxtdesc[34]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_NXTDESC2.nxtdesc_int_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(msbnxtdesc_tready),
        .D(m_axi_sg_rdata[3]),
        .Q(nxtdesc[35]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \TLAST_GEN.sof_ftch_desc_i_1 
       (.I0(sof_ftch_desc),
        .I1(m_axi_sg_rdata[27]),
        .I2(m_axi_sg_rvalid),
        .I3(p_0_in12_in),
        .I4(m_axis_mm2s_tready),
        .I5(\counter_reg[1]_0 ),
        .O(\TLAST_GEN.sof_ftch_desc_i_1_n_0 ));
  FDRE \TLAST_GEN.sof_ftch_desc_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\TLAST_GEN.sof_ftch_desc_i_1_n_0 ),
        .Q(sof_ftch_desc),
        .R(1'b0));
  FDSE \counter_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(1'b0),
        .Q(\counter_reg_n_0_[0] ),
        .S(\counter_reg[1]_0 ));
  FDRE \counter_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[0] ),
        .Q(p_0_in9_in),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in9_in),
        .Q(\counter_reg_n_0_[2] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[2] ),
        .Q(\counter_reg_n_0_[3] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[3] ),
        .Q(\counter_reg_n_0_[4] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[4] ),
        .Q(\counter_reg_n_0_[5] ),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[5] ),
        .Q(p_0_in12_in),
        .R(\counter_reg[1]_0 ));
  FDRE \counter_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in12_in),
        .Q(p_0_in10_in),
        .R(\counter_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[0]),
        .Q(p_7_out[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[10]),
        .Q(p_7_out[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[11]),
        .Q(p_7_out[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[12]),
        .Q(p_7_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[13]),
        .Q(p_7_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[14]),
        .Q(p_7_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[15]),
        .Q(p_7_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[16]),
        .Q(p_7_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[17]),
        .Q(p_7_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[18]),
        .Q(p_7_out[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[19]),
        .Q(p_7_out[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[1]),
        .Q(p_7_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[20]),
        .Q(p_7_out[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[21]),
        .Q(p_7_out[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[22]),
        .Q(p_7_out[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[23]),
        .Q(p_7_out[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[24]),
        .Q(p_7_out[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[25]),
        .Q(p_7_out[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[26]),
        .Q(p_7_out[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[27]),
        .Q(p_7_out[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[28]),
        .Q(p_7_out[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[29]),
        .Q(p_7_out[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[2]),
        .Q(p_7_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[30]),
        .Q(p_7_out[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[31]),
        .Q(p_7_out[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[3]),
        .Q(p_7_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[4]),
        .Q(p_7_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[5]),
        .Q(p_7_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[6]),
        .Q(p_7_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[7]),
        .Q(p_7_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[8]),
        .Q(p_7_out[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\counter_reg_n_0_[2] ),
        .D(m_axi_sg_rdata[9]),
        .Q(p_7_out[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(\counter_reg_n_0_[0] ),
        .O(lsbnxtdesc_tready));
  FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(nxtdesc[10]),
        .R(SR));
  FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(nxtdesc[11]),
        .R(SR));
  FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(nxtdesc[12]),
        .R(SR));
  FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(nxtdesc[13]),
        .R(SR));
  FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(nxtdesc[14]),
        .R(SR));
  FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(nxtdesc[15]),
        .R(SR));
  FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(nxtdesc[16]),
        .R(SR));
  FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(nxtdesc[17]),
        .R(SR));
  FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(nxtdesc[18]),
        .R(SR));
  FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(nxtdesc[19]),
        .R(SR));
  FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(nxtdesc[20]),
        .R(SR));
  FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(nxtdesc[21]),
        .R(SR));
  FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(nxtdesc[22]),
        .R(SR));
  FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(nxtdesc[23]),
        .R(SR));
  FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(nxtdesc[24]),
        .R(SR));
  FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(nxtdesc[25]),
        .R(SR));
  FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(nxtdesc[26]),
        .R(SR));
  FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(nxtdesc[27]),
        .R(SR));
  FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(nxtdesc[28]),
        .R(SR));
  FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(nxtdesc[29]),
        .R(SR));
  FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(nxtdesc[30]),
        .R(SR));
  FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(nxtdesc[31]),
        .R(SR));
  FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(nxtdesc[6]),
        .R(SR));
  FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(nxtdesc[7]),
        .R(SR));
  FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(nxtdesc[8]),
        .R(SR));
  FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(nxtdesc[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_queue" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_ftch_queue
   (\GEN_SYNC_FIFO.follower_full_mm2s_reg ,
    ch1_ftch_queue_empty,
    ch1_ftch_pause,
    ch2_ftch_queue_empty,
    ch2_ftch_pause,
    \GEN_MM2S.queue_dout_valid_reg_0 ,
    p_10_out,
    D,
    p_39_out,
    \GEN_MM2S.queue_dout_new_reg[90]_0 ,
    m_axis_mm2s_cntrl_tlast,
    m_axis_mm2s_cntrl_tvalid,
    m_axi_sg_rvalid_0,
    packet_in_progress_reg,
    \GEN_MM2S.queue_dout_valid_reg_1 ,
    \GEN_MM2S.queue_dout_new_reg[64]_0 ,
    DI,
    \GEN_S2MM.queue_dout2_new_reg[90]_0 ,
    \GEN_S2MM.queue_dout2_new_reg[39]_0 ,
    \GEN_S2MM.queue_dout2_new_reg[46]_0 ,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ,
    m_axis_mm2s_cntrl_tdata,
    p_13_out,
    rst,
    m_axi_sg_aclk,
    m_axi_sg_rlast,
    \GEN_SYNC_FIFO.follower_empty_mm2s_reg ,
    SR,
    mm2s_cntrl_strm_stop,
    p_6_out_1,
    p_3_out,
    \GEN_MM2S.queue_dout_valid_reg_2 ,
    \GEN_S2MM.queue_dout2_valid_reg_0 ,
    mm2s_dmacr,
    scndry_vect_out,
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ,
    p_6_out,
    sof_ftch_desc,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    m_axi_sg_rvalid,
    m_axis_mm2s_cntrl_tready,
    mm2s_error,
    soft_reset_d1,
    soft_reset_d2,
    \TLAST_GEN.sof_ftch_desc_i_2 ,
    Q,
    \GEN_MM2S.queue_empty_new_reg_0 ,
    m_axi_sg_rdata,
    data_concat_valid,
    ch2_ftch_active,
    p_16_out,
    s_axis_mm2s_updtptr_tvalid,
    ptr_queue_full,
    s_axis_mm2s_cmd_tready,
    s_axis_mm2s_cmd_tvalid_split,
    s2mm_rxlength_set,
    \GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ,
    s_axis_s2mm_updtptr_tvalid,
    ptr2_queue_full,
    desc_fetch_done_d1,
    zero_length_error,
    E,
    \CURRENT_BD_64.current_bd_reg[63]_0 ,
    \GEN_MM2S.reg1_reg[90]_0 ,
    \GEN_MM2S.reg1_reg[64]_0 ,
    \GEN_MM2S.queue_dout_new_reg[90]_1 ,
    \GEN_MM2S.reg1_64_reg[3]_0 ,
    queue_sinit2,
    \GEN_S2MM.queue_dout2_new_reg[90]_1 );
  output \GEN_SYNC_FIFO.follower_full_mm2s_reg ;
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output ch2_ftch_queue_empty;
  output ch2_ftch_pause;
  output \GEN_MM2S.queue_dout_valid_reg_0 ;
  output p_10_out;
  output [31:0]D;
  output [122:0]p_39_out;
  output [25:0]\GEN_MM2S.queue_dout_new_reg[90]_0 ;
  output m_axis_mm2s_cntrl_tlast;
  output m_axis_mm2s_cntrl_tvalid;
  output m_axi_sg_rvalid_0;
  output packet_in_progress_reg;
  output \GEN_MM2S.queue_dout_valid_reg_1 ;
  output \GEN_MM2S.queue_dout_new_reg[64]_0 ;
  output [6:0]DI;
  output [74:0]\GEN_S2MM.queue_dout2_new_reg[90]_0 ;
  output [7:0]\GEN_S2MM.queue_dout2_new_reg[39]_0 ;
  output [7:0]\GEN_S2MM.queue_dout2_new_reg[46]_0 ;
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [35:0]p_13_out;
  input rst;
  input m_axi_sg_aclk;
  input m_axi_sg_rlast;
  input \GEN_SYNC_FIFO.follower_empty_mm2s_reg ;
  input [0:0]SR;
  input mm2s_cntrl_strm_stop;
  input p_6_out_1;
  input p_3_out;
  input \GEN_MM2S.queue_dout_valid_reg_2 ;
  input \GEN_S2MM.queue_dout2_valid_reg_0 ;
  input [0:0]mm2s_dmacr;
  input [31:0]scndry_vect_out;
  input \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ;
  input [57:0]p_6_out;
  input sof_ftch_desc;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input m_axi_sg_rvalid;
  input m_axis_mm2s_cntrl_tready;
  input mm2s_error;
  input soft_reset_d1;
  input soft_reset_d2;
  input \TLAST_GEN.sof_ftch_desc_i_2 ;
  input [1:0]Q;
  input [30:0]\GEN_MM2S.queue_empty_new_reg_0 ;
  input [31:0]m_axi_sg_rdata;
  input data_concat_valid;
  input ch2_ftch_active;
  input p_16_out;
  input s_axis_mm2s_updtptr_tvalid;
  input ptr_queue_full;
  input s_axis_mm2s_cmd_tready;
  input s_axis_mm2s_cmd_tvalid_split;
  input s2mm_rxlength_set;
  input [15:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ;
  input s_axis_s2mm_updtptr_tvalid;
  input ptr2_queue_full;
  input desc_fetch_done_d1;
  input zero_length_error;
  input [0:0]E;
  input [27:0]\CURRENT_BD_64.current_bd_reg[63]_0 ;
  input [0:0]\GEN_MM2S.reg1_reg[90]_0 ;
  input [60:0]\GEN_MM2S.reg1_reg[64]_0 ;
  input [0:0]\GEN_MM2S.queue_dout_new_reg[90]_1 ;
  input [3:0]\GEN_MM2S.reg1_64_reg[3]_0 ;
  input queue_sinit2;
  input [0:0]\GEN_S2MM.queue_dout2_new_reg[90]_1 ;

  wire [27:0]\CURRENT_BD_64.current_bd_reg[63]_0 ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[10] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[11] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[12] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[13] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[14] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[15] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[16] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[17] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[18] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[19] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[20] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[21] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[22] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[23] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[24] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[25] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[26] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[27] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[28] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[29] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[30] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[31] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[6] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[7] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[8] ;
  wire \CURRENT_BD_64.current_bd_reg_n_0_[9] ;
  wire [31:0]D;
  wire [6:0]DI;
  wire [0:0]E;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ;
  wire \GEN_MM2S.queue_dout_new_reg[64]_0 ;
  wire [25:0]\GEN_MM2S.queue_dout_new_reg[90]_0 ;
  wire [0:0]\GEN_MM2S.queue_dout_new_reg[90]_1 ;
  wire \GEN_MM2S.queue_dout_valid_reg_0 ;
  wire \GEN_MM2S.queue_dout_valid_reg_1 ;
  wire \GEN_MM2S.queue_dout_valid_reg_2 ;
  wire [30:0]\GEN_MM2S.queue_empty_new_reg_0 ;
  wire [3:0]\GEN_MM2S.reg1_64_reg[3]_0 ;
  wire [60:0]\GEN_MM2S.reg1_reg[64]_0 ;
  wire [0:0]\GEN_MM2S.reg1_reg[90]_0 ;
  wire [7:0]\GEN_S2MM.queue_dout2_new_reg[39]_0 ;
  wire [7:0]\GEN_S2MM.queue_dout2_new_reg[46]_0 ;
  wire [74:0]\GEN_S2MM.queue_dout2_new_reg[90]_0 ;
  wire [0:0]\GEN_S2MM.queue_dout2_new_reg[90]_1 ;
  wire \GEN_S2MM.queue_dout2_valid_reg_0 ;
  wire [15:0]\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg ;
  wire \GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ;
  wire \GEN_SM_FOR_LENGTH.zero_length_error_i_2_n_0 ;
  wire \GEN_SM_FOR_LENGTH.zero_length_error_i_3_n_0 ;
  wire \GEN_SM_FOR_LENGTH.zero_length_error_i_4_n_0 ;
  wire \GEN_SYNC_FIFO.follower_empty_mm2s_reg ;
  wire \GEN_SYNC_FIFO.follower_full_mm2s_reg ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \TLAST_GEN.sof_ftch_desc_i_2 ;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch2_ftch_active;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire data_concat_valid;
  wire desc_fetch_done_d1;
  wire [31:0]ftch_tdata_new_bd;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_rvalid_0;
  wire [31:0]m_axis_mm2s_cntrl_tdata;
  wire m_axis_mm2s_cntrl_tlast;
  wire m_axis_mm2s_cntrl_tready;
  wire m_axis_mm2s_cntrl_tvalid;
  wire mm2s_cntrl_strm_stop;
  wire [0:0]mm2s_dmacr;
  wire mm2s_error;
  wire mm2s_scndry_resetn;
  wire p_10_out;
  wire [35:0]p_13_out;
  wire p_16_out;
  wire [122:0]p_39_out;
  wire p_3_out;
  wire [57:0]p_6_out;
  wire p_6_out_1;
  wire packet_in_progress_reg;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire queue_sinit2;
  wire queue_wren2_new;
  wire queue_wren_new;
  wire [90:0]reg1;
  wire [3:0]reg1_64;
  wire [31:0]reg1_bd_64;
  wire [90:0]reg2;
  wire [3:0]reg2_64;
  wire [31:0]reg2_bd_64;
  wire rst;
  wire s2mm_rxlength_set;
  wire s2mm_scndry_resetn;
  wire s_axis_mm2s_cmd_tready;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire s_axis_mm2s_updtptr_tvalid;
  wire s_axis_s2mm_updtptr_tvalid;
  wire [31:0]scndry_vect_out;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire sof_ftch_desc_del1_i_1_n_0;
  wire soft_reset_d1;
  wire soft_reset_d2;
  wire zero_length_error;

  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [4]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [5]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [6]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [7]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [8]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [9]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [10]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [11]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [12]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [13]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [14]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [15]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [16]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [17]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [18]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [19]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [20]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [21]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [22]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [23]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [24]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [25]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [26]),
        .Q(ftch_tdata_new_bd[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [27]),
        .Q(ftch_tdata_new_bd[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [28]),
        .Q(ftch_tdata_new_bd[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [29]),
        .Q(ftch_tdata_new_bd[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [0]),
        .Q(ftch_tdata_new_bd[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [1]),
        .Q(ftch_tdata_new_bd[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [2]),
        .Q(ftch_tdata_new_bd[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [3]),
        .Q(ftch_tdata_new_bd[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [4]),
        .Q(ftch_tdata_new_bd[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [5]),
        .Q(ftch_tdata_new_bd[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [6]),
        .Q(ftch_tdata_new_bd[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [7]),
        .Q(ftch_tdata_new_bd[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [8]),
        .Q(ftch_tdata_new_bd[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [9]),
        .Q(ftch_tdata_new_bd[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [10]),
        .Q(ftch_tdata_new_bd[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [11]),
        .Q(ftch_tdata_new_bd[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [12]),
        .Q(ftch_tdata_new_bd[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [13]),
        .Q(ftch_tdata_new_bd[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [14]),
        .Q(ftch_tdata_new_bd[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [15]),
        .Q(ftch_tdata_new_bd[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [16]),
        .Q(ftch_tdata_new_bd[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [17]),
        .Q(ftch_tdata_new_bd[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [18]),
        .Q(ftch_tdata_new_bd[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [19]),
        .Q(ftch_tdata_new_bd[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [20]),
        .Q(ftch_tdata_new_bd[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [21]),
        .Q(ftch_tdata_new_bd[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [22]),
        .Q(ftch_tdata_new_bd[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [23]),
        .Q(ftch_tdata_new_bd[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [24]),
        .Q(ftch_tdata_new_bd[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [25]),
        .Q(ftch_tdata_new_bd[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [26]),
        .Q(ftch_tdata_new_bd[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\CURRENT_BD_64.current_bd_reg[63]_0 [27]),
        .Q(ftch_tdata_new_bd[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [0]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [1]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [2]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_64.current_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_MM2S.queue_empty_new_reg_0 [3]),
        .Q(\CURRENT_BD_64.current_bd_reg_n_0_[9] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[0]_i_1 
       (.I0(p_39_out[91]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[0]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[26]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[10]_i_1 
       (.I0(p_39_out[101]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[10]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[36]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[11]_i_1 
       (.I0(p_39_out[102]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[11]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[37]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[12]_i_1 
       (.I0(p_39_out[103]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[12]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[38]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[13]_i_1 
       (.I0(p_39_out[104]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[13]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[39]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[14]_i_1 
       (.I0(p_39_out[105]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[14]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[40]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[15]_i_1 
       (.I0(p_39_out[106]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[15]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[41]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[16]_i_1 
       (.I0(p_39_out[107]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[16]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[42]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[17]_i_1 
       (.I0(p_39_out[108]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[17]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[43]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[18]_i_1 
       (.I0(p_39_out[109]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[18]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[44]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[19]_i_1 
       (.I0(p_39_out[110]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[19]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[45]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[1]_i_1 
       (.I0(p_39_out[92]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[1]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[27]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[20]_i_1 
       (.I0(p_39_out[111]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[20]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[46]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[21]_i_1 
       (.I0(p_39_out[112]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[21]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[47]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[22]_i_1 
       (.I0(p_39_out[113]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[22]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[48]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[23]_i_1 
       (.I0(p_39_out[114]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[23]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[49]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[24]_i_1 
       (.I0(p_39_out[115]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[24]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[50]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[25]_i_1 
       (.I0(p_39_out[116]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[25]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[51]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[26]_i_1 
       (.I0(p_39_out[117]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[26]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[52]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[27]_i_1 
       (.I0(p_39_out[118]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[27]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[53]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[28]_i_1 
       (.I0(p_39_out[119]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[28]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[54]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[29]_i_1 
       (.I0(p_39_out[120]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[29]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[55]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[2]_i_1 
       (.I0(p_39_out[93]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[2]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[28]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[30]_i_1 
       (.I0(p_39_out[121]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[30]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[56]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_2 
       (.I0(p_39_out[122]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[31]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[57]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[3]_i_1 
       (.I0(p_39_out[94]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[3]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[29]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[4]_i_1 
       (.I0(p_39_out[95]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[4]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[30]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[5]_i_1 
       (.I0(p_39_out[96]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[5]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[31]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[6]_i_1 
       (.I0(p_39_out[97]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[6]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[32]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[7]_i_1 
       (.I0(p_39_out[98]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[7]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[33]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[8]_i_1 
       (.I0(p_39_out[99]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[8]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[34]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[9]_i_1 
       (.I0(p_39_out[100]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[9]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[35]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1 
       (.I0(p_39_out[65]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[10]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[4]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [4]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1 
       (.I0(p_39_out[66]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[11]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[5]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [5]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1 
       (.I0(p_39_out[67]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[12]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[6]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [6]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1 
       (.I0(p_39_out[68]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[13]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[7]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [7]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1 
       (.I0(p_39_out[69]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[14]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[8]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [8]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1 
       (.I0(p_39_out[70]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[15]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[9]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [9]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1 
       (.I0(p_39_out[71]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[16]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[10]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [10]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1 
       (.I0(p_39_out[72]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[17]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[11]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [11]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1 
       (.I0(p_39_out[73]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[18]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[12]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [12]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1 
       (.I0(p_39_out[74]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[19]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[13]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [13]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1 
       (.I0(p_39_out[75]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[20]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[14]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [14]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1 
       (.I0(p_39_out[76]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[21]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[15]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [15]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1 
       (.I0(p_39_out[77]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[22]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[16]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [16]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1 
       (.I0(p_39_out[78]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[23]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[17]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [17]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1 
       (.I0(p_39_out[79]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[24]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[18]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [18]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1 
       (.I0(p_39_out[80]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[25]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[19]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [19]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1 
       (.I0(p_39_out[81]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[26]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[20]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [20]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1 
       (.I0(p_39_out[82]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[27]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[21]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [21]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1 
       (.I0(p_39_out[83]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[28]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[22]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [22]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1 
       (.I0(p_39_out[84]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[29]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[23]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [23]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1 
       (.I0(p_39_out[85]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[30]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[24]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [24]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2 
       (.I0(p_39_out[86]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[31]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[25]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [25]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1 
       (.I0(p_39_out[61]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[6]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[0]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [0]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1 
       (.I0(p_39_out[62]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[7]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[1]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [1]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1 
       (.I0(p_39_out[63]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[8]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[2]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [2]));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1 
       (.I0(p_39_out[64]),
        .I1(mm2s_dmacr),
        .I2(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I3(scndry_vect_out[9]),
        .I4(\GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i_reg[0] ),
        .I5(p_6_out[3]),
        .O(\GEN_MM2S.queue_dout_new_reg[90]_0 [3]));
  design_1_axi_ethernet_0_dma_0_axi_sg_cntrl_strm \GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM 
       (.\GEN_SYNC_FIFO.follower_empty_mm2s_reg_0 (\GEN_SYNC_FIFO.follower_empty_mm2s_reg ),
        .\GEN_SYNC_FIFO.follower_full_mm2s_reg_0 (\GEN_SYNC_FIFO.follower_full_mm2s_reg ),
        .Q(Q),
        .SR(SR),
        .\TLAST_GEN.sof_ftch_desc_i_2 (\TLAST_GEN.sof_ftch_desc_i_2 ),
        .\gwack.wr_ack_i_reg (\GEN_MM2S.queue_empty_new_reg_0 [30]),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_rvalid_0(m_axi_sg_rvalid_0),
        .m_axis_mm2s_cntrl_tdata(m_axis_mm2s_cntrl_tdata),
        .m_axis_mm2s_cntrl_tlast(m_axis_mm2s_cntrl_tlast),
        .m_axis_mm2s_cntrl_tready(m_axis_mm2s_cntrl_tready),
        .m_axis_mm2s_cntrl_tvalid(m_axis_mm2s_cntrl_tvalid),
        .mm2s_cntrl_strm_stop(mm2s_cntrl_strm_stop),
        .mm2s_error(mm2s_error),
        .rst(rst),
        .sof_ftch_desc(sof_ftch_desc),
        .sof_ftch_desc_del1(sof_ftch_desc_del1),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_d2(soft_reset_d2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_64[0]),
        .Q(p_39_out[87]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_64[1]),
        .Q(p_39_out[88]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_64[2]),
        .Q(p_39_out[89]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_64_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_64[3]),
        .Q(p_39_out[90]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[0]),
        .Q(p_39_out[91]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[10]),
        .Q(p_39_out[101]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[11]),
        .Q(p_39_out[102]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[12]),
        .Q(p_39_out[103]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[13]),
        .Q(p_39_out[104]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[14]),
        .Q(p_39_out[105]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[15]),
        .Q(p_39_out[106]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[16]),
        .Q(p_39_out[107]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[17]),
        .Q(p_39_out[108]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[18]),
        .Q(p_39_out[109]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[19]),
        .Q(p_39_out[110]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[1]),
        .Q(p_39_out[92]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[20]),
        .Q(p_39_out[111]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[21]),
        .Q(p_39_out[112]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[22]),
        .Q(p_39_out[113]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[23]),
        .Q(p_39_out[114]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[24]),
        .Q(p_39_out[115]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[25]),
        .Q(p_39_out[116]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[26]),
        .Q(p_39_out[117]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[27]),
        .Q(p_39_out[118]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[28]),
        .Q(p_39_out[119]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[29]),
        .Q(p_39_out[120]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[2]),
        .Q(p_39_out[93]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[30]),
        .Q(p_39_out[121]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[31]),
        .Q(p_39_out[122]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[3]),
        .Q(p_39_out[94]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[4]),
        .Q(p_39_out[95]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[5]),
        .Q(p_39_out[96]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[6]),
        .Q(p_39_out[97]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[7]),
        .Q(p_39_out[98]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[8]),
        .Q(p_39_out[99]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1_bd_64[9]),
        .Q(p_39_out[100]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[0]),
        .Q(p_39_out[0]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[10]),
        .Q(p_39_out[10]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[11]),
        .Q(p_39_out[11]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[12]),
        .Q(p_39_out[12]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[13]),
        .Q(p_39_out[13]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[14]),
        .Q(p_39_out[14]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[15]),
        .Q(p_39_out[15]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[16]),
        .Q(p_39_out[16]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[17]),
        .Q(p_39_out[17]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[18]),
        .Q(p_39_out[18]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[19]),
        .Q(p_39_out[19]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[1]),
        .Q(p_39_out[1]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[20]),
        .Q(p_39_out[20]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[21]),
        .Q(p_39_out[21]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[22]),
        .Q(p_39_out[22]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[23]),
        .Q(p_39_out[23]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[24]),
        .Q(p_39_out[24]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[25]),
        .Q(p_39_out[25]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[26]),
        .Q(p_39_out[26]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[27]),
        .Q(p_39_out[27]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[28]),
        .Q(p_39_out[28]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[29]),
        .Q(p_39_out[29]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[2]),
        .Q(p_39_out[2]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[30]),
        .Q(p_39_out[30]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[31]),
        .Q(p_39_out[31]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[32]),
        .Q(p_39_out[32]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[33]),
        .Q(p_39_out[33]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[34]),
        .Q(p_39_out[34]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[35]),
        .Q(p_39_out[35]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[36]),
        .Q(p_39_out[36]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[37]),
        .Q(p_39_out[37]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[38]),
        .Q(p_39_out[38]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[39]),
        .Q(p_39_out[39]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[3]),
        .Q(p_39_out[3]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[40]),
        .Q(p_39_out[40]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[41]),
        .Q(p_39_out[41]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[42]),
        .Q(p_39_out[42]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[43]),
        .Q(p_39_out[43]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[44]),
        .Q(p_39_out[44]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[45]),
        .Q(p_39_out[45]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[46]),
        .Q(p_39_out[46]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[47]),
        .Q(p_39_out[47]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[48]),
        .Q(p_39_out[48]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[49]),
        .Q(p_39_out[49]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[4]),
        .Q(p_39_out[4]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[50]),
        .Q(p_39_out[50]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[51]),
        .Q(p_39_out[51]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[52]),
        .Q(p_39_out[52]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[53]),
        .Q(p_39_out[53]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[54]),
        .Q(p_39_out[54]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[55]),
        .Q(p_39_out[55]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[56]),
        .Q(p_39_out[56]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[57]),
        .Q(p_39_out[57]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[58]),
        .Q(p_39_out[58]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[59]),
        .Q(p_39_out[59]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[5]),
        .Q(p_39_out[5]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[64]),
        .Q(p_39_out[60]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[65]),
        .Q(p_39_out[61]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[66]),
        .Q(p_39_out[62]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[67]),
        .Q(p_39_out[63]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[68]),
        .Q(p_39_out[64]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[69]),
        .Q(p_39_out[65]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[6]),
        .Q(p_39_out[6]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[70]),
        .Q(p_39_out[66]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[71]),
        .Q(p_39_out[67]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[72]),
        .Q(p_39_out[68]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[73]),
        .Q(p_39_out[69]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[74]),
        .Q(p_39_out[70]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[75]),
        .Q(p_39_out[71]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[76]),
        .Q(p_39_out[72]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[77]),
        .Q(p_39_out[73]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[78]),
        .Q(p_39_out[74]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[79]),
        .Q(p_39_out[75]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[7]),
        .Q(p_39_out[7]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[80]),
        .Q(p_39_out[76]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[81]),
        .Q(p_39_out[77]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[82]),
        .Q(p_39_out[78]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[83]),
        .Q(p_39_out[79]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[84]),
        .Q(p_39_out[80]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[85]),
        .Q(p_39_out[81]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[86]),
        .Q(p_39_out[82]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[87]),
        .Q(p_39_out[83]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[88]),
        .Q(p_39_out[84]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[89]),
        .Q(p_39_out[85]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[8]),
        .Q(p_39_out[8]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[90]),
        .Q(p_39_out[86]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_MM2S.queue_dout_new_reg[90]_1 ),
        .D(reg1[9]),
        .Q(p_39_out[9]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_dout_valid_reg_2 ),
        .Q(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_MM2S.queue_empty_new_i_2 
       (.I0(data_concat_valid),
        .I1(ch1_ftch_pause),
        .I2(\GEN_MM2S.queue_empty_new_reg_0 [30]),
        .O(queue_wren_new));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(1'b0),
        .Q(ch1_ftch_queue_empty),
        .S(p_6_out_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(queue_wren_new),
        .Q(ch1_ftch_pause),
        .R(p_6_out_1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[3]_0 [0]),
        .Q(reg1_64[0]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[3]_0 [1]),
        .Q(reg1_64[1]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[3]_0 [2]),
        .Q(reg1_64[2]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_64_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_64_reg[3]_0 [3]),
        .Q(reg1_64[3]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[0]),
        .Q(reg1_bd_64[0]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[10]),
        .Q(reg1_bd_64[10]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[11]),
        .Q(reg1_bd_64[11]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[12]),
        .Q(reg1_bd_64[12]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[13]),
        .Q(reg1_bd_64[13]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[14]),
        .Q(reg1_bd_64[14]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[15]),
        .Q(reg1_bd_64[15]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[16]),
        .Q(reg1_bd_64[16]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[17]),
        .Q(reg1_bd_64[17]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[18]),
        .Q(reg1_bd_64[18]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[19]),
        .Q(reg1_bd_64[19]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[1]),
        .Q(reg1_bd_64[1]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[20]),
        .Q(reg1_bd_64[20]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[21]),
        .Q(reg1_bd_64[21]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[22]),
        .Q(reg1_bd_64[22]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[23]),
        .Q(reg1_bd_64[23]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[24]),
        .Q(reg1_bd_64[24]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[25]),
        .Q(reg1_bd_64[25]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[26]),
        .Q(reg1_bd_64[26]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[27]),
        .Q(reg1_bd_64[27]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[28]),
        .Q(reg1_bd_64[28]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[29]),
        .Q(reg1_bd_64[29]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[2]),
        .Q(reg1_bd_64[2]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[30]),
        .Q(reg1_bd_64[30]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[31]),
        .Q(reg1_bd_64[31]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[3]),
        .Q(reg1_bd_64[3]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[4]),
        .Q(reg1_bd_64[4]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[5]),
        .Q(reg1_bd_64[5]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[6]),
        .Q(reg1_bd_64[6]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[7]),
        .Q(reg1_bd_64[7]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[8]),
        .Q(reg1_bd_64[8]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_bd_64_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(ftch_tdata_new_bd[9]),
        .Q(reg1_bd_64[9]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [0]),
        .Q(reg1[0]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [10]),
        .Q(reg1[10]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [11]),
        .Q(reg1[11]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [12]),
        .Q(reg1[12]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [13]),
        .Q(reg1[13]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [14]),
        .Q(reg1[14]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [15]),
        .Q(reg1[15]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [16]),
        .Q(reg1[16]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [17]),
        .Q(reg1[17]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [18]),
        .Q(reg1[18]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [19]),
        .Q(reg1[19]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [1]),
        .Q(reg1[1]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [20]),
        .Q(reg1[20]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [21]),
        .Q(reg1[21]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [22]),
        .Q(reg1[22]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [23]),
        .Q(reg1[23]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [24]),
        .Q(reg1[24]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [25]),
        .Q(reg1[25]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [26]),
        .Q(reg1[26]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [27]),
        .Q(reg1[27]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [28]),
        .Q(reg1[28]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [29]),
        .Q(reg1[29]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [2]),
        .Q(reg1[2]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [30]),
        .Q(reg1[30]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [31]),
        .Q(reg1[31]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [32]),
        .Q(reg1[32]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [33]),
        .Q(reg1[33]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [34]),
        .Q(reg1[34]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [35]),
        .Q(reg1[35]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [36]),
        .Q(reg1[36]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [37]),
        .Q(reg1[37]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [38]),
        .Q(reg1[38]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [39]),
        .Q(reg1[39]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [3]),
        .Q(reg1[3]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [40]),
        .Q(reg1[40]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [41]),
        .Q(reg1[41]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [42]),
        .Q(reg1[42]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [43]),
        .Q(reg1[43]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [44]),
        .Q(reg1[44]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [45]),
        .Q(reg1[45]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [46]),
        .Q(reg1[46]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [47]),
        .Q(reg1[47]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [48]),
        .Q(reg1[48]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [49]),
        .Q(reg1[49]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [4]),
        .Q(reg1[4]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [50]),
        .Q(reg1[50]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [51]),
        .Q(reg1[51]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [52]),
        .Q(reg1[52]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [53]),
        .Q(reg1[53]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [54]),
        .Q(reg1[54]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [55]),
        .Q(reg1[55]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [56]),
        .Q(reg1[56]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [57]),
        .Q(reg1[57]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [58]),
        .Q(reg1[58]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [59]),
        .Q(reg1[59]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [5]),
        .Q(reg1[5]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [60]),
        .Q(reg1[64]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[6] ),
        .Q(reg1[65]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[7] ),
        .Q(reg1[66]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[8] ),
        .Q(reg1[67]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[9] ),
        .Q(reg1[68]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[10] ),
        .Q(reg1[69]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [6]),
        .Q(reg1[6]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[11] ),
        .Q(reg1[70]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[12] ),
        .Q(reg1[71]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[13] ),
        .Q(reg1[72]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[14] ),
        .Q(reg1[73]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[15] ),
        .Q(reg1[74]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[16] ),
        .Q(reg1[75]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[17] ),
        .Q(reg1[76]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[18] ),
        .Q(reg1[77]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[19] ),
        .Q(reg1[78]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[20] ),
        .Q(reg1[79]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [7]),
        .Q(reg1[7]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[21] ),
        .Q(reg1[80]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[22] ),
        .Q(reg1[81]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[23] ),
        .Q(reg1[82]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[24] ),
        .Q(reg1[83]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[25] ),
        .Q(reg1[84]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[26] ),
        .Q(reg1[85]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[27] ),
        .Q(reg1[86]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[28] ),
        .Q(reg1[87]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[29] ),
        .Q(reg1[88]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[30] ),
        .Q(reg1[89]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [8]),
        .Q(reg1[8]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[31] ),
        .Q(reg1[90]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [9]),
        .Q(reg1[9]),
        .R(\GEN_MM2S.reg1_reg[90]_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(p_39_out[60]),
        .I1(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I2(s_axis_mm2s_cmd_tready),
        .I3(s_axis_mm2s_cmd_tvalid_split),
        .O(\GEN_MM2S.queue_dout_new_reg[64]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_64_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_64[0]),
        .Q(p_13_out[0]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_64_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_64[1]),
        .Q(p_13_out[1]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_64_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_64[2]),
        .Q(p_13_out[2]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_64_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_64[3]),
        .Q(p_13_out[3]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[0]),
        .Q(p_13_out[4]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[10]),
        .Q(p_13_out[14]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[11]),
        .Q(p_13_out[15]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[12]),
        .Q(p_13_out[16]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[13]),
        .Q(p_13_out[17]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[14]),
        .Q(p_13_out[18]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[15]),
        .Q(p_13_out[19]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[16]),
        .Q(p_13_out[20]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[17]),
        .Q(p_13_out[21]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[18]),
        .Q(p_13_out[22]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[19]),
        .Q(p_13_out[23]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[1]),
        .Q(p_13_out[5]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[20]),
        .Q(p_13_out[24]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[21]),
        .Q(p_13_out[25]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[22]),
        .Q(p_13_out[26]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[23]),
        .Q(p_13_out[27]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[24]),
        .Q(p_13_out[28]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[25]),
        .Q(p_13_out[29]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[26]),
        .Q(p_13_out[30]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[27]),
        .Q(p_13_out[31]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[28]),
        .Q(p_13_out[32]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[29]),
        .Q(p_13_out[33]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[2]),
        .Q(p_13_out[6]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[30]),
        .Q(p_13_out[34]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[31]),
        .Q(p_13_out[35]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[3]),
        .Q(p_13_out[7]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[4]),
        .Q(p_13_out[8]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[5]),
        .Q(p_13_out[9]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[6]),
        .Q(p_13_out[10]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[7]),
        .Q(p_13_out[11]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[8]),
        .Q(p_13_out[12]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_bd_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2_bd_64[9]),
        .Q(p_13_out[13]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[0]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [0]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[10]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [10]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[11]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [11]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[12]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [12]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[13]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [13]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[14]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [14]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[15]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [15]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[16]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [16]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[17]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [17]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[18]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [18]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[19]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [19]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[1]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [1]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[20]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [20]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[21]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [21]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[22]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [22]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[23]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [23]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[24]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [24]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[25]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [25]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[26]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [26]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[27]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [27]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[28]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [28]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[29]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [29]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[2]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [2]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[30]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [30]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[31]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [31]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[32]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [32]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[33]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [33]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[34]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [34]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[35]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [35]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[36]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [36]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[37]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [37]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[38]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [38]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[39]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [39]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[3]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [3]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[40]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [40]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[41]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [41]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[42]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [42]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[43]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [43]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[44]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [44]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[45]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [45]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[46]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [46]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[47]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [47]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[4]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [4]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[5]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [5]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[64]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [48]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[65]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [49]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[66]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [50]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[67]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [51]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[68]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [52]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[69]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [53]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[6]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [6]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[70]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [54]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[71]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [55]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[72]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [56]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[73]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [57]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[74]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [58]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[75]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [59]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[76]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [60]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[77]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [61]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[78]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [62]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[79]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [63]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[7]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [7]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[80]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [64]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[81]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [65]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[82]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [66]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[83]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [67]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[84]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [68]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[85]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [69]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[86]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [70]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[87]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [71]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[88]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [72]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[89]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [73]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[8]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [8]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[90]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [74]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_new_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_S2MM.queue_dout2_new_reg[90]_1 ),
        .D(reg2[9]),
        .Q(\GEN_S2MM.queue_dout2_new_reg[90]_0 [9]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_dout2_valid_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM.queue_dout2_valid_reg_0 ),
        .Q(p_10_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_S2MM.queue_empty2_new_i_2 
       (.I0(data_concat_valid),
        .I1(ch2_ftch_pause),
        .I2(ch2_ftch_active),
        .O(queue_wren2_new));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_empty2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(1'b0),
        .Q(ch2_ftch_queue_empty),
        .S(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.queue_full2_new_reg 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(queue_wren2_new),
        .Q(ch2_ftch_pause),
        .R(p_3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_64_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_64_reg[3]_0 [0]),
        .Q(reg2_64[0]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_64_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_64_reg[3]_0 [1]),
        .Q(reg2_64[1]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_64_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_64_reg[3]_0 [2]),
        .Q(reg2_64[2]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_64_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_64_reg[3]_0 [3]),
        .Q(reg2_64[3]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[0]),
        .Q(reg2_bd_64[0]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[10]),
        .Q(reg2_bd_64[10]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[11]),
        .Q(reg2_bd_64[11]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[12]),
        .Q(reg2_bd_64[12]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[13]),
        .Q(reg2_bd_64[13]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[14]),
        .Q(reg2_bd_64[14]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[15]),
        .Q(reg2_bd_64[15]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[16]),
        .Q(reg2_bd_64[16]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[17]),
        .Q(reg2_bd_64[17]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[18]),
        .Q(reg2_bd_64[18]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[19]),
        .Q(reg2_bd_64[19]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[1]),
        .Q(reg2_bd_64[1]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[20]),
        .Q(reg2_bd_64[20]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[21]),
        .Q(reg2_bd_64[21]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[22]),
        .Q(reg2_bd_64[22]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[23]),
        .Q(reg2_bd_64[23]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[24]),
        .Q(reg2_bd_64[24]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[25]),
        .Q(reg2_bd_64[25]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[26]),
        .Q(reg2_bd_64[26]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[27]),
        .Q(reg2_bd_64[27]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[28]),
        .Q(reg2_bd_64[28]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[29]),
        .Q(reg2_bd_64[29]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[2]),
        .Q(reg2_bd_64[2]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[30]),
        .Q(reg2_bd_64[30]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[31]),
        .Q(reg2_bd_64[31]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[3]),
        .Q(reg2_bd_64[3]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[4]),
        .Q(reg2_bd_64[4]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[5]),
        .Q(reg2_bd_64[5]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[6]),
        .Q(reg2_bd_64[6]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[7]),
        .Q(reg2_bd_64[7]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[8]),
        .Q(reg2_bd_64[8]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_bd_64_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(ftch_tdata_new_bd[9]),
        .Q(reg2_bd_64[9]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [0]),
        .Q(reg2[0]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [10]),
        .Q(reg2[10]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [11]),
        .Q(reg2[11]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [12]),
        .Q(reg2[12]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [13]),
        .Q(reg2[13]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [14]),
        .Q(reg2[14]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [15]),
        .Q(reg2[15]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [16]),
        .Q(reg2[16]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [17]),
        .Q(reg2[17]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [18]),
        .Q(reg2[18]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [19]),
        .Q(reg2[19]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [1]),
        .Q(reg2[1]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [20]),
        .Q(reg2[20]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [21]),
        .Q(reg2[21]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [22]),
        .Q(reg2[22]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [23]),
        .Q(reg2[23]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [24]),
        .Q(reg2[24]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [25]),
        .Q(reg2[25]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [26]),
        .Q(reg2[26]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [27]),
        .Q(reg2[27]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [28]),
        .Q(reg2[28]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [29]),
        .Q(reg2[29]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [2]),
        .Q(reg2[2]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [30]),
        .Q(reg2[30]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [31]),
        .Q(reg2[31]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [32]),
        .Q(reg2[32]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [33]),
        .Q(reg2[33]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [34]),
        .Q(reg2[34]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [35]),
        .Q(reg2[35]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [36]),
        .Q(reg2[36]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [37]),
        .Q(reg2[37]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [38]),
        .Q(reg2[38]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [39]),
        .Q(reg2[39]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [3]),
        .Q(reg2[3]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [40]),
        .Q(reg2[40]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [41]),
        .Q(reg2[41]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [42]),
        .Q(reg2[42]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [43]),
        .Q(reg2[43]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [44]),
        .Q(reg2[44]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [45]),
        .Q(reg2[45]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [46]),
        .Q(reg2[46]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [47]),
        .Q(reg2[47]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [4]),
        .Q(reg2[4]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [5]),
        .Q(reg2[5]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[64] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [60]),
        .Q(reg2[64]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[65] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[6] ),
        .Q(reg2[65]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[66] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[7] ),
        .Q(reg2[66]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[67] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[8] ),
        .Q(reg2[67]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[68] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[9] ),
        .Q(reg2[68]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[69] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[10] ),
        .Q(reg2[69]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [6]),
        .Q(reg2[6]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[70] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[11] ),
        .Q(reg2[70]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[71] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[12] ),
        .Q(reg2[71]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[72] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[13] ),
        .Q(reg2[72]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[73] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[14] ),
        .Q(reg2[73]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[74] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[15] ),
        .Q(reg2[74]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[75] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[16] ),
        .Q(reg2[75]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[76] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[17] ),
        .Q(reg2[76]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[77] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[18] ),
        .Q(reg2[77]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[78] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[19] ),
        .Q(reg2[78]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[79] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[20] ),
        .Q(reg2[79]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [7]),
        .Q(reg2[7]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[80] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[21] ),
        .Q(reg2[80]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[81] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[22] ),
        .Q(reg2[81]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[82] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[23] ),
        .Q(reg2[82]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[83] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[24] ),
        .Q(reg2[83]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[84] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[25] ),
        .Q(reg2[84]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[85] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[26] ),
        .Q(reg2[85]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[86] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[27] ),
        .Q(reg2[86]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[87] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[28] ),
        .Q(reg2[87]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[88] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[29] ),
        .Q(reg2[88]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[89] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[30] ),
        .Q(reg2[89]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [8]),
        .Q(reg2[8]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[90] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\CURRENT_BD_64.current_bd_reg_n_0_[31] ),
        .Q(reg2[90]),
        .R(queue_sinit2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM.reg2_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(queue_wren2_new),
        .D(\GEN_MM2S.reg1_reg[64]_0 [9]),
        .Q(reg2[9]),
        .R(queue_sinit2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.zero_length_error_i_1 
       (.I0(\GEN_SM_FOR_LENGTH.zero_length_error_i_2_n_0 ),
        .I1(\GEN_SM_FOR_LENGTH.zero_length_error_i_3_n_0 ),
        .I2(desc_fetch_done_d1),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [32]),
        .I4(\GEN_S2MM.queue_dout2_new_reg[90]_0 [33]),
        .I5(zero_length_error),
        .O(\GEN_SM_FOR_LENGTH.desc_fetch_done_d1_reg ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_3 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [46]),
        .I1(s2mm_rxlength_set),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_4 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [45]),
        .I1(s2mm_rxlength_set),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_5 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [44]),
        .I1(s2mm_rxlength_set),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_6 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [43]),
        .I1(s2mm_rxlength_set),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_7 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [42]),
        .I1(s2mm_rxlength_set),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_8 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [41]),
        .I1(s2mm_rxlength_set),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[15]_i_9 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [40]),
        .I1(s2mm_rxlength_set),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_10 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [32]),
        .I1(s2mm_rxlength_set),
        .O(\GEN_S2MM.queue_dout2_new_reg[39]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_3 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [39]),
        .I1(s2mm_rxlength_set),
        .O(\GEN_S2MM.queue_dout2_new_reg[39]_0 [7]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_4 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [38]),
        .I1(s2mm_rxlength_set),
        .O(\GEN_S2MM.queue_dout2_new_reg[39]_0 [6]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_5 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [37]),
        .I1(s2mm_rxlength_set),
        .O(\GEN_S2MM.queue_dout2_new_reg[39]_0 [5]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_6 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [36]),
        .I1(s2mm_rxlength_set),
        .O(\GEN_S2MM.queue_dout2_new_reg[39]_0 [4]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_7 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [35]),
        .I1(s2mm_rxlength_set),
        .O(\GEN_S2MM.queue_dout2_new_reg[39]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_8 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [34]),
        .I1(s2mm_rxlength_set),
        .O(\GEN_S2MM.queue_dout2_new_reg[39]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_SM_FOR_LENGTH.rxlength[7]_i_9 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [33]),
        .I1(s2mm_rxlength_set),
        .O(\GEN_S2MM.queue_dout2_new_reg[39]_0 [1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_SM_FOR_LENGTH.zero_length_error_i_2 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [42]),
        .I1(\GEN_S2MM.queue_dout2_new_reg[90]_0 [43]),
        .I2(\GEN_S2MM.queue_dout2_new_reg[90]_0 [44]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [45]),
        .I4(\GEN_S2MM.queue_dout2_new_reg[90]_0 [47]),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90]_0 [46]),
        .O(\GEN_SM_FOR_LENGTH.zero_length_error_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_SM_FOR_LENGTH.zero_length_error_i_3 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [34]),
        .I1(\GEN_S2MM.queue_dout2_new_reg[90]_0 [35]),
        .I2(\GEN_S2MM.queue_dout2_new_reg[90]_0 [36]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [37]),
        .I4(\GEN_SM_FOR_LENGTH.zero_length_error_i_4_n_0 ),
        .O(\GEN_SM_FOR_LENGTH.zero_length_error_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_SM_FOR_LENGTH.zero_length_error_i_4 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [41]),
        .I1(\GEN_S2MM.queue_dout2_new_reg[90]_0 [40]),
        .I2(\GEN_S2MM.queue_dout2_new_reg[90]_0 [39]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [38]),
        .O(\GEN_SM_FOR_LENGTH.zero_length_error_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__0
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [46]),
        .I1(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [14]),
        .I2(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [15]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [47]),
        .O(\GEN_S2MM.queue_dout2_new_reg[46]_0 [7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__0
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [44]),
        .I1(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [12]),
        .I2(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [13]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [45]),
        .O(\GEN_S2MM.queue_dout2_new_reg[46]_0 [6]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__0
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [42]),
        .I1(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [10]),
        .I2(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [11]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [43]),
        .O(\GEN_S2MM.queue_dout2_new_reg[46]_0 [5]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [40]),
        .I1(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [8]),
        .I2(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [9]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [41]),
        .O(\GEN_S2MM.queue_dout2_new_reg[46]_0 [4]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_5
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [38]),
        .I1(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [6]),
        .I2(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [7]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [39]),
        .O(\GEN_S2MM.queue_dout2_new_reg[46]_0 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_6
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [36]),
        .I1(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [4]),
        .I2(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [5]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [37]),
        .O(\GEN_S2MM.queue_dout2_new_reg[46]_0 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_7__0
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [34]),
        .I1(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [2]),
        .I2(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [3]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [35]),
        .O(\GEN_S2MM.queue_dout2_new_reg[46]_0 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_8__0
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90]_0 [32]),
        .I1(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [0]),
        .I2(\GEN_SM_FOR_LENGTH.blength_grtr_rxlength_reg [1]),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90]_0 [33]),
        .O(\GEN_S2MM.queue_dout2_new_reg[46]_0 [0]));
  LUT5 #(
    .INIT(32'h00A0E0A0)) 
    packet_in_progress_i_1
       (.I0(p_16_out),
        .I1(p_39_out[59]),
        .I2(mm2s_scndry_resetn),
        .I3(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I4(p_39_out[58]),
        .O(packet_in_progress_reg));
  LUT6 #(
    .INIT(64'h0000CCC0AAA0AAA0)) 
    sof_ftch_desc_del1_i_1
       (.I0(sof_ftch_desc_del1),
        .I1(sof_ftch_desc),
        .I2(mm2s_scndry_resetn),
        .I3(s2mm_scndry_resetn),
        .I4(m_axi_sg_rlast),
        .I5(m_axi_sg_rvalid),
        .O(sof_ftch_desc_del1_i_1_n_0));
  FDRE sof_ftch_desc_del1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sof_ftch_desc_del1_i_1_n_0),
        .Q(sof_ftch_desc_del1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC808)) 
    updt_data_i_1
       (.I0(\GEN_MM2S.queue_dout_valid_reg_0 ),
        .I1(mm2s_scndry_resetn),
        .I2(s_axis_mm2s_updtptr_tvalid),
        .I3(ptr_queue_full),
        .O(\GEN_MM2S.queue_dout_valid_reg_1 ));
  LUT4 #(
    .INIT(16'hA808)) 
    updt_data_i_1__0
       (.I0(s2mm_scndry_resetn),
        .I1(p_10_out),
        .I2(s_axis_s2mm_updtptr_tvalid),
        .I3(ptr2_queue_full),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_sm" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_ftch_sm
   (\GEN_CH2_FETCH.ch2_active_i_reg_0 ,
    \GEN_CH1_FETCH.ch1_active_i_reg_0 ,
    p_60_out,
    p_34_out,
    sg_ftch_error0,
    sg_ftch_error0_0,
    Q,
    p_55_out,
    m_axis_mm2s_tready,
    E,
    \GEN_CH2_FETCH.ch2_active_i_reg_1 ,
    \ftch_error_addr_reg[31]_0 ,
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ,
    \ftch_error_addr_reg[63]_0 ,
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg_0 ,
    p_29_out,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_1 ,
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ,
    m_axi_sg_aclk,
    mm2s_scndry_resetn,
    s2mm_scndry_resetn,
    ch2_ftch_queue_empty,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ,
    \GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ,
    ch1_ftch_queue_empty,
    ch1_sg_idle,
    D,
    service_ch211_out__5,
    \ftch_cs_reg[0]_0 ,
    \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ,
    \GEN_CH2_FETCH.ch2_active_i_reg_2 ,
    \GEN_CH2_FETCH.ch2_active_i_reg_3 ,
    mm2s_dmacr,
    mm2s_desc_flush,
    ch1_ftch_pause,
    \ftch_cs_reg[0]_1 ,
    p_0_in,
    \TLAST_GEN.sof_ftch_desc_reg ,
    ftch_done,
    ch2_ftch_pause,
    \ADDR_64.ftch_error_addr_reg[63] ,
    ftch_error_early,
    p_52_out,
    sg_interr_reg,
    p_51_out,
    sg_slverr_reg,
    p_50_out,
    sg_decerr_reg,
    p_26_out,
    sg_interr_reg_0,
    p_25_out,
    sg_slverr_reg_0,
    p_24_out,
    sg_decerr_reg_0,
    SR,
    \ftch_error_addr_reg[63]_1 ,
    ftch_stale_desc,
    ftch_slverr,
    ftch_decerr);
  output \GEN_CH2_FETCH.ch2_active_i_reg_0 ;
  output \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  output p_60_out;
  output p_34_out;
  output sg_ftch_error0;
  output sg_ftch_error0_0;
  output [1:0]Q;
  output p_55_out;
  output m_axis_mm2s_tready;
  output [0:0]E;
  output \GEN_CH2_FETCH.ch2_active_i_reg_1 ;
  output [25:0]\ftch_error_addr_reg[31]_0 ;
  output \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ;
  output [31:0]\ftch_error_addr_reg[63]_0 ;
  output \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg_0 ;
  output p_29_out;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  output \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  output \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ;
  output \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_1 ;
  output \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ;
  input m_axi_sg_aclk;
  input mm2s_scndry_resetn;
  input s2mm_scndry_resetn;
  input ch2_ftch_queue_empty;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ;
  input \GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ;
  input ch1_ftch_queue_empty;
  input ch1_sg_idle;
  input [0:0]D;
  input service_ch211_out__5;
  input \ftch_cs_reg[0]_0 ;
  input \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ;
  input \GEN_CH2_FETCH.ch2_active_i_reg_2 ;
  input \GEN_CH2_FETCH.ch2_active_i_reg_3 ;
  input [0:0]mm2s_dmacr;
  input mm2s_desc_flush;
  input ch1_ftch_pause;
  input \ftch_cs_reg[0]_1 ;
  input p_0_in;
  input \TLAST_GEN.sof_ftch_desc_reg ;
  input ftch_done;
  input ch2_ftch_pause;
  input [57:0]\ADDR_64.ftch_error_addr_reg[63] ;
  input ftch_error_early;
  input p_52_out;
  input sg_interr_reg;
  input p_51_out;
  input sg_slverr_reg;
  input p_50_out;
  input sg_decerr_reg;
  input p_26_out;
  input sg_interr_reg_0;
  input p_25_out;
  input sg_slverr_reg_0;
  input p_24_out;
  input sg_decerr_reg_0;
  input [0:0]SR;
  input [57:0]\ftch_error_addr_reg[63]_1 ;
  input ftch_stale_desc;
  input ftch_slverr;
  input ftch_decerr;

  wire [57:0]\ADDR_64.ftch_error_addr_reg[63] ;
  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_6_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ;
  wire \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_3_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_i_6_n_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg_1 ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg_2 ;
  wire \GEN_CH2_FETCH.ch2_active_i_reg_3 ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ;
  wire \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \TLAST_GEN.sof_ftch_desc_reg ;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_ftch_sm_idle__4;
  wire ch1_sg_idle;
  wire ch2_active_set;
  wire ch2_ftch_pause;
  wire ch2_ftch_queue_empty;
  wire ch2_ftch_sm_idle__5;
  wire ftch_cmnd_wr;
  wire \ftch_cs[0]_i_2_n_0 ;
  wire \ftch_cs_reg[0]_0 ;
  wire \ftch_cs_reg[0]_1 ;
  wire ftch_decerr;
  wire ftch_done;
  wire [63:6]ftch_error_addr_1;
  wire [25:0]\ftch_error_addr_reg[31]_0 ;
  wire [31:0]\ftch_error_addr_reg[63]_0 ;
  wire [57:0]\ftch_error_addr_reg[63]_1 ;
  wire ftch_error_early;
  wire [0:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_sg_aclk;
  wire m_axis_mm2s_tready;
  wire mm2s_desc_flush;
  wire [0:0]mm2s_dmacr;
  wire mm2s_scndry_resetn;
  wire p_0_in;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_29_out;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_34_out;
  wire p_50_out;
  wire p_51_out;
  wire p_52_out;
  wire p_55_out;
  wire p_57_out;
  wire p_58_out;
  wire p_59_out;
  wire p_60_out;
  wire s2mm_scndry_resetn;
  wire service_ch126_out__5;
  wire service_ch211_out__5;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_ftch_error0_0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[32]_i_1 
       (.I0(ftch_error_addr_1[32]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [26]),
        .O(\ftch_error_addr_reg[63]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[33]_i_1 
       (.I0(ftch_error_addr_1[33]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [27]),
        .O(\ftch_error_addr_reg[63]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[34]_i_1 
       (.I0(ftch_error_addr_1[34]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [28]),
        .O(\ftch_error_addr_reg[63]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[35]_i_1 
       (.I0(ftch_error_addr_1[35]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [29]),
        .O(\ftch_error_addr_reg[63]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[36]_i_1 
       (.I0(ftch_error_addr_1[36]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [30]),
        .O(\ftch_error_addr_reg[63]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[37]_i_1 
       (.I0(ftch_error_addr_1[37]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [31]),
        .O(\ftch_error_addr_reg[63]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[38]_i_1 
       (.I0(ftch_error_addr_1[38]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [32]),
        .O(\ftch_error_addr_reg[63]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[39]_i_1 
       (.I0(ftch_error_addr_1[39]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [33]),
        .O(\ftch_error_addr_reg[63]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[40]_i_1 
       (.I0(ftch_error_addr_1[40]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [34]),
        .O(\ftch_error_addr_reg[63]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[41]_i_1 
       (.I0(ftch_error_addr_1[41]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [35]),
        .O(\ftch_error_addr_reg[63]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[42]_i_1 
       (.I0(ftch_error_addr_1[42]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [36]),
        .O(\ftch_error_addr_reg[63]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[43]_i_1 
       (.I0(ftch_error_addr_1[43]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [37]),
        .O(\ftch_error_addr_reg[63]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[44]_i_1 
       (.I0(ftch_error_addr_1[44]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [38]),
        .O(\ftch_error_addr_reg[63]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[45]_i_1 
       (.I0(ftch_error_addr_1[45]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [39]),
        .O(\ftch_error_addr_reg[63]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[46]_i_1 
       (.I0(ftch_error_addr_1[46]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [40]),
        .O(\ftch_error_addr_reg[63]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[47]_i_1 
       (.I0(ftch_error_addr_1[47]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [41]),
        .O(\ftch_error_addr_reg[63]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[48]_i_1 
       (.I0(ftch_error_addr_1[48]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [42]),
        .O(\ftch_error_addr_reg[63]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[49]_i_1 
       (.I0(ftch_error_addr_1[49]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [43]),
        .O(\ftch_error_addr_reg[63]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[50]_i_1 
       (.I0(ftch_error_addr_1[50]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [44]),
        .O(\ftch_error_addr_reg[63]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[51]_i_1 
       (.I0(ftch_error_addr_1[51]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [45]),
        .O(\ftch_error_addr_reg[63]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[52]_i_1 
       (.I0(ftch_error_addr_1[52]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [46]),
        .O(\ftch_error_addr_reg[63]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[53]_i_1 
       (.I0(ftch_error_addr_1[53]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [47]),
        .O(\ftch_error_addr_reg[63]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[54]_i_1 
       (.I0(ftch_error_addr_1[54]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [48]),
        .O(\ftch_error_addr_reg[63]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[55]_i_1 
       (.I0(ftch_error_addr_1[55]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [49]),
        .O(\ftch_error_addr_reg[63]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[56]_i_1 
       (.I0(ftch_error_addr_1[56]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [50]),
        .O(\ftch_error_addr_reg[63]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[57]_i_1 
       (.I0(ftch_error_addr_1[57]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [51]),
        .O(\ftch_error_addr_reg[63]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[58]_i_1 
       (.I0(ftch_error_addr_1[58]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [52]),
        .O(\ftch_error_addr_reg[63]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[59]_i_1 
       (.I0(ftch_error_addr_1[59]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [53]),
        .O(\ftch_error_addr_reg[63]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[60]_i_1 
       (.I0(ftch_error_addr_1[60]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [54]),
        .O(\ftch_error_addr_reg[63]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[61]_i_1 
       (.I0(ftch_error_addr_1[61]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [55]),
        .O(\ftch_error_addr_reg[63]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[62]_i_1 
       (.I0(ftch_error_addr_1[62]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [56]),
        .O(\ftch_error_addr_reg[63]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ADDR_64.ftch_error_addr[63]_i_2 
       (.I0(ftch_error_addr_1[63]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [57]),
        .O(\ftch_error_addr_reg[63]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ADDR_64.ftch_error_addr[63]_i_5 
       (.I0(p_32_out),
        .I1(p_33_out),
        .I2(p_59_out),
        .I3(p_31_out),
        .I4(p_58_out),
        .I5(p_57_out),
        .O(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \CURRENT_BD_64.current_bd[63]_i_1 
       (.I0(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(\ftch_cs_reg[0]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(p_55_out),
        .O(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ),
        .Q(p_55_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000EEEEE000)) 
    \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(mm2s_scndry_resetn),
        .I1(s2mm_scndry_resetn),
        .I2(service_ch126_out__5),
        .I3(\GEN_CH2_FETCH.ch2_active_i_i_3_n_0 ),
        .I4(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I5(ch2_active_set),
        .O(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(p_57_out),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ),
        .Q(p_57_out),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAAA)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(p_59_out),
        .I1(ch1_ftch_queue_empty),
        .I2(ch1_ftch_sm_idle__4),
        .I3(ch1_sg_idle),
        .I4(p_60_out),
        .I5(\GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0FFFFFFC0EBEBEB)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(\GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\GEN_CH1_FETCH.ch1_ftch_idle_reg_0 ),
        .I4(\GEN_CH2_FETCH.ch2_active_i_reg_2 ),
        .I5(\GEN_CH1_FETCH.ch1_ftch_idle_i_6_n_0 ),
        .O(ch1_ftch_sm_idle__4));
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_4 
       (.I0(Q[1]),
        .I1(ftch_done),
        .I2(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I3(\ftch_cs_reg[0]_0 ),
        .I4(service_ch211_out__5),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_6 
       (.I0(\ftch_cs_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_6_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ),
        .Q(p_60_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFA8)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(p_55_out),
        .I1(ftch_done),
        .I2(\ftch_cs_reg[0]_0 ),
        .I3(p_59_out),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1_n_0 ),
        .Q(p_59_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I1(ftch_slverr),
        .I2(p_58_out),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ),
        .Q(p_58_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(p_29_out),
        .O(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0 ),
        .Q(p_29_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000EEE0EEE0EEE0)) 
    \GEN_CH2_FETCH.ch2_active_i_i_1 
       (.I0(mm2s_scndry_resetn),
        .I1(s2mm_scndry_resetn),
        .I2(ch2_active_set),
        .I3(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I4(service_ch126_out__5),
        .I5(\GEN_CH2_FETCH.ch2_active_i_i_3_n_0 ),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0000A8AA)) 
    \GEN_CH2_FETCH.ch2_active_i_i_2 
       (.I0(\GEN_CH2_FETCH.ch2_active_i_reg_3 ),
        .I1(ch1_sg_idle),
        .I2(p_55_out),
        .I3(\GEN_CH2_FETCH.ch2_active_i_reg_2 ),
        .I4(Q[1]),
        .I5(\GEN_CH2_FETCH.ch2_active_i_i_6_n_0 ),
        .O(ch2_active_set));
  LUT5 #(
    .INIT(32'h000000D5)) 
    \GEN_CH2_FETCH.ch2_active_i_i_3 
       (.I0(Q[1]),
        .I1(ftch_done),
        .I2(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I3(Q[0]),
        .I4(\ftch_cs_reg[0]_0 ),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_CH2_FETCH.ch2_active_i_i_6 
       (.I0(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(ftch_done),
        .I3(Q[1]),
        .O(\GEN_CH2_FETCH.ch2_active_i_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_active_i_i_1_n_0 ),
        .Q(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(p_31_out),
        .O(\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0 ),
        .Q(p_31_out),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAAA)) 
    \GEN_CH2_FETCH.ch2_ftch_idle_i_1 
       (.I0(p_33_out),
        .I1(ch2_ftch_queue_empty),
        .I2(ch2_ftch_sm_idle__5),
        .I3(\GEN_CH2_FETCH.ch2_ftch_idle_reg_0 ),
        .I4(p_34_out),
        .I5(\GEN_CH2_FETCH.ch2_ftch_idle_reg_1 ),
        .O(\GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF011155)) 
    \GEN_CH2_FETCH.ch2_ftch_idle_i_2 
       (.I0(service_ch211_out__5),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(\ftch_cs_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ch2_ftch_sm_idle__5));
  FDRE \GEN_CH2_FETCH.ch2_ftch_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0 ),
        .Q(p_34_out),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1 
       (.I0(ftch_done),
        .I1(\ftch_cs_reg[0]_0 ),
        .I2(p_29_out),
        .I3(p_33_out),
        .O(\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1_n_0 ),
        .Q(p_33_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1 
       (.I0(ftch_slverr),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(p_32_out),
        .O(\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0 ),
        .Q(p_32_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_2 
       (.I0(p_29_out),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(ftch_error_early),
        .O(\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_i_1 
       (.I0(p_57_out),
        .I1(p_50_out),
        .I2(sg_decerr_reg),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_interr_i_1 
       (.I0(p_59_out),
        .I1(p_52_out),
        .I2(sg_interr_reg),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_slverr_i_1 
       (.I0(p_58_out),
        .I1(p_51_out),
        .I2(sg_slverr_reg),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_i_1 
       (.I0(p_31_out),
        .I1(p_24_out),
        .I2(sg_decerr_reg_0),
        .O(\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_interr_i_1 
       (.I0(p_33_out),
        .I1(p_26_out),
        .I2(sg_interr_reg_0),
        .O(\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_i_1 
       (.I0(p_32_out),
        .I1(p_25_out),
        .I2(sg_slverr_reg_0),
        .O(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_1 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \TLAST_GEN.sof_ftch_desc_i_2 
       (.I0(p_0_in),
        .I1(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I2(mm2s_desc_flush),
        .I3(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I4(ftch_cmnd_wr),
        .I5(\TLAST_GEN.sof_ftch_desc_reg ),
        .O(m_axis_mm2s_tready));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \TLAST_GEN.sof_ftch_desc_i_4 
       (.I0(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I1(ch2_ftch_pause),
        .O(\GEN_CH2_FETCH.ch2_active_i_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00A8FC)) 
    \ftch_cs[0]_i_1 
       (.I0(\ftch_cs[0]_i_2_n_0 ),
        .I1(service_ch126_out__5),
        .I2(service_ch211_out__5),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\ftch_cs_reg[0]_0 ),
        .O(ftch_ns));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \ftch_cs[0]_i_2 
       (.I0(\GEN_CH2_FETCH.ch2_active_i_reg_0 ),
        .I1(\GEN_CH1_FETCH.ch1_active_i_reg_0 ),
        .I2(ftch_done),
        .I3(Q[1]),
        .O(\ftch_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ftch_cs[0]_i_3 
       (.I0(mm2s_dmacr),
        .I1(mm2s_desc_flush),
        .I2(ch1_ftch_pause),
        .I3(\ftch_cs_reg[0]_1 ),
        .I4(p_55_out),
        .I5(ch1_sg_idle),
        .O(service_ch126_out__5));
  FDRE \ftch_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ftch_ns),
        .Q(Q[0]),
        .R(SR));
  FDRE \ftch_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[10]_i_1 
       (.I0(ftch_error_addr_1[10]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [4]),
        .O(\ftch_error_addr_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[11]_i_1 
       (.I0(ftch_error_addr_1[11]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [5]),
        .O(\ftch_error_addr_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[12]_i_1 
       (.I0(ftch_error_addr_1[12]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [6]),
        .O(\ftch_error_addr_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[13]_i_1 
       (.I0(ftch_error_addr_1[13]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [7]),
        .O(\ftch_error_addr_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[14]_i_1 
       (.I0(ftch_error_addr_1[14]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [8]),
        .O(\ftch_error_addr_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[15]_i_1 
       (.I0(ftch_error_addr_1[15]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [9]),
        .O(\ftch_error_addr_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[16]_i_1 
       (.I0(ftch_error_addr_1[16]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [10]),
        .O(\ftch_error_addr_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[17]_i_1 
       (.I0(ftch_error_addr_1[17]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [11]),
        .O(\ftch_error_addr_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[18]_i_1 
       (.I0(ftch_error_addr_1[18]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [12]),
        .O(\ftch_error_addr_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[19]_i_1 
       (.I0(ftch_error_addr_1[19]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [13]),
        .O(\ftch_error_addr_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[20]_i_1 
       (.I0(ftch_error_addr_1[20]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [14]),
        .O(\ftch_error_addr_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[21]_i_1 
       (.I0(ftch_error_addr_1[21]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [15]),
        .O(\ftch_error_addr_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[22]_i_1 
       (.I0(ftch_error_addr_1[22]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [16]),
        .O(\ftch_error_addr_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[23]_i_1 
       (.I0(ftch_error_addr_1[23]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [17]),
        .O(\ftch_error_addr_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[24]_i_1 
       (.I0(ftch_error_addr_1[24]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [18]),
        .O(\ftch_error_addr_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[25]_i_1 
       (.I0(ftch_error_addr_1[25]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [19]),
        .O(\ftch_error_addr_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[26]_i_1 
       (.I0(ftch_error_addr_1[26]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [20]),
        .O(\ftch_error_addr_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[27]_i_1 
       (.I0(ftch_error_addr_1[27]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [21]),
        .O(\ftch_error_addr_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[28]_i_1 
       (.I0(ftch_error_addr_1[28]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [22]),
        .O(\ftch_error_addr_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[29]_i_1 
       (.I0(ftch_error_addr_1[29]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [23]),
        .O(\ftch_error_addr_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[30]_i_1 
       (.I0(ftch_error_addr_1[30]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [24]),
        .O(\ftch_error_addr_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[31]_i_1 
       (.I0(ftch_error_addr_1[31]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [25]),
        .O(\ftch_error_addr_reg[31]_0 [25]));
  LUT3 #(
    .INIT(8'h04)) 
    \ftch_error_addr[63]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\ftch_cs_reg[0]_0 ),
        .O(ftch_cmnd_wr));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[6]_i_1 
       (.I0(ftch_error_addr_1[6]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [0]),
        .O(\ftch_error_addr_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[7]_i_1 
       (.I0(ftch_error_addr_1[7]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [1]),
        .O(\ftch_error_addr_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[8]_i_1 
       (.I0(ftch_error_addr_1[8]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [2]),
        .O(\ftch_error_addr_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ftch_error_addr[9]_i_1 
       (.I0(ftch_error_addr_1[9]),
        .I1(\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0 ),
        .I2(\ADDR_64.ftch_error_addr_reg[63] [3]),
        .O(\ftch_error_addr_reg[31]_0 [3]));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [4]),
        .Q(ftch_error_addr_1[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [5]),
        .Q(ftch_error_addr_1[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [6]),
        .Q(ftch_error_addr_1[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [7]),
        .Q(ftch_error_addr_1[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [8]),
        .Q(ftch_error_addr_1[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [9]),
        .Q(ftch_error_addr_1[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [10]),
        .Q(ftch_error_addr_1[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [11]),
        .Q(ftch_error_addr_1[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [12]),
        .Q(ftch_error_addr_1[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [13]),
        .Q(ftch_error_addr_1[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [14]),
        .Q(ftch_error_addr_1[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [15]),
        .Q(ftch_error_addr_1[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [16]),
        .Q(ftch_error_addr_1[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [17]),
        .Q(ftch_error_addr_1[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [18]),
        .Q(ftch_error_addr_1[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [19]),
        .Q(ftch_error_addr_1[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [20]),
        .Q(ftch_error_addr_1[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [21]),
        .Q(ftch_error_addr_1[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [22]),
        .Q(ftch_error_addr_1[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [23]),
        .Q(ftch_error_addr_1[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [24]),
        .Q(ftch_error_addr_1[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [25]),
        .Q(ftch_error_addr_1[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [26]),
        .Q(ftch_error_addr_1[32]),
        .R(SR));
  FDRE \ftch_error_addr_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [27]),
        .Q(ftch_error_addr_1[33]),
        .R(SR));
  FDRE \ftch_error_addr_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [28]),
        .Q(ftch_error_addr_1[34]),
        .R(SR));
  FDRE \ftch_error_addr_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [29]),
        .Q(ftch_error_addr_1[35]),
        .R(SR));
  FDRE \ftch_error_addr_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [30]),
        .Q(ftch_error_addr_1[36]),
        .R(SR));
  FDRE \ftch_error_addr_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [31]),
        .Q(ftch_error_addr_1[37]),
        .R(SR));
  FDRE \ftch_error_addr_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [32]),
        .Q(ftch_error_addr_1[38]),
        .R(SR));
  FDRE \ftch_error_addr_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [33]),
        .Q(ftch_error_addr_1[39]),
        .R(SR));
  FDRE \ftch_error_addr_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [34]),
        .Q(ftch_error_addr_1[40]),
        .R(SR));
  FDRE \ftch_error_addr_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [35]),
        .Q(ftch_error_addr_1[41]),
        .R(SR));
  FDRE \ftch_error_addr_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [36]),
        .Q(ftch_error_addr_1[42]),
        .R(SR));
  FDRE \ftch_error_addr_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [37]),
        .Q(ftch_error_addr_1[43]),
        .R(SR));
  FDRE \ftch_error_addr_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [38]),
        .Q(ftch_error_addr_1[44]),
        .R(SR));
  FDRE \ftch_error_addr_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [39]),
        .Q(ftch_error_addr_1[45]),
        .R(SR));
  FDRE \ftch_error_addr_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [40]),
        .Q(ftch_error_addr_1[46]),
        .R(SR));
  FDRE \ftch_error_addr_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [41]),
        .Q(ftch_error_addr_1[47]),
        .R(SR));
  FDRE \ftch_error_addr_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [42]),
        .Q(ftch_error_addr_1[48]),
        .R(SR));
  FDRE \ftch_error_addr_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [43]),
        .Q(ftch_error_addr_1[49]),
        .R(SR));
  FDRE \ftch_error_addr_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [44]),
        .Q(ftch_error_addr_1[50]),
        .R(SR));
  FDRE \ftch_error_addr_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [45]),
        .Q(ftch_error_addr_1[51]),
        .R(SR));
  FDRE \ftch_error_addr_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [46]),
        .Q(ftch_error_addr_1[52]),
        .R(SR));
  FDRE \ftch_error_addr_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [47]),
        .Q(ftch_error_addr_1[53]),
        .R(SR));
  FDRE \ftch_error_addr_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [48]),
        .Q(ftch_error_addr_1[54]),
        .R(SR));
  FDRE \ftch_error_addr_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [49]),
        .Q(ftch_error_addr_1[55]),
        .R(SR));
  FDRE \ftch_error_addr_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [50]),
        .Q(ftch_error_addr_1[56]),
        .R(SR));
  FDRE \ftch_error_addr_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [51]),
        .Q(ftch_error_addr_1[57]),
        .R(SR));
  FDRE \ftch_error_addr_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [52]),
        .Q(ftch_error_addr_1[58]),
        .R(SR));
  FDRE \ftch_error_addr_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [53]),
        .Q(ftch_error_addr_1[59]),
        .R(SR));
  FDRE \ftch_error_addr_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [54]),
        .Q(ftch_error_addr_1[60]),
        .R(SR));
  FDRE \ftch_error_addr_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [55]),
        .Q(ftch_error_addr_1[61]),
        .R(SR));
  FDRE \ftch_error_addr_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [56]),
        .Q(ftch_error_addr_1[62]),
        .R(SR));
  FDRE \ftch_error_addr_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [57]),
        .Q(ftch_error_addr_1[63]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [0]),
        .Q(ftch_error_addr_1[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [1]),
        .Q(ftch_error_addr_1[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [2]),
        .Q(ftch_error_addr_1[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[63]_1 [3]),
        .Q(ftch_error_addr_1[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1
       (.I0(p_57_out),
        .I1(p_58_out),
        .I2(p_59_out),
        .O(sg_ftch_error0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1__0
       (.I0(p_31_out),
        .I1(p_32_out),
        .I2(p_33_out),
        .O(sg_ftch_error0_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_intrpt" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_intrpt
   (E,
    p_45_out,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ,
    p_19_out,
    ch1_delay_cnt_en,
    p_46_out,
    ch2_delay_cnt_en,
    p_20_out,
    Q,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ,
    \dmacr_i_reg[28] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ,
    \dmacr_i_reg[28]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    m_axi_sg_aclk,
    p_15_out,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ,
    p_8_out,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ,
    mm2s_irqthresh_wren,
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 ,
    m_axi_sg_aresetn,
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 ,
    s2mm_irqthresh_wren,
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_1 ,
    mm2s_dmacr,
    p_11_out__1,
    s2mm_dmacr,
    p_9_out__1,
    SR,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 );
  output [0:0]E;
  output p_45_out;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ;
  output p_19_out;
  output ch1_delay_cnt_en;
  output p_46_out;
  output ch2_delay_cnt_en;
  output p_20_out;
  output [7:0]Q;
  output \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ;
  output \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ;
  output \dmacr_i_reg[28] ;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  output \dmacr_i_reg[28]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input m_axi_sg_aclk;
  input p_15_out;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  input p_8_out;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ;
  input mm2s_irqthresh_wren;
  input \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 ;
  input m_axi_sg_aresetn;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 ;
  input s2mm_irqthresh_wren;
  input \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_1 ;
  input [10:0]mm2s_dmacr;
  input p_11_out__1;
  input [10:0]s2mm_dmacr;
  input p_9_out__1;
  input [0:0]SR;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ;

  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_6_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_6_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ;
  wire \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch2_delay_cnt_en;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire \dmacr_i_reg[28] ;
  wire \dmacr_i_reg[28]_0 ;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [10:0]mm2s_dmacr;
  wire mm2s_irqthresh_wren;
  wire p_11_out__1;
  wire p_15_out;
  wire p_19_out;
  wire p_20_out;
  wire p_45_out;
  wire p_46_out;
  wire p_8_out;
  wire p_9_out__1;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire [10:0]s2mm_dmacr;
  wire s2mm_irqthresh_wren;

  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(E),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(mm2s_dmacr[10]),
        .I1(Q[4]),
        .I2(mm2s_dmacr[9]),
        .I3(Q[3]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(\dmacr_i_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(Q[0]),
        .I1(mm2s_dmacr[7]),
        .I2(Q[1]),
        .I3(mm2s_dmacr[8]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_15_out),
        .Q(p_45_out),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ));
  LUT6 #(
    .INIT(64'h002A000000000000)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_0 ),
        .I2(p_45_out),
        .I3(mm2s_irqthresh_wren),
        .I4(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg_1 ),
        .I5(m_axi_sg_aresetn),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(p_46_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(p_11_out__1),
        .I4(mm2s_dmacr[0]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAB00005401)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I4(p_11_out__1),
        .I5(mm2s_dmacr[1]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(mm2s_dmacr[2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ),
        .I2(p_11_out__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(mm2s_dmacr[3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ),
        .I2(p_11_out__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(mm2s_dmacr[4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ),
        .I2(p_11_out__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(mm2s_dmacr[5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ),
        .I2(p_11_out__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8A8AB)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(mm2s_dmacr[6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ),
        .I2(p_11_out__1),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_1 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0 ),
        .D(plusOp__0[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(s2mm_dmacr[10]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I2(s2mm_dmacr[9]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .O(\dmacr_i_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(s2mm_dmacr[7]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(s2mm_dmacr[8]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(p_19_out),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0 ));
  LUT6 #(
    .INIT(64'h002A000000000000)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0 ),
        .I2(p_19_out),
        .I3(s2mm_irqthresh_wren),
        .I4(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_1 ),
        .I5(m_axi_sg_aresetn),
        .O(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(p_20_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEB0041)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I3(p_9_out__1),
        .I4(s2mm_dmacr[0]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAB00005401)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .I4(p_9_out__1),
        .I5(s2mm_dmacr[1]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1 
       (.I0(s2mm_dmacr[2]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ),
        .I2(p_9_out__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1 
       (.I0(s2mm_dmacr[3]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ),
        .I2(p_9_out__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1 
       (.I0(s2mm_dmacr[4]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ),
        .I2(p_9_out__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hABA8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1 
       (.I0(s2mm_dmacr[5]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ),
        .I2(p_9_out__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8A8A8A8AB)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2 
       (.I0(s2mm_dmacr[6]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ),
        .I2(p_9_out__1),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [7]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_1 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0 ),
        .D(\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0 [7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_mm2s_basic_wrap" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_mm2s_basic_wrap
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    sig_stream_rst,
    m_axi_sg_arlen,
    s_axis_ftch_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_araddr,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    m_axi_sg_rvalid,
    s_axis_ftch_cmd_tvalid,
    p_18_out,
    sig_init_reg,
    sig_init_reg2,
    m_axi_sg_rlast,
    m_axi_sg_arready,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    D,
    m_axi_sg_rresp);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output sig_stream_rst;
  output [2:0]m_axi_sg_arlen;
  output s_axis_ftch_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output [29:0]m_axi_sg_araddr;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input m_axi_sg_rvalid;
  input s_axis_ftch_cmd_tvalid;
  input p_18_out;
  input sig_init_reg;
  input sig_init_reg2;
  input m_axi_sg_rlast;
  input m_axi_sg_arready;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  input [30:0]D;
  input [1:0]m_axi_sg_rresp;

  wire [30:0]D;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire I_ADDR_CNTL_n_6;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_SCC_n_5;
  wire I_MSTR_SCC_n_7;
  wire I_RESET_n_2;
  wire I_RESET_n_3;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dm_m_axi_sg_aresetn;
  wire ftch_decerr_i;
  wire ftch_slverr_i;
  wire m_axi_sg_aclk;
  wire [29:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [2:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire p_18_out;
  wire [35:6]p_1_in;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire [35:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_tag_reg;
  wire sig_coelsc_tag_reg1;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire [0:0]sig_mstr2data_len;
  wire sig_next_burst;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [6:5]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire sm_set_error;

  design_1_axi_ethernet_0_dma_0_axi_sg_addr_cntl I_ADDR_CNTL
       (.D({sig_cmd_tag_reg,sig_mstr2data_len}),
        .Q(sig_cmd_addr_reg),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_addr_reg_empty_reg_0(I_ADDR_CNTL_n_6),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_5),
        .sig_addr_valid_reg_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(I_MSTR_SCC_n_7),
        .sm_set_error(sm_set_error));
  design_1_axi_ethernet_0_dma_0_axi_sg_cmd_status_58 I_CMD_STATUS
       (.D({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .Q({I_CMD_STATUS_n_9,p_1_in,sig_next_burst}),
        .SR(sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] (D),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_2),
        .sig_init_done_reg_0(I_RESET_n_3),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_axi_ethernet_0_dma_0_axi_sg_scc I_MSTR_SCC
       (.D({sig_cmd_tag_reg,sig_mstr2data_len}),
        .Q({I_CMD_STATUS_n_9,p_1_in,sig_next_burst}),
        .SR(sig_stream_rst),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2addr_valid1_reg_0(I_MSTR_SCC_n_7),
        .\sig_cmd_addr_reg_reg[35]_0 (sig_cmd_addr_reg),
        .\sig_cmd_addr_reg_reg[6]_0 (I_ADDR_CNTL_n_6),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sm_set_error(sm_set_error),
        .sm_set_error_reg_0(I_MSTR_SCC_n_5));
  design_1_axi_ethernet_0_dma_0_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.D(sig_rsc2stat_status[5]),
        .SR(sig_stream_rst),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_coelsc_tag_reg1(sig_coelsc_tag_reg1),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready));
  design_1_axi_ethernet_0_dma_0_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rd_sts_okay_reg,sig_rsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_coelsc_okay_reg_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_tag_reg1(sig_coelsc_tag_reg1),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_okay(sig_data2rsc_okay),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  design_1_axi_ethernet_0_dma_0_axi_sg_reset I_RESET
       (.SR(sig_stream_rst),
        .dm_m_axi_sg_aresetn(dm_m_axi_sg_aresetn),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(I_RESET_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(I_RESET_n_3),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2));
endmodule

(* ORIG_REF_NAME = "axi_sg_rd_status_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    E,
    sig_coelsc_tag_reg1,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    m_axi_sg_aclk,
    sig_data2rsc_valid,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr,
    sig_stat2rsc_status_ready,
    sig_coelsc_okay_reg_reg);
  output [2:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [0:0]E;
  output sig_coelsc_tag_reg1;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_decerr_reg0;
  input m_axi_sg_aclk;
  input sig_data2rsc_valid;
  input sig_data2rsc_okay;
  input sig_data2rsc_decerr;
  input sig_data2rsc_slverr;
  input sig_stat2rsc_status_ready;
  input sig_coelsc_okay_reg_reg;

  wire [2:0]D;
  wire [0:0]E;
  wire m_axi_sg_aclk;
  wire sig_coelsc_okay_reg_reg;
  wire sig_coelsc_tag_reg1;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0__0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_rsc2data_ready),
        .I1(sig_coelsc_okay_reg_reg),
        .O(sig_coelsc_tag_reg1));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[0]),
        .R(sig_rd_sts_tag_reg0));
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_rd_sts_okay_reg0
       (.I0(sig_data2rsc_okay),
        .I1(sig_data2rsc_decerr),
        .I2(D[0]),
        .I3(D[1]),
        .I4(sig_data2rsc_slverr),
        .O(sig_rd_sts_okay_reg0__0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0__0),
        .Q(D[2]),
        .S(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_valid),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1__0
       (.I0(D[1]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[1]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_rddata_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_okay,
    sig_data2rsc_decerr,
    sig_data2rsc_slverr,
    sig_data2rsc_valid,
    sig_push_rd_sts_reg,
    sig_rd_sts_decerr_reg0,
    SR,
    m_axi_sg_aclk,
    sig_coelsc_tag_reg1,
    m_axi_sg_rvalid,
    sig_rsc2data_ready,
    m_axi_sg_rlast,
    D,
    m_axi_sg_rresp);
  output m_axi_sg_rready;
  output sig_data2rsc_okay;
  output sig_data2rsc_decerr;
  output sig_data2rsc_slverr;
  output sig_data2rsc_valid;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_decerr_reg0;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input sig_coelsc_tag_reg1;
  input m_axi_sg_rvalid;
  input sig_rsc2data_ready;
  input m_axi_sg_rlast;
  input [0:0]D;
  input [1:0]m_axi_sg_rresp;

  wire [0:0]D;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_rlast_del_i_1_n_0;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_okay_reg_i_2_n_0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg1;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rsc2data_ready;

  LUT2 #(
    .INIT(4'h8)) 
    mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .O(mm2s_rlast_del_i_1_n_0));
  FDRE mm2s_rlast_del_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(mm2s_rlast_del_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(SR));
  FDRE mm2s_rready_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    sig_coelsc_decerr_reg_i_1__0
       (.I0(m_axi_sg_rresp[1]),
        .I1(m_axi_sg_rresp[0]),
        .I2(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg1));
  LUT1 #(
    .INIT(2'h1)) 
    sig_coelsc_okay_reg_i_2
       (.I0(m_axi_sg_rresp[1]),
        .O(sig_coelsc_okay_reg_i_2_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(sig_coelsc_okay_reg_i_2_n_0),
        .Q(sig_data2rsc_okay),
        .S(sig_coelsc_tag_reg1));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    sig_coelsc_slverr_reg_i_1__0
       (.I0(m_axi_sg_rresp[0]),
        .I1(m_axi_sg_rresp[1]),
        .I2(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(m_axi_sg_rvalid),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg1));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_data2rsc_decerr),
        .I1(D),
        .O(sig_rd_sts_decerr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
    dm_m_axi_sg_aresetn,
    m_axi_sg_aclk,
    sig_init_done,
    sig_init_reg,
    sig_init_reg2,
    sig_init_done_0);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]SR;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  input dm_m_axi_sg_aresetn;
  input m_axi_sg_aclk;
  input sig_init_done;
  input sig_init_reg;
  input sig_init_reg2;
  input sig_init_done_0;

  wire [0:0]SR;
  wire dm_m_axi_sg_aresetn;
  wire m_axi_sg_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_reg;
  wire sig_init_reg2;

  LUT1 #(
    .INIT(2'h1)) 
    mm2s_rready_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dm_m_axi_sg_aresetn),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__12
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done),
        .I2(sig_init_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__13
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I1(sig_init_done_0),
        .I2(sig_init_reg),
        .I3(sig_init_reg2),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2));
endmodule

(* ORIG_REF_NAME = "axi_sg_s2mm_basic_wrap" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_s2mm_basic_wrap
   (sig_init_reg,
    sig_init_reg2,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    s_axis_updt_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    p_1_out,
    s_axis_s2mm_tready,
    p_5_out,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    m_axi_sg_bready,
    \sig_addr_posted_cntr_reg[1] ,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    sig_stream_rst,
    m_axi_sg_aclk,
    m_axi_sg_aresetn,
    follower_full_s2mm,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    follower_full_mm2s,
    D,
    sig_push_err2wsc_reg,
    E,
    p_18_out,
    m_axi_sg_bvalid,
    m_axi_sg_wready,
    sig_data2wsc_last_err_reg,
    Q,
    sig_last_mmap_dbeat_reg_reg,
    m_axi_sg_awready,
    p_20_out_1,
    m_axi_sg_bresp);
  output sig_init_reg;
  output sig_init_reg2;
  output [0:0]m_axi_sg_awlen;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [31:0]m_axi_sg_awaddr;
  output s_axis_updt_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output p_1_out;
  output s_axis_s2mm_tready;
  output p_5_out;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output m_axi_sg_bready;
  output \sig_addr_posted_cntr_reg[1] ;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input m_axi_sg_aresetn;
  input follower_full_s2mm;
  input \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input follower_full_mm2s;
  input [33:0]D;
  input sig_push_err2wsc_reg;
  input [0:0]E;
  input p_18_out;
  input m_axi_sg_bvalid;
  input m_axi_sg_wready;
  input [0:0]sig_data2wsc_last_err_reg;
  input [0:0]Q;
  input sig_last_mmap_dbeat_reg_reg;
  input m_axi_sg_awready;
  input p_20_out_1;
  input [1:0]m_axi_sg_bresp;

  wire [33:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  wire I_ADDR_CNTL_n_37;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_44;
  wire I_CMD_STATUS_n_45;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_MSTR_SCC_n_10;
  wire I_MSTR_SCC_n_11;
  wire I_MSTR_SCC_n_12;
  wire I_MSTR_SCC_n_13;
  wire I_MSTR_SCC_n_14;
  wire I_MSTR_SCC_n_15;
  wire I_MSTR_SCC_n_16;
  wire I_MSTR_SCC_n_17;
  wire I_MSTR_SCC_n_18;
  wire I_MSTR_SCC_n_19;
  wire I_MSTR_SCC_n_20;
  wire I_MSTR_SCC_n_21;
  wire I_MSTR_SCC_n_22;
  wire I_MSTR_SCC_n_23;
  wire I_MSTR_SCC_n_24;
  wire I_MSTR_SCC_n_25;
  wire I_MSTR_SCC_n_26;
  wire I_MSTR_SCC_n_27;
  wire I_MSTR_SCC_n_28;
  wire I_MSTR_SCC_n_29;
  wire I_MSTR_SCC_n_3;
  wire I_MSTR_SCC_n_30;
  wire I_MSTR_SCC_n_31;
  wire I_MSTR_SCC_n_32;
  wire I_MSTR_SCC_n_33;
  wire I_MSTR_SCC_n_34;
  wire I_MSTR_SCC_n_35;
  wire I_MSTR_SCC_n_36;
  wire I_MSTR_SCC_n_37;
  wire I_MSTR_SCC_n_38;
  wire I_MSTR_SCC_n_4;
  wire I_MSTR_SCC_n_6;
  wire I_MSTR_SCC_n_8;
  wire I_MSTR_SCC_n_9;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_9;
  wire I_WR_STATUS_CNTLR_n_4;
  wire [0:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire [31:0]m_axi_sg_awaddr;
  wire [0:0]m_axi_sg_awlen;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire mm2s_scndry_resetn;
  wire p_18_out;
  wire p_1_out;
  wire p_20_out_1;
  wire p_5_out;
  wire p_5_out_0;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_tready;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2data_addr_posted;
  wire sig_addr2mstr_cmd_ready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_coelsc_okay_reg;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire [0:0]sig_data2wsc_last_err_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_mmap_dbeat_reg_reg;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_len;
  wire [0:0]sig_mstr2data_tag;
  wire sig_push_addr_reg1_out;
  wire sig_push_err2wsc_reg;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_interr_i;
  wire updt_slverr_i;

  design_1_axi_ethernet_0_dma_0_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.E(E),
        .Q({I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33,I_MSTR_SCC_n_34,I_MSTR_SCC_n_35,I_MSTR_SCC_n_36,I_MSTR_SCC_n_37,I_MSTR_SCC_n_38}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_addr_valid_reg_reg_0(I_MSTR_SCC_n_6),
        .sig_addr_valid_reg_reg_1(sig_push_err2wsc_reg),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_ADDR_CNTL_n_37),
        .sig_mstr2data_len(sig_mstr2data_len),
        .\sig_next_addr_reg_reg[3]_0 (I_MSTR_SCC_n_3),
        .sig_posted_to_axi_2_reg_0(I_MSTR_SCC_n_4),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  design_1_axi_ethernet_0_dma_0_axi_sg_cmd_status I_CMD_STATUS
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .Q({I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] (E),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96] (D),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_ADDR_CNTL_n_37),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .p_18_out(p_18_out),
        .p_20_out_1(p_20_out_1),
        .p_5_out(p_5_out_0),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_addr2mstr_cmd_ready(sig_addr2mstr_cmd_ready),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_CMD_STATUS_n_11),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_CMD_STATUS_n_12),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(sig_push_err2wsc_reg),
        .sig_init_reg2_reg(sig_init_reg2),
        .sig_init_reg_reg(sig_init_reg),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_ethernet_0_dma_0_axi_sg_scc_wr I_MSTR_SCC
       (.Q({I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .\sig_cmd_addr_reg_reg[35]_0 ({I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33,I_MSTR_SCC_n_34,I_MSTR_SCC_n_35,I_MSTR_SCC_n_36,I_MSTR_SCC_n_37,I_MSTR_SCC_n_38}),
        .\sig_cmd_addr_reg_reg[3]_0 (I_MSTR_SCC_n_3),
        .\sig_cmd_addr_reg_reg[3]_1 (I_WR_DATA_CNTL_n_9),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_SCC_n_4),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_len(sig_mstr2data_len),
        .sig_mstr2data_tag(sig_mstr2data_tag),
        .sig_posted_to_axi_2_reg(sig_push_err2wsc_reg),
        .sig_posted_to_axi_2_reg_0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .sig_stream_rst(sig_stream_rst),
        .sm_set_error_reg_0(I_MSTR_SCC_n_6));
  design_1_axi_ethernet_0_dma_0_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.D(D[0]),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_STATUS_CNTLR_n_4),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 (I_WR_DATA_CNTL_n_9),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .Q(Q),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_s2mm(follower_full_s2mm),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .out(sig_addr2data_addr_posted),
        .p_1_out(p_1_out),
        .p_5_out(p_5_out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .\sig_addr_posted_cntr_reg[1]_0 (\sig_addr_posted_cntr_reg[1] ),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_data2wsc_last_err_reg_0(sig_data2wsc_last_err_reg),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_last_mmap_dbeat_reg_reg_0(sig_last_mmap_dbeat_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_tag(sig_mstr2data_tag),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_err2wsc_reg_0(sig_push_err2wsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_ethernet_0_dma_0_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .E(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo ),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_4),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .p_5_out(p_5_out_0),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_11),
        .sig_init_done_reg_0(I_CMD_STATUS_n_12),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_scc
   (sig_cmd_reg_empty,
    D,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sm_set_error_reg_0,
    sm_set_error,
    sig_cmd2addr_valid1_reg_0,
    \sig_cmd_addr_reg_reg[35]_0 ,
    \sig_cmd_addr_reg_reg[6]_0 ,
    sig_load_input_cmd,
    m_axi_sg_aclk,
    Q,
    sig_posted_to_axi_reg,
    sig_addr2rsc_cmd_fifo_empty,
    SR);
  output sig_cmd_reg_empty;
  output [1:0]D;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sm_set_error_reg_0;
  output sm_set_error;
  output sig_cmd2addr_valid1_reg_0;
  output [29:0]\sig_cmd_addr_reg_reg[35]_0 ;
  input \sig_cmd_addr_reg_reg[6]_0 ;
  input sig_load_input_cmd;
  input m_axi_sg_aclk;
  input [31:0]Q;
  input sig_posted_to_axi_reg;
  input sig_addr2rsc_cmd_fifo_empty;
  input [0:0]SR;

  wire [1:0]D;
  wire [31:0]Q;
  wire [0:0]SR;
  wire m_axi_sg_aclk;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero__0;
  wire sig_btt_is_zero_reg;
  wire sig_cmd2addr_valid1_reg_0;
  wire [29:0]\sig_cmd_addr_reg_reg[35]_0 ;
  wire \sig_cmd_addr_reg_reg[6]_0 ;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_reg;
  wire sm_set_error;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__1
       (.I0(sm_set_error),
        .O(sm_set_error_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_is_zero
       (.I0(Q[0]),
        .I1(Q[31]),
        .O(sig_btt_is_zero__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero__0),
        .Q(sig_btt_is_zero_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2addr_cmd_valid),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [4]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [5]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [6]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [7]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [8]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [9]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [10]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [11]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [12]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [13]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [14]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [15]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [16]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [17]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [18]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [19]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [20]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [21]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [22]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [23]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [24]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [25]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [26]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[28]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [27]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[29]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [28]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[30]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [29]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [0]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [1]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [2]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [3]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(\sig_cmd_addr_reg_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[31]),
        .Q(D[1]),
        .R(\sig_cmd_addr_reg_reg[6]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_len_reg[1]_i_1 
       (.I0(D[1]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h80)) 
    sig_posted_to_axi_2_i_1__2
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_posted_to_axi_reg),
        .I2(sig_addr2rsc_cmd_fifo_empty),
        .O(sig_cmd2addr_valid1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sm_set_error),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc_wr" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    sig_mstr2data_tag,
    sig_mstr2data_cmd_valid,
    \sig_cmd_addr_reg_reg[3]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2data_len,
    sm_set_error_reg_0,
    sig_calc2dm_calc_err,
    \sig_cmd_addr_reg_reg[35]_0 ,
    \sig_cmd_addr_reg_reg[3]_1 ,
    sig_load_input_cmd,
    m_axi_sg_aclk,
    Q,
    sig_posted_to_axi_2_reg,
    sig_posted_to_axi_2_reg_0,
    sig_addr2wsc_cmd_fifo_empty,
    sig_stream_rst);
  output sig_cmd_reg_empty;
  output [0:0]sig_mstr2data_tag;
  output sig_mstr2data_cmd_valid;
  output \sig_cmd_addr_reg_reg[3]_0 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]sig_mstr2data_len;
  output sm_set_error_reg_0;
  output sig_calc2dm_calc_err;
  output [30:0]\sig_cmd_addr_reg_reg[35]_0 ;
  input \sig_cmd_addr_reg_reg[3]_1 ;
  input sig_load_input_cmd;
  input m_axi_sg_aclk;
  input [34:0]Q;
  input sig_posted_to_axi_2_reg;
  input sig_posted_to_axi_2_reg_0;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_stream_rst;

  wire [34:0]Q;
  wire m_axi_sg_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero__0;
  wire sig_btt_is_zero_reg_reg_n_0;
  wire sig_calc2dm_calc_err;
  wire [30:0]\sig_cmd_addr_reg_reg[35]_0 ;
  wire \sig_cmd_addr_reg_reg[3]_0 ;
  wire \sig_cmd_addr_reg_reg[3]_1 ;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_len;
  wire [0:0]sig_mstr2data_tag;
  wire sig_posted_to_axi_2_reg;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_stream_rst;
  wire sm_set_error_i_1_n_0;
  wire sm_set_error_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__2
       (.I0(sig_calc2dm_calc_err),
        .O(sm_set_error_reg_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_is_zero
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(sig_btt_is_zero__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero__0),
        .Q(sig_btt_is_zero_reg_reg_n_0),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid1_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b1),
        .Q(sig_mstr2data_cmd_valid),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [5]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [6]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [7]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [8]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [9]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [10]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [11]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [12]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [13]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [14]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [15]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [16]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [17]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [18]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [19]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [20]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [21]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [22]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [23]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [24]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[28]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [25]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[29]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [26]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[30]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [27]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[31]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [28]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[32]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [29]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[33]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [30]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_cmd_addr_reg_reg[3]_0 ),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [0]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [1]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [2]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [3]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_cmd_addr_reg_reg[35]_0 [4]),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(\sig_cmd_addr_reg_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_reg_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[34]),
        .Q(sig_mstr2data_tag),
        .R(\sig_cmd_addr_reg_reg[3]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_len_reg[2]_i_1 
       (.I0(sig_mstr2data_tag),
        .O(sig_mstr2data_len));
  LUT4 #(
    .INIT(16'h0800)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_posted_to_axi_2_reg),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_posted_to_axi_2_reg_0),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg_reg_n_0),
        .I1(sig_calc2dm_calc_err),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_cmdsts_if" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    p_20_out_1,
    updt_done_reg_0,
    E,
    p_27_out,
    updt_error_reg_0,
    updt_error_reg_1,
    SR,
    updt_decerr_i,
    m_axi_sg_aclk,
    updt_interr_i,
    updt_slverr_i,
    s_axis_updt_cmd_tvalid_reg_0,
    updt_done_reg_1,
    s_axis_updt_cmd_tready,
    p_12_out,
    ch1_ftch_pause,
    mm2s_dmacr,
    mm2s_stop_i);
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output p_20_out_1;
  output updt_done_reg_0;
  output [0:0]E;
  output p_27_out;
  output updt_error_reg_0;
  output updt_error_reg_1;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_sg_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input s_axis_updt_cmd_tvalid_reg_0;
  input updt_done_reg_1;
  input s_axis_updt_cmd_tready;
  input p_12_out;
  input ch1_ftch_pause;
  input [0:0]mm2s_dmacr;
  input mm2s_stop_i;

  wire [0:0]E;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_stop_i;
  wire p_12_out;
  wire p_20_out_1;
  wire p_27_out;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid_reg_0;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done_reg_0;
  wire updt_done_reg_1;
  wire updt_error_i_1_n_0;
  wire updt_error_reg_0;
  wire updt_error_reg_1;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done_reg_0),
        .I1(p_12_out),
        .O(p_27_out));
  LUT4 #(
    .INIT(16'h0010)) 
    \GEN_CH2_FETCH.ch2_active_i_i_5 
       (.I0(updt_error_reg_1),
        .I1(ch1_ftch_pause),
        .I2(mm2s_dmacr),
        .I3(mm2s_stop_i),
        .O(updt_error_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_1__0 
       (.I0(p_20_out_1),
        .I1(s_axis_updt_cmd_tready),
        .O(E));
  FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axis_updt_cmd_tvalid_reg_0),
        .Q(p_20_out_1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_decerr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
  FDRE updt_done_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_done_reg_1),
        .Q(updt_done_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    updt_error_i_1
       (.I0(updt_slverr),
        .I1(updt_interr),
        .I2(updt_decerr),
        .I3(updt_error_reg_1),
        .O(updt_error_i_1_n_0));
  FDRE updt_error_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_error_i_1_n_0),
        .Q(updt_error_reg_1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_interr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_slverr_i_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_mngr" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_updt_mngr
   (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ,
    p_38_out,
    \GEN_CH2_UPDATE.ch2_active_i_reg ,
    p_54_out,
    p_28_out,
    p_20_out_1,
    updt_done,
    E,
    m_axi_sg_wvalid,
    updt_error_reg,
    ch1_updt_sm_idle__5,
    ch2_updt_sm_idle__5,
    D,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ,
    p_22_out,
    p_49_out,
    p_21_out,
    p_47_out,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ,
    p_23_out,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ,
    p_48_out,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    updt_error_reg_0,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ,
    Q,
    SR,
    m_axi_sg_aclk,
    p_18_out,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_idle_reg ,
    updt_done_reg,
    service_ch129_out__0,
    m_axi_sg_aresetn,
    service_ch220_out__0,
    s_axis_updt_cmd_tready,
    follower_full_s2mm,
    follower_full_mm2s,
    sig_data2all_tlast_error,
    m_axi_sg_wvalid_0,
    \update_address_reg[4] ,
    p_12_out,
    ftch_error_capture,
    ch1_ftch_pause,
    mm2s_dmacr,
    mm2s_stop_i,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \update_address_reg[63] ,
    p_11_out,
    p_10_out_2,
    p_9_out,
    p_6_out_4,
    p_5_out_5,
    p_4_out);
  output \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  output p_38_out;
  output \GEN_CH2_UPDATE.ch2_active_i_reg ;
  output p_54_out;
  output p_28_out;
  output p_20_out_1;
  output updt_done;
  output [0:0]E;
  output m_axi_sg_wvalid;
  output updt_error_reg;
  output ch1_updt_sm_idle__5;
  output ch2_updt_sm_idle__5;
  output [32:0]D;
  output [0:0]\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  output p_22_out;
  output p_49_out;
  output p_21_out;
  output p_47_out;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  output p_23_out;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  output p_48_out;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  output updt_error_reg_0;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  output [57:0]Q;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input p_18_out;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  input \GEN_CH2_UPDATE.ch2_updt_idle_reg ;
  input updt_done_reg;
  input service_ch129_out__0;
  input m_axi_sg_aresetn;
  input service_ch220_out__0;
  input s_axis_updt_cmd_tready;
  input follower_full_s2mm;
  input follower_full_mm2s;
  input sig_data2all_tlast_error;
  input m_axi_sg_wvalid_0;
  input [0:0]\update_address_reg[4] ;
  input p_12_out;
  input ftch_error_capture;
  input ch1_ftch_pause;
  input [0:0]mm2s_dmacr;
  input mm2s_stop_i;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [57:0]\update_address_reg[63] ;
  input p_11_out;
  input p_10_out_2;
  input p_9_out;
  input p_6_out_4;
  input p_5_out_5;
  input p_4_out;

  wire [32:0]D;
  wire [0:0]E;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg ;
  wire [0:0]\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_idle_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ;
  wire I_UPDT_SG_n_55;
  wire [57:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_updt_sm_idle__5;
  wire ch2_updt_sm_idle__5;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire ftch_error_capture;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_wvalid;
  wire m_axi_sg_wvalid_0;
  wire [0:0]mm2s_dmacr;
  wire mm2s_stop_i;
  wire p_10_out_2;
  wire p_11_out;
  wire p_12_out;
  wire p_18_out;
  wire p_20_out_1;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_27_out;
  wire p_28_out;
  wire p_38_out;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_54_out;
  wire p_5_out_5;
  wire p_6_out_4;
  wire p_9_out;
  wire s_axis_updt_cmd_tready;
  wire service_ch129_out__0;
  wire service_ch220_out__0;
  wire sig_data2all_tlast_error;
  wire [0:0]\update_address_reg[4] ;
  wire [57:0]\update_address_reg[63] ;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_done_reg;
  wire updt_error_reg;
  wire updt_error_reg_0;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  design_1_axi_ethernet_0_dma_0_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.E(E),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_stop_i(mm2s_stop_i),
        .p_12_out(p_12_out),
        .p_20_out_1(p_20_out_1),
        .p_27_out(p_27_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg_0(I_UPDT_SG_n_55),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg_0(updt_done),
        .updt_done_reg_1(updt_done_reg),
        .updt_error_reg_0(updt_error_reg_0),
        .updt_error_reg_1(updt_error_reg),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
  design_1_axi_ethernet_0_dma_0_axi_sg_updt_sm I_UPDT_SG
       (.D(D),
        .\GEN_CH1_UPDATE.ch1_active_i_reg_0 (p_38_out),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 (p_47_out),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 (p_49_out),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 (p_48_out),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 (\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_active_i_reg_0 (\GEN_CH2_UPDATE.ch2_active_i_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 (p_21_out),
        .\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 (\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 (p_23_out),
        .\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 (\GEN_CH2_UPDATE.ch2_dma_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 (p_22_out),
        .\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 (\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ),
        .\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_idle_reg_0 (\GEN_CH2_UPDATE.ch2_updt_idle_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_interr_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg ),
        .\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 (\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg ),
        .Q(Q),
        .SR(SR),
        .ch1_updt_sm_idle__5(ch1_updt_sm_idle__5),
        .ch2_updt_sm_idle__5(ch2_updt_sm_idle__5),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_s2mm(follower_full_s2mm),
        .ftch_error_capture(ftch_error_capture),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_aresetn(m_axi_sg_aresetn),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_sg_wvalid_0(m_axi_sg_wvalid_0),
        .p_10_out_2(p_10_out_2),
        .p_11_out(p_11_out),
        .p_18_out(p_18_out),
        .p_20_out_1(p_20_out_1),
        .p_27_out(p_27_out),
        .p_28_out(p_28_out),
        .p_4_out(p_4_out),
        .p_54_out(p_54_out),
        .p_5_out_5(p_5_out_5),
        .p_6_out_4(p_6_out_4),
        .p_9_out(p_9_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(updt_error_reg),
        .service_ch129_out__0(service_ch129_out__0),
        .service_ch220_out__0(service_ch220_out__0),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .\update_address_reg[4]_0 (\update_address_reg[4] ),
        .\update_address_reg[63]_0 (\update_address_reg[63] ),
        .\updt_cs_reg[0]_0 (I_UPDT_SG_n_55),
        .\updt_cs_reg[1]_0 (updt_done),
        .updt_decerr(updt_decerr),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_q_mngr" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_updt_q_mngr
   (ptr2_queue_full,
    ptr_queue_full,
    follower_full_s2mm,
    sts_queue_full,
    follower_full_mm2s,
    updt_curdesc_wren_reg,
    FIFO_Full,
    p_12_out,
    p_11_out,
    p_10_out_2,
    p_9_out,
    p_6_out_4,
    p_5_out_5,
    p_4_out,
    Q,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ,
    service_ch129_out__0,
    service_ch220_out__0,
    p_18_out,
    m_axi_sg_wdata,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg ,
    \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] ,
    E,
    m_axi_sg_aclk,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ,
    SR,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ,
    p_38_out,
    p_1_out,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg ,
    p_5_out,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    updt_ioc_reg,
    p_49_out,
    p_48_out,
    p_47_out,
    updt2_ioc_reg,
    p_23_out,
    p_22_out,
    p_21_out,
    s_axis_s2mm_tready,
    \GEN_CH1_UPDATE.ch1_active_i_reg ,
    updt_done,
    sts2_queue_wren,
    updt_sts,
    writing_app_fields,
    p_3_out_2,
    ch1_updt_sm_idle__5,
    p_54_out,
    ch2_updt_sm_idle__5,
    p_28_out,
    in,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] );
  output ptr2_queue_full;
  output ptr_queue_full;
  output follower_full_s2mm;
  output sts_queue_full;
  output follower_full_mm2s;
  output [0:0]updt_curdesc_wren_reg;
  output FIFO_Full;
  output p_12_out;
  output p_11_out;
  output p_10_out_2;
  output p_9_out;
  output p_6_out_4;
  output p_5_out_5;
  output p_4_out;
  output [0:0]Q;
  output [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ;
  output service_ch129_out__0;
  output service_ch220_out__0;
  output p_18_out;
  output [31:0]m_axi_sg_wdata;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg ;
  output [57:0]\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] ;
  input [0:0]E;
  input m_axi_sg_aclk;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ;
  input [0:0]SR;
  input \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ;
  input p_38_out;
  input p_1_out;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg ;
  input p_5_out;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input updt_ioc_reg;
  input p_49_out;
  input p_48_out;
  input p_47_out;
  input updt2_ioc_reg;
  input p_23_out;
  input p_22_out;
  input p_21_out;
  input s_axis_s2mm_tready;
  input \GEN_CH1_UPDATE.ch1_active_i_reg ;
  input updt_done;
  input sts2_queue_wren;
  input updt_sts;
  input writing_app_fields;
  input p_3_out_2;
  input ch1_updt_sm_idle__5;
  input p_54_out;
  input ch2_updt_sm_idle__5;
  input p_28_out;
  input [0:33]in;
  input [57:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] ;
  input [57:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] ;
  input [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ;

  wire [0:0]E;
  wire FIFO_Full;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg ;
  wire [57:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ;
  wire [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] ;
  wire [57:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ;
  wire [57:0]\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ch1_updt_sm_idle__5;
  wire ch2_updt_sm_idle__5;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire [0:33]in;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_wdata;
  wire mm2s_scndry_resetn;
  wire p_10_out_2;
  wire p_11_out;
  wire p_12_out;
  wire p_18_out;
  wire p_1_out;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_28_out;
  wire p_38_out;
  wire p_3_out_2;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_54_out;
  wire p_5_out;
  wire p_5_out_5;
  wire p_6_out_4;
  wire p_9_out;
  wire ptr2_queue_full;
  wire ptr_queue_full;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_tready;
  wire service_ch129_out__0;
  wire service_ch220_out__0;
  wire sts2_queue_wren;
  wire sts_queue_full;
  wire updt2_ioc_reg;
  wire [0:0]updt_curdesc_wren_reg;
  wire updt_done;
  wire updt_ioc_reg;
  wire updt_sts;
  wire writing_app_fields;

  design_1_axi_ethernet_0_dma_0_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.E(E),
        .FIFO_Full(FIFO_Full),
        .\GEN_CH1_UPDATE.ch1_active_i_reg (\GEN_CH1_UPDATE.ch1_active_i_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg ),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg ),
        .\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 (\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] ),
        .Q(Q),
        .SR(SR),
        .ch1_updt_sm_idle__5(ch1_updt_sm_idle__5),
        .ch2_updt_sm_idle__5(ch2_updt_sm_idle__5),
        .follower_full_mm2s(follower_full_mm2s),
        .follower_full_s2mm(follower_full_s2mm),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .mm2s_scndry_resetn(mm2s_scndry_resetn),
        .p_10_out_2(p_10_out_2),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_18_out(p_18_out),
        .p_1_out(p_1_out),
        .p_21_out(p_21_out),
        .p_22_out(p_22_out),
        .p_23_out(p_23_out),
        .p_28_out(p_28_out),
        .p_38_out(p_38_out),
        .p_3_out_2(p_3_out_2),
        .p_47_out(p_47_out),
        .p_48_out(p_48_out),
        .p_49_out(p_49_out),
        .p_4_out(p_4_out),
        .p_54_out(p_54_out),
        .p_5_out(p_5_out),
        .p_5_out_5(p_5_out_5),
        .p_6_out_4(p_6_out_4),
        .p_9_out(p_9_out),
        .ptr2_queue_full(ptr2_queue_full),
        .ptr_queue_full(ptr_queue_full),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .service_ch129_out__0(service_ch129_out__0),
        .service_ch220_out__0(service_ch220_out__0),
        .sts2_queue_wren(sts2_queue_wren),
        .sts_queue_full(sts_queue_full),
        .updt2_ioc_reg_0(updt2_ioc_reg),
        .updt_curdesc_wren_reg_0(updt_curdesc_wren_reg),
        .updt_done(updt_done),
        .updt_ioc_reg_0(updt_ioc_reg),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_queue" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_updt_queue
   (ptr2_queue_full,
    ptr_queue_full,
    follower_full_s2mm,
    sts_queue_full,
    follower_full_mm2s,
    updt_curdesc_wren_reg_0,
    FIFO_Full,
    p_12_out,
    p_11_out,
    p_10_out_2,
    p_9_out,
    p_6_out_4,
    p_5_out_5,
    p_4_out,
    Q,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg_0 ,
    service_ch129_out__0,
    service_ch220_out__0,
    p_18_out,
    m_axi_sg_wdata,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_0 ,
    \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 ,
    E,
    m_axi_sg_aclk,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ,
    SR,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ,
    p_38_out,
    p_1_out,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ,
    p_5_out,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    updt_ioc_reg_0,
    p_49_out,
    p_48_out,
    p_47_out,
    updt2_ioc_reg_0,
    p_23_out,
    p_22_out,
    p_21_out,
    s_axis_s2mm_tready,
    \GEN_CH1_UPDATE.ch1_active_i_reg ,
    updt_done,
    sts2_queue_wren,
    updt_sts,
    writing_app_fields,
    p_3_out_2,
    ch1_updt_sm_idle__5,
    p_54_out,
    ch2_updt_sm_idle__5,
    p_28_out,
    in,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 ,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 );
  output ptr2_queue_full;
  output ptr_queue_full;
  output follower_full_s2mm;
  output sts_queue_full;
  output follower_full_mm2s;
  output [0:0]updt_curdesc_wren_reg_0;
  output FIFO_Full;
  output p_12_out;
  output p_11_out;
  output p_10_out_2;
  output p_9_out;
  output p_6_out_4;
  output p_5_out_5;
  output p_4_out;
  output [0:0]Q;
  output [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]_0 ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg_0 ;
  output service_ch129_out__0;
  output service_ch220_out__0;
  output p_18_out;
  output [31:0]m_axi_sg_wdata;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_0 ;
  output [57:0]\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 ;
  input [0:0]E;
  input m_axi_sg_aclk;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ;
  input [0:0]SR;
  input \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ;
  input p_38_out;
  input p_1_out;
  input [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ;
  input p_5_out;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input updt_ioc_reg_0;
  input p_49_out;
  input p_48_out;
  input p_47_out;
  input updt2_ioc_reg_0;
  input p_23_out;
  input p_22_out;
  input p_21_out;
  input s_axis_s2mm_tready;
  input \GEN_CH1_UPDATE.ch1_active_i_reg ;
  input updt_done;
  input sts2_queue_wren;
  input updt_sts;
  input writing_app_fields;
  input p_3_out_2;
  input ch1_updt_sm_idle__5;
  input p_54_out;
  input ch2_updt_sm_idle__5;
  input p_28_out;
  input [0:33]in;
  input [57:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 ;
  input [57:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 ;
  input [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 ;

  wire [0:0]E;
  wire FIFO_Full;
  wire \FSM_sequential_pntr_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_pntr_cs[1]_i_2_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[23] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[24] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[25] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[32] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ;
  wire [57:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ;
  wire [30:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[14] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[15] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[16] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[17] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[18] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[19] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[20] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[21] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[22] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[23] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[24] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[25] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[32] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ;
  wire [57:0]\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_0 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ;
  wire [57:0]\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ch1_updt_sm_idle__5;
  wire ch2_updt_sm_idle__5;
  wire dma2_decerr_i_1_n_0;
  wire dma2_interr_i_1_n_0;
  wire dma2_slverr_i_1_n_0;
  wire dma_decerr_i_1_n_0;
  wire dma_interr_i_1_n_0;
  wire dma_slverr_i_1_n_0;
  wire follower_empty_mm2s;
  wire follower_empty_s2mm;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire [0:33]in;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_wdata;
  wire mm2s_scndry_resetn;
  wire [31:0]p_0_in_6;
  wire p_0_out;
  wire p_10_out_2;
  wire p_11_out;
  wire p_12_out;
  wire p_18_out;
  wire p_1_out;
  wire p_21_out;
  wire p_22_out;
  wire p_23_out;
  wire p_28_out;
  wire p_2_out3_out;
  wire p_38_out;
  wire p_3_out_2;
  wire p_47_out;
  wire p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire [0:33]p_4_out_0;
  wire p_54_out;
  wire p_5_out;
  wire p_5_out_5;
  wire p_6_out_4;
  wire p_7_out_3;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire [1:0]pntr_ns;
  wire [63:6]ptr2_queue_dout;
  wire ptr2_queue_empty;
  wire ptr2_queue_full;
  wire [63:6]ptr_queue_dout;
  wire ptr_queue_empty;
  wire ptr_queue_empty_int__1;
  wire ptr_queue_full;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_tready;
  wire service_ch129_out__0;
  wire service_ch220_out__0;
  wire sts2_queue_wren;
  wire sts2_rden;
  wire [32:0]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
  wire updt2_ioc_i_1_n_0;
  wire updt2_ioc_reg_0;
  wire updt_active_d1;
  wire updt_active_d2;
  wire \updt_curdesc[10]_i_1_n_0 ;
  wire \updt_curdesc[11]_i_1_n_0 ;
  wire \updt_curdesc[12]_i_1_n_0 ;
  wire \updt_curdesc[13]_i_1_n_0 ;
  wire \updt_curdesc[14]_i_1_n_0 ;
  wire \updt_curdesc[15]_i_1_n_0 ;
  wire \updt_curdesc[16]_i_1_n_0 ;
  wire \updt_curdesc[17]_i_1_n_0 ;
  wire \updt_curdesc[18]_i_1_n_0 ;
  wire \updt_curdesc[19]_i_1_n_0 ;
  wire \updt_curdesc[20]_i_1_n_0 ;
  wire \updt_curdesc[21]_i_1_n_0 ;
  wire \updt_curdesc[22]_i_1_n_0 ;
  wire \updt_curdesc[23]_i_1_n_0 ;
  wire \updt_curdesc[24]_i_1_n_0 ;
  wire \updt_curdesc[25]_i_1_n_0 ;
  wire \updt_curdesc[26]_i_1_n_0 ;
  wire \updt_curdesc[27]_i_1_n_0 ;
  wire \updt_curdesc[28]_i_1_n_0 ;
  wire \updt_curdesc[29]_i_1_n_0 ;
  wire \updt_curdesc[30]_i_1_n_0 ;
  wire \updt_curdesc[31]_i_2_n_0 ;
  wire \updt_curdesc[6]_i_1_n_0 ;
  wire \updt_curdesc[7]_i_1_n_0 ;
  wire \updt_curdesc[8]_i_1_n_0 ;
  wire \updt_curdesc[9]_i_1_n_0 ;
  wire updt_curdesc_reg0;
  wire [0:0]updt_curdesc_wren_reg_0;
  wire updt_done;
  wire updt_ioc_i_1_n_0;
  wire updt_ioc_reg_0;
  wire updt_sts;
  wire write_curdesc_lsb_sm;
  wire writing_app_fields;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;
  wire writing_status_re_ch2;

  LUT4 #(
    .INIT(16'h00F8)) 
    \FSM_sequential_pntr_cs[0]_i_1 
       (.I0(ptr_queue_empty_int__1),
        .I1(pntr_cs[0]),
        .I2(\FSM_sequential_pntr_cs[0]_i_3_n_0 ),
        .I3(pntr_cs[1]),
        .O(pntr_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \FSM_sequential_pntr_cs[0]_i_2 
       (.I0(ptr_queue_empty),
        .I1(p_38_out),
        .I2(ptr2_queue_empty),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(ptr_queue_empty_int__1));
  LUT5 #(
    .INIT(32'h02020F02)) 
    \FSM_sequential_pntr_cs[0]_i_3 
       (.I0(p_38_out),
        .I1(updt_active_d1),
        .I2(pntr_cs[0]),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I4(updt_active_d2),
        .O(\FSM_sequential_pntr_cs[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFF0070)) 
    \FSM_sequential_pntr_cs[1]_i_1 
       (.I0(\FSM_sequential_pntr_cs[1]_i_2_n_0 ),
        .I1(s_axis_s2mm_tready),
        .I2(pntr_cs[1]),
        .I3(pntr_cs[0]),
        .I4(write_curdesc_lsb_sm),
        .O(pntr_ns[1]));
  LUT6 #(
    .INIT(64'hEECCE000A000A000)) 
    \FSM_sequential_pntr_cs[1]_i_2 
       (.I0(follower_full_mm2s),
        .I1(follower_full_s2mm),
        .I2(Q),
        .I3(p_38_out),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]_0 ),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(\FSM_sequential_pntr_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000004044440040)) 
    \FSM_sequential_pntr_cs[1]_i_4 
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I3(ptr2_queue_empty),
        .I4(p_38_out),
        .I5(ptr_queue_empty),
        .O(write_curdesc_lsb_sm));
  (* FSM_ENCODED_STATES = "read_curdesc_lsb:01,write_status:10,idle:00" *) 
  FDRE \FSM_sequential_pntr_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "read_curdesc_lsb:01,write_status:10,idle:00" *) 
  FDRE \FSM_sequential_pntr_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_3 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg ),
        .I1(follower_empty_mm2s),
        .I2(ptr_queue_empty),
        .O(service_ch129_out__0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(ptr_queue_empty),
        .I1(follower_empty_mm2s),
        .I2(ch1_updt_sm_idle__5),
        .I3(p_54_out),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_3 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg ),
        .I1(follower_empty_s2mm),
        .I2(ptr2_queue_empty),
        .O(service_ch220_out__0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_1 
       (.I0(ptr2_queue_empty),
        .I1(follower_empty_s2mm),
        .I2(ch2_updt_sm_idle__5),
        .I3(p_28_out),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1 
       (.I0(p_7_out_3),
        .I1(updt_done),
        .O(p_18_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(1'b0),
        .Q(follower_empty_mm2s),
        .S(p_5_out));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2 
       (.I0(follower_empty_mm2s),
        .I1(sts_queue_empty),
        .O(sts_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(1'b1),
        .Q(follower_full_mm2s),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[0]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[10]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[11]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[12]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[13]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[14]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[15]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[16]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[17]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[18]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[19]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[1]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[20]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[21]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[22]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[23]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[24]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[25]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[2]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[32]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[3]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[4]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[5]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[6]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[7]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[8]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[9]),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [4]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [5]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [6]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [7]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [8]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [9]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [10]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [11]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [12]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [13]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [14]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [15]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [16]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [17]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [18]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [19]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [20]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [21]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [22]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [23]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [24]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [25]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [26]),
        .Q(ptr_queue_dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [27]),
        .Q(ptr_queue_dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [28]),
        .Q(ptr_queue_dout[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [29]),
        .Q(ptr_queue_dout[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [30]),
        .Q(ptr_queue_dout[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [31]),
        .Q(ptr_queue_dout[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [32]),
        .Q(ptr_queue_dout[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [33]),
        .Q(ptr_queue_dout[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [34]),
        .Q(ptr_queue_dout[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [35]),
        .Q(ptr_queue_dout[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [36]),
        .Q(ptr_queue_dout[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [37]),
        .Q(ptr_queue_dout[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [38]),
        .Q(ptr_queue_dout[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [39]),
        .Q(ptr_queue_dout[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [40]),
        .Q(ptr_queue_dout[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [41]),
        .Q(ptr_queue_dout[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [42]),
        .Q(ptr_queue_dout[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [43]),
        .Q(ptr_queue_dout[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [44]),
        .Q(ptr_queue_dout[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [45]),
        .Q(ptr_queue_dout[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [46]),
        .Q(ptr_queue_dout[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [47]),
        .Q(ptr_queue_dout[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [48]),
        .Q(ptr_queue_dout[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [49]),
        .Q(ptr_queue_dout[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [50]),
        .Q(ptr_queue_dout[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [51]),
        .Q(ptr_queue_dout[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [52]),
        .Q(ptr_queue_dout[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [53]),
        .Q(ptr_queue_dout[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [54]),
        .Q(ptr_queue_dout[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [55]),
        .Q(ptr_queue_dout[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [56]),
        .Q(ptr_queue_dout[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [57]),
        .Q(ptr_queue_dout[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [0]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [1]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [2]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[63]_0 [3]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(1'b0),
        .Q(ptr_queue_empty),
        .S(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h080808FF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(write_curdesc_lsb_sm),
        .I1(p_38_out),
        .I2(ptr_queue_empty),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_scndry_resetn),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg_0 ),
        .D(1'b1),
        .Q(ptr_queue_full),
        .R(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [0]),
        .Q(sts_queue_dout[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [10]),
        .Q(sts_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [11]),
        .Q(sts_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [12]),
        .Q(sts_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [13]),
        .Q(sts_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [14]),
        .Q(sts_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [15]),
        .Q(sts_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [16]),
        .Q(sts_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [17]),
        .Q(sts_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [18]),
        .Q(sts_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [19]),
        .Q(sts_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [1]),
        .Q(sts_queue_dout[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [20]),
        .Q(sts_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [21]),
        .Q(sts_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [22]),
        .Q(sts_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [23]),
        .Q(sts_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [24]),
        .Q(sts_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [25]),
        .Q(sts_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [26]),
        .Q(sts_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [27]),
        .Q(sts_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [2]),
        .Q(sts_queue_dout[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [28]),
        .Q(sts_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [29]),
        .Q(sts_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [30]),
        .Q(sts_queue_dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [3]),
        .Q(sts_queue_dout[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [4]),
        .Q(sts_queue_dout[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [5]),
        .Q(sts_queue_dout[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [6]),
        .Q(sts_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [7]),
        .Q(sts_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [8]),
        .Q(sts_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0 [9]),
        .Q(sts_queue_dout[9]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(1'b0),
        .Q(sts_queue_empty),
        .S(p_2_out3_out));
  LUT4 #(
    .INIT(16'h444F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_empty),
        .I1(follower_empty_mm2s),
        .I2(s2mm_scndry_resetn),
        .I3(mm2s_scndry_resetn),
        .O(p_2_out3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg_0 ),
        .D(1'b1),
        .Q(sts_queue_full),
        .R(p_2_out3_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_38_out),
        .Q(updt_active_d1),
        .R(SR));
  design_1_axi_ethernet_0_dma_0_srl_fifo_f \GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO 
       (.FIFO_Full(FIFO_Full),
        .SR(SR),
        .follower_empty_s2mm(follower_empty_s2mm),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out({p_4_out_0[0],p_4_out_0[1],p_4_out_0[2],p_4_out_0[3],p_4_out_0[4],p_4_out_0[5],p_4_out_0[6],p_4_out_0[7],p_4_out_0[8],p_4_out_0[9],p_4_out_0[10],p_4_out_0[11],p_4_out_0[12],p_4_out_0[13],p_4_out_0[14],p_4_out_0[15],p_4_out_0[16],p_4_out_0[17],p_4_out_0[18],p_4_out_0[19],p_4_out_0[20],p_4_out_0[21],p_4_out_0[22],p_4_out_0[23],p_4_out_0[24],p_4_out_0[25],p_4_out_0[26],p_4_out_0[27],p_4_out_0[28],p_4_out_0[29],p_4_out_0[30],p_4_out_0[31],p_4_out_0[32],p_4_out_0[33]}),
        .p_3_out_2(p_3_out_2),
        .sts2_queue_wren(sts2_queue_wren),
        .sts2_rden(sts2_rden),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(1'b0),
        .Q(follower_empty_s2mm),
        .S(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(1'b1),
        .Q(follower_full_s2mm),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[33]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[23]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[22]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[21]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[20]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[19]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[18]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[17]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[16]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[15]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[14]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[32]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[13]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[12]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[11]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[10]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[9]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[8]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[7]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[6]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[5]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[4]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[31]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[3]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[2]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[1]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[32] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[0]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[33]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[30]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[29]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[28]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[27]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[26]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[25]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(sts2_rden),
        .D(p_4_out_0[24]),
        .Q(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [4]),
        .Q(ptr2_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [5]),
        .Q(ptr2_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [6]),
        .Q(ptr2_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [7]),
        .Q(ptr2_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [8]),
        .Q(ptr2_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [9]),
        .Q(ptr2_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [10]),
        .Q(ptr2_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [11]),
        .Q(ptr2_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [12]),
        .Q(ptr2_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [13]),
        .Q(ptr2_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [14]),
        .Q(ptr2_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [15]),
        .Q(ptr2_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [16]),
        .Q(ptr2_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [17]),
        .Q(ptr2_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [18]),
        .Q(ptr2_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [19]),
        .Q(ptr2_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [20]),
        .Q(ptr2_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [21]),
        .Q(ptr2_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [22]),
        .Q(ptr2_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [23]),
        .Q(ptr2_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [24]),
        .Q(ptr2_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [25]),
        .Q(ptr2_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [26]),
        .Q(ptr2_queue_dout[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [27]),
        .Q(ptr2_queue_dout[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [28]),
        .Q(ptr2_queue_dout[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [29]),
        .Q(ptr2_queue_dout[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [30]),
        .Q(ptr2_queue_dout[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [31]),
        .Q(ptr2_queue_dout[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [32]),
        .Q(ptr2_queue_dout[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [33]),
        .Q(ptr2_queue_dout[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [34]),
        .Q(ptr2_queue_dout[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [35]),
        .Q(ptr2_queue_dout[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [36]),
        .Q(ptr2_queue_dout[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [37]),
        .Q(ptr2_queue_dout[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [38]),
        .Q(ptr2_queue_dout[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [39]),
        .Q(ptr2_queue_dout[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [40]),
        .Q(ptr2_queue_dout[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [41]),
        .Q(ptr2_queue_dout[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [42]),
        .Q(ptr2_queue_dout[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [43]),
        .Q(ptr2_queue_dout[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [44]),
        .Q(ptr2_queue_dout[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [45]),
        .Q(ptr2_queue_dout[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [46]),
        .Q(ptr2_queue_dout[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [47]),
        .Q(ptr2_queue_dout[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [48]),
        .Q(ptr2_queue_dout[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [49]),
        .Q(ptr2_queue_dout[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [50]),
        .Q(ptr2_queue_dout[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [51]),
        .Q(ptr2_queue_dout[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [52]),
        .Q(ptr2_queue_dout[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [53]),
        .Q(ptr2_queue_dout[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [54]),
        .Q(ptr2_queue_dout[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [55]),
        .Q(ptr2_queue_dout[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [56]),
        .Q(ptr2_queue_dout[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [57]),
        .Q(ptr2_queue_dout[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [0]),
        .Q(ptr2_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [1]),
        .Q(ptr2_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [2]),
        .Q(ptr2_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[63]_0 [3]),
        .Q(ptr2_queue_dout[9]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(1'b0),
        .Q(ptr2_queue_empty),
        .S(p_0_out));
  LUT5 #(
    .INIT(32'h404040FF)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1 
       (.I0(ptr2_queue_empty),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(write_curdesc_lsb_sm),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_scndry_resetn),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(E),
        .D(1'b1),
        .Q(ptr2_queue_full),
        .R(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .Q(updt_active_d2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[32]_i_1 
       (.I0(ptr2_queue_dout[32]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[32]),
        .O(p_0_in_6[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[33]_i_1 
       (.I0(ptr2_queue_dout[33]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[33]),
        .O(p_0_in_6[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[34]_i_1 
       (.I0(ptr2_queue_dout[34]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[34]),
        .O(p_0_in_6[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[35]_i_1 
       (.I0(ptr2_queue_dout[35]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[35]),
        .O(p_0_in_6[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[36]_i_1 
       (.I0(ptr2_queue_dout[36]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[36]),
        .O(p_0_in_6[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[37]_i_1 
       (.I0(ptr2_queue_dout[37]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[37]),
        .O(p_0_in_6[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[38]_i_1 
       (.I0(ptr2_queue_dout[38]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[38]),
        .O(p_0_in_6[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[39]_i_1 
       (.I0(ptr2_queue_dout[39]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[39]),
        .O(p_0_in_6[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[40]_i_1 
       (.I0(ptr2_queue_dout[40]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[40]),
        .O(p_0_in_6[8]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[41]_i_1 
       (.I0(ptr2_queue_dout[41]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[41]),
        .O(p_0_in_6[9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[42]_i_1 
       (.I0(ptr2_queue_dout[42]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[42]),
        .O(p_0_in_6[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[43]_i_1 
       (.I0(ptr2_queue_dout[43]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[43]),
        .O(p_0_in_6[11]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[44]_i_1 
       (.I0(ptr2_queue_dout[44]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[44]),
        .O(p_0_in_6[12]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[45]_i_1 
       (.I0(ptr2_queue_dout[45]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[45]),
        .O(p_0_in_6[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[46]_i_1 
       (.I0(ptr2_queue_dout[46]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[46]),
        .O(p_0_in_6[14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[47]_i_1 
       (.I0(ptr2_queue_dout[47]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[47]),
        .O(p_0_in_6[15]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[48]_i_1 
       (.I0(ptr2_queue_dout[48]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[48]),
        .O(p_0_in_6[16]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[49]_i_1 
       (.I0(ptr2_queue_dout[49]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[49]),
        .O(p_0_in_6[17]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[50]_i_1 
       (.I0(ptr2_queue_dout[50]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[50]),
        .O(p_0_in_6[18]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[51]_i_1 
       (.I0(ptr2_queue_dout[51]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[51]),
        .O(p_0_in_6[19]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[52]_i_1 
       (.I0(ptr2_queue_dout[52]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[52]),
        .O(p_0_in_6[20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[53]_i_1 
       (.I0(ptr2_queue_dout[53]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[53]),
        .O(p_0_in_6[21]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[54]_i_1 
       (.I0(ptr2_queue_dout[54]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[54]),
        .O(p_0_in_6[22]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[55]_i_1 
       (.I0(ptr2_queue_dout[55]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[55]),
        .O(p_0_in_6[23]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[56]_i_1 
       (.I0(ptr2_queue_dout[56]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[56]),
        .O(p_0_in_6[24]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[57]_i_1 
       (.I0(ptr2_queue_dout[57]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[57]),
        .O(p_0_in_6[25]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[58]_i_1 
       (.I0(ptr2_queue_dout[58]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[58]),
        .O(p_0_in_6[26]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[59]_i_1 
       (.I0(ptr2_queue_dout[59]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[59]),
        .O(p_0_in_6[27]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[60]_i_1 
       (.I0(ptr2_queue_dout[60]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[60]),
        .O(p_0_in_6[28]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[61]_i_1 
       (.I0(ptr2_queue_dout[61]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[61]),
        .O(p_0_in_6[29]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[62]_i_1 
       (.I0(ptr2_queue_dout[62]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[62]),
        .O(p_0_in_6[30]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_UPPER_MSB_CURDESC.updt_curdesc[63]_i_1 
       (.I0(ptr2_queue_dout[63]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[63]),
        .O(p_0_in_6[31]));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[0]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [26]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[1]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [27]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[2]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [28]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[3]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [29]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[4]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [30]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[5]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [31]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[6]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [32]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[7]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [33]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[8]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [34]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[9]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [35]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[10]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [36]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[11]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [37]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[12]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [38]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[13]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [39]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[14]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [40]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[15]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [41]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[16]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [42]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[17]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [43]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[18]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [44]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[19]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [45]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[20]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [46]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[21]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [47]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[22]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [48]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[23]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [49]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[24]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [50]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[25]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [51]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[26]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [52]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[27]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [53]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[28]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [54]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[29]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [55]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[30]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [56]),
        .R(SR));
  FDRE \GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(p_0_in_6[31]),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [57]),
        .R(SR));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma2_decerr_i_1
       (.I0(p_21_out),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_4_out),
        .I4(writing_status_re_ch2),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .O(dma2_decerr_i_1_n_0));
  FDRE dma2_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_decerr_i_1_n_0),
        .Q(p_4_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma2_interr_i_1
       (.I0(p_23_out),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_6_out_4),
        .I4(writing_status_re_ch2),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .O(dma2_interr_i_1_n_0));
  FDRE dma2_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_interr_i_1_n_0),
        .Q(p_6_out_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma2_slverr_i_1
       (.I0(p_22_out),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_5_out_5),
        .I4(writing_status_re_ch2),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .O(dma2_slverr_i_1_n_0));
  FDRE dma2_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma2_slverr_i_1_n_0),
        .Q(p_5_out_5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma_decerr_i_1
       (.I0(p_47_out),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_9_out),
        .I4(writing_status_re_ch1),
        .I5(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .O(dma_decerr_i_1_n_0));
  FDRE dma_decerr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_decerr_i_1_n_0),
        .Q(p_9_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma_interr_i_1
       (.I0(p_49_out),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_11_out),
        .I4(writing_status_re_ch1),
        .I5(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .O(dma_interr_i_1_n_0));
  FDRE dma_interr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    dma_slverr_i_1
       (.I0(p_48_out),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_10_out_2),
        .I4(writing_status_re_ch1),
        .I5(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .O(dma_slverr_i_1_n_0));
  FDRE dma_slverr_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(dma_slverr_i_1_n_0),
        .Q(p_10_out_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[0]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[0] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[0] ),
        .O(m_axi_sg_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[10]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[10] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[10] ),
        .O(m_axi_sg_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[11]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[11] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[11] ),
        .O(m_axi_sg_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[12]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[12] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[12] ),
        .O(m_axi_sg_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[13]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[13] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[13] ),
        .O(m_axi_sg_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[14]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[14] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[14] ),
        .O(m_axi_sg_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[15]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[15] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[15] ),
        .O(m_axi_sg_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[16]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[16] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[16] ),
        .O(m_axi_sg_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[17]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[17] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[17] ),
        .O(m_axi_sg_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[18]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[18] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[18] ),
        .O(m_axi_sg_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[19]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[19] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[19] ),
        .O(m_axi_sg_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[1]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[1] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[1] ),
        .O(m_axi_sg_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[20]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[20] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[20] ),
        .O(m_axi_sg_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[21]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[21] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[21] ),
        .O(m_axi_sg_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[22]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[22] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[22] ),
        .O(m_axi_sg_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[23]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[23] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[23] ),
        .O(m_axi_sg_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[24]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[24] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[24] ),
        .O(m_axi_sg_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[25]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[25] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[25] ),
        .O(m_axi_sg_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_sg_wdata[26]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[26] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \m_axi_sg_wdata[27]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[27] ),
        .I1(p_38_out),
        .O(m_axi_sg_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[28]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[28] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[28] ),
        .O(m_axi_sg_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[29]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[29] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[29] ),
        .O(m_axi_sg_wdata[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[2]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[2] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[2] ),
        .O(m_axi_sg_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[30]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[30] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[30] ),
        .O(m_axi_sg_wdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[31]_INST_0 
       (.I0(Q),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[31] ),
        .O(m_axi_sg_wdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[3]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[3] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[3] ),
        .O(m_axi_sg_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[4]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[4] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[4] ),
        .O(m_axi_sg_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[5]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[5] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[5] ),
        .O(m_axi_sg_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[6]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[6] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[6] ),
        .O(m_axi_sg_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[7]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[7] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[7] ),
        .O(m_axi_sg_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[8]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[8] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[8] ),
        .O(m_axi_sg_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axi_sg_wdata[9]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[9] ),
        .I1(p_38_out),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[9] ),
        .O(m_axi_sg_wdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_next_calc_error_reg_i_5
       (.I0(follower_full_s2mm),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg_0 ));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    updt2_ioc_i_1
       (.I0(updt2_ioc_reg_0),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_7_out_3),
        .I4(writing_status_re_ch2),
        .I5(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg_n_0_[32] ),
        .O(updt2_ioc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    updt2_ioc_i_2
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(writing_status_d1),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .O(writing_status_re_ch2));
  FDRE updt2_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt2_ioc_i_1_n_0),
        .Q(p_7_out_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[10]_i_1 
       (.I0(ptr2_queue_dout[10]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[10]),
        .O(\updt_curdesc[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[11]_i_1 
       (.I0(ptr2_queue_dout[11]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[11]),
        .O(\updt_curdesc[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[12]_i_1 
       (.I0(ptr2_queue_dout[12]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[12]),
        .O(\updt_curdesc[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[13]_i_1 
       (.I0(ptr2_queue_dout[13]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[13]),
        .O(\updt_curdesc[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[14]_i_1 
       (.I0(ptr2_queue_dout[14]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[14]),
        .O(\updt_curdesc[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[15]_i_1 
       (.I0(ptr2_queue_dout[15]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[15]),
        .O(\updt_curdesc[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[16]_i_1 
       (.I0(ptr2_queue_dout[16]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[16]),
        .O(\updt_curdesc[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[17]_i_1 
       (.I0(ptr2_queue_dout[17]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[17]),
        .O(\updt_curdesc[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[18]_i_1 
       (.I0(ptr2_queue_dout[18]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[18]),
        .O(\updt_curdesc[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[19]_i_1 
       (.I0(ptr2_queue_dout[19]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[19]),
        .O(\updt_curdesc[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[20]_i_1 
       (.I0(ptr2_queue_dout[20]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[20]),
        .O(\updt_curdesc[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[21]_i_1 
       (.I0(ptr2_queue_dout[21]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[21]),
        .O(\updt_curdesc[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[22]_i_1 
       (.I0(ptr2_queue_dout[22]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[22]),
        .O(\updt_curdesc[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[23]_i_1 
       (.I0(ptr2_queue_dout[23]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[23]),
        .O(\updt_curdesc[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[24]_i_1 
       (.I0(ptr2_queue_dout[24]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[24]),
        .O(\updt_curdesc[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[25]_i_1 
       (.I0(ptr2_queue_dout[25]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[25]),
        .O(\updt_curdesc[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[26]_i_1 
       (.I0(ptr2_queue_dout[26]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[26]),
        .O(\updt_curdesc[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[27]_i_1 
       (.I0(ptr2_queue_dout[27]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[27]),
        .O(\updt_curdesc[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[28]_i_1 
       (.I0(ptr2_queue_dout[28]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[28]),
        .O(\updt_curdesc[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[29]_i_1 
       (.I0(ptr2_queue_dout[29]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[29]),
        .O(\updt_curdesc[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[30]_i_1 
       (.I0(ptr2_queue_dout[30]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[30]),
        .O(\updt_curdesc[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100020203020)) 
    \updt_curdesc[31]_i_1 
       (.I0(p_38_out),
        .I1(pntr_cs[1]),
        .I2(pntr_cs[0]),
        .I3(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I4(ptr2_queue_empty),
        .I5(ptr_queue_empty),
        .O(updt_curdesc_reg0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[31]_i_2 
       (.I0(ptr2_queue_dout[31]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[31]),
        .O(\updt_curdesc[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[6]_i_1 
       (.I0(ptr2_queue_dout[6]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[6]),
        .O(\updt_curdesc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[7]_i_1 
       (.I0(ptr2_queue_dout[7]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[7]),
        .O(\updt_curdesc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[8]_i_1 
       (.I0(ptr2_queue_dout[8]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[8]),
        .O(\updt_curdesc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \updt_curdesc[9]_i_1 
       (.I0(ptr2_queue_dout[9]),
        .I1(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0 ),
        .I2(ptr_queue_dout[9]),
        .O(\updt_curdesc[9]_i_1_n_0 ));
  FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[10]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [4]),
        .R(SR));
  FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[11]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [5]),
        .R(SR));
  FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[12]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [6]),
        .R(SR));
  FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[13]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [7]),
        .R(SR));
  FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[14]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [8]),
        .R(SR));
  FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[15]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [9]),
        .R(SR));
  FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[16]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [10]),
        .R(SR));
  FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[17]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [11]),
        .R(SR));
  FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[18]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [12]),
        .R(SR));
  FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[19]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [13]),
        .R(SR));
  FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[20]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [14]),
        .R(SR));
  FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[21]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [15]),
        .R(SR));
  FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[22]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [16]),
        .R(SR));
  FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[23]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [17]),
        .R(SR));
  FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[24]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [18]),
        .R(SR));
  FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[25]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [19]),
        .R(SR));
  FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[26]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [20]),
        .R(SR));
  FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[27]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [21]),
        .R(SR));
  FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[28]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [22]),
        .R(SR));
  FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[29]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [23]),
        .R(SR));
  FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[30]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [24]),
        .R(SR));
  FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[31]_i_2_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [25]),
        .R(SR));
  FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[6]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [0]),
        .R(SR));
  FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[7]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [1]),
        .R(SR));
  FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[8]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [2]),
        .R(SR));
  FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_curdesc_reg0),
        .D(\updt_curdesc[9]_i_1_n_0 ),
        .Q(\GEN_UPPER_MSB_CURDESC.updt_curdesc_reg[63]_0 [3]),
        .R(SR));
  FDRE updt_curdesc_wren_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_curdesc_reg0),
        .Q(updt_curdesc_wren_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5454540000005400)) 
    updt_ioc_i_1
       (.I0(updt_ioc_reg_0),
        .I1(mm2s_scndry_resetn),
        .I2(s2mm_scndry_resetn),
        .I3(p_12_out),
        .I4(writing_status_re_ch1),
        .I5(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg_n_0_[32] ),
        .O(updt_ioc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    updt_ioc_i_2
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(writing_status_d1),
        .I3(p_38_out),
        .O(writing_status_re_ch1));
  FDRE updt_ioc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ioc_i_1_n_0),
        .Q(p_12_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
  FDRE #(
    .INIT(1'b0)) 
    writing_status_d1_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_sm" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_updt_sm
   (\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_active_i_reg_0 ,
    \GEN_CH2_UPDATE.ch2_active_i_reg_0 ,
    p_54_out,
    p_28_out,
    m_axi_sg_wvalid,
    ch1_updt_sm_idle__5,
    ch2_updt_sm_idle__5,
    D,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ,
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ,
    \updt_cs_reg[0]_0 ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ,
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ,
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 ,
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ,
    Q,
    SR,
    p_27_out,
    m_axi_sg_aclk,
    p_18_out,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ,
    \GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ,
    service_ch129_out__0,
    m_axi_sg_aresetn,
    \updt_cs_reg[1]_0 ,
    service_ch220_out__0,
    follower_full_s2mm,
    follower_full_mm2s,
    sig_data2all_tlast_error,
    m_axi_sg_wvalid_0,
    s_axis_updt_cmd_tvalid_reg,
    \update_address_reg[4]_0 ,
    ftch_error_capture,
    s_axis_updt_cmd_tready,
    p_20_out_1,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \update_address_reg[63]_0 ,
    updt_interr,
    updt_slverr,
    updt_decerr,
    p_11_out,
    p_10_out_2,
    p_9_out,
    p_6_out_4,
    p_5_out_5,
    p_4_out);
  output \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_active_i_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_active_i_reg_0 ;
  output p_54_out;
  output p_28_out;
  output m_axi_sg_wvalid;
  output ch1_updt_sm_idle__5;
  output ch2_updt_sm_idle__5;
  output [32:0]D;
  output [0:0]\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ;
  output \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  output \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  output \updt_cs_reg[0]_0 ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ;
  output \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ;
  output \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 ;
  output \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ;
  output [57:0]Q;
  input [0:0]SR;
  input p_27_out;
  input m_axi_sg_aclk;
  input p_18_out;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  input \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ;
  input \GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ;
  input service_ch129_out__0;
  input m_axi_sg_aresetn;
  input \updt_cs_reg[1]_0 ;
  input service_ch220_out__0;
  input follower_full_s2mm;
  input follower_full_mm2s;
  input sig_data2all_tlast_error;
  input m_axi_sg_wvalid_0;
  input s_axis_updt_cmd_tvalid_reg;
  input [0:0]\update_address_reg[4]_0 ;
  input ftch_error_capture;
  input s_axis_updt_cmd_tready;
  input p_20_out_1;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [57:0]\update_address_reg[63]_0 ;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input p_11_out;
  input p_10_out_2;
  input p_9_out;
  input p_6_out_4;
  input p_5_out_5;
  input p_4_out;

  wire \ADDR_64.ftch_error_addr[63]_i_3_n_0 ;
  wire \ADDR_64.ftch_error_addr[63]_i_4_n_0 ;
  wire [32:0]D;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_2_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_4_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_active_i_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_active_i_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0 ;
  wire [0:0]\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ;
  wire \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ;
  wire \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ;
  wire [57:0]Q;
  wire [0:0]SR;
  wire ch1_updt_sm_idle__5;
  wire ch2_updt_sm_idle__5;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire ftch_error_capture;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_wvalid;
  wire m_axi_sg_wvalid_0;
  wire p_10_out_2;
  wire p_11_out;
  wire p_18_out;
  wire p_20_out_1;
  wire p_27_out;
  wire p_28_out;
  wire p_4_out;
  wire p_54_out;
  wire p_5_out_5;
  wire p_6_out_4;
  wire p_9_out;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid_reg;
  wire service_ch129_out__0;
  wire service_ch220_out__0;
  wire sig_data2all_tlast_error;
  wire [63:36]update_address;
  wire [0:0]\update_address_reg[4]_0 ;
  wire [57:0]\update_address_reg[63]_0 ;
  wire updt_cmnd_wr;
  wire [2:0]updt_cs;
  wire \updt_cs[0]_i_2_n_0 ;
  wire \updt_cs[0]_i_3_n_0 ;
  wire \updt_cs_reg[0]_0 ;
  wire \updt_cs_reg[1]_0 ;
  wire updt_decerr;
  wire updt_interr;
  wire [2:0]updt_ns;
  wire updt_slverr;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ADDR_64.ftch_error_addr[63]_i_1 
       (.I0(\ADDR_64.ftch_error_addr[63]_i_3_n_0 ),
        .I1(\ADDR_64.ftch_error_addr[63]_i_4_n_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ),
        .I3(ftch_error_capture),
        .I4(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .I5(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ADDR_64.ftch_error_addr[63]_i_3 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .I3(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .O(\ADDR_64.ftch_error_addr[63]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ADDR_64.ftch_error_addr[63]_i_4 
       (.I0(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .I1(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .I3(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .I4(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .O(\ADDR_64.ftch_error_addr[63]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000C800FF00C800)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_i_2_n_0 ),
        .I1(service_ch129_out__0),
        .I2(\GEN_CH1_UPDATE.ch1_active_i_i_4_n_0 ),
        .I3(m_axi_sg_aresetn),
        .I4(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I5(\updt_cs_reg[1]_0 ),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_2 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(s_axis_updt_cmd_tvalid_reg),
        .I3(updt_cs[0]),
        .I4(updt_cs[1]),
        .I5(updt_cs[2]),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_4 
       (.I0(updt_cs[2]),
        .I1(updt_cs[1]),
        .I2(s_axis_updt_cmd_tvalid_reg),
        .I3(updt_cs[0]),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(p_9_out),
        .I2(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(p_11_out),
        .I2(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_interr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(p_10_out_2),
        .I1(\updt_cs_reg[1]_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(updt_decerr),
        .I2(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h111111110101090D)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(updt_cs[0]),
        .I1(updt_cs[1]),
        .I2(service_ch129_out__0),
        .I3(s_axis_updt_cmd_tvalid_reg),
        .I4(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I5(updt_cs[2]),
        .O(ch1_updt_sm_idle__5));
  FDSE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_idle_reg_1 ),
        .Q(p_54_out),
        .S(\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I1(updt_interr),
        .I2(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg_0 ),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_27_out),
        .Q(\GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000C800FF00C800)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ),
        .I1(service_ch220_out__0),
        .I2(\GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ),
        .I3(m_axi_sg_aresetn),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I5(\updt_cs_reg[1]_0 ),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_2 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I1(s_axis_updt_cmd_tvalid_reg),
        .I2(\updt_cs_reg[1]_0 ),
        .I3(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_4 
       (.I0(updt_cs[0]),
        .I1(s_axis_updt_cmd_tvalid_reg),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .I4(service_ch129_out__0),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_CH2_UPDATE.ch2_active_i_i_5 
       (.I0(updt_cs[2]),
        .I1(updt_cs[1]),
        .I2(updt_cs[0]),
        .O(\GEN_CH2_UPDATE.ch2_active_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH2_UPDATE.ch2_active_i_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_active_i_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(p_4_out),
        .I2(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(p_6_out_4),
        .I2(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_dma_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(p_5_out_5),
        .I2(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ),
        .O(\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I1(updt_decerr),
        .I2(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h111111110101090D)) 
    \GEN_CH2_UPDATE.ch2_updt_idle_i_2 
       (.I0(updt_cs[0]),
        .I1(updt_cs[1]),
        .I2(service_ch220_out__0),
        .I3(s_axis_updt_cmd_tvalid_reg),
        .I4(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I5(updt_cs[2]),
        .O(ch2_updt_sm_idle__5));
  FDSE \GEN_CH2_UPDATE.ch2_updt_idle_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_idle_reg_0 ),
        .Q(p_28_out),
        .S(\GEN_CH1_UPDATE.ch1_updt_idle_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I1(updt_interr),
        .I2(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_interr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0 ),
        .R(SR));
  FDRE \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(p_18_out),
        .Q(\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I2(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .O(\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0 ),
        .Q(\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_decerr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .I1(dma_decerr_reg),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_interr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .I1(dma_interr_reg),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .I1(dma_slverr_reg),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_decerr_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0 ),
        .I1(dma_decerr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_interr_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0 ),
        .I1(dma_interr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dma_slverr_i_1 
       (.I0(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1 ),
        .I1(dma_slverr_reg_0),
        .O(\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1 
       (.I0(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[96]_i_2 
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .O(D[32]));
  LUT6 #(
    .INIT(64'h00000000FFFFF808)) 
    m_axi_sg_wvalid_INST_0
       (.I0(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I1(follower_full_s2mm),
        .I2(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I3(follower_full_mm2s),
        .I4(sig_data2all_tlast_error),
        .I5(m_axi_sg_wvalid_0),
        .O(m_axi_sg_wvalid));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    s_axis_updt_cmd_tvalid_i_1
       (.I0(updt_cs[0]),
        .I1(s_axis_updt_cmd_tvalid_reg),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .I4(s_axis_updt_cmd_tready),
        .I5(p_20_out_1),
        .O(\updt_cs_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [4]),
        .Q(D[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [5]),
        .Q(D[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [6]),
        .Q(D[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [7]),
        .Q(D[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [8]),
        .Q(D[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [9]),
        .Q(D[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [10]),
        .Q(D[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [11]),
        .Q(D[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [12]),
        .Q(D[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [13]),
        .Q(D[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [14]),
        .Q(D[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [15]),
        .Q(D[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [16]),
        .Q(D[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [17]),
        .Q(D[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [18]),
        .Q(D[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [19]),
        .Q(D[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [20]),
        .Q(D[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [21]),
        .Q(D[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [22]),
        .Q(D[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [23]),
        .Q(D[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [24]),
        .Q(D[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [25]),
        .Q(D[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [26]),
        .Q(D[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [27]),
        .Q(D[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [28]),
        .Q(D[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [29]),
        .Q(D[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [30]),
        .Q(update_address[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [31]),
        .Q(update_address[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [32]),
        .Q(update_address[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [33]),
        .Q(update_address[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [34]),
        .Q(update_address[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [35]),
        .Q(update_address[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [36]),
        .Q(update_address[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [37]),
        .Q(update_address[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [38]),
        .Q(update_address[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [39]),
        .Q(update_address[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [40]),
        .Q(update_address[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [41]),
        .Q(update_address[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [42]),
        .Q(update_address[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [43]),
        .Q(update_address[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(1'b1),
        .Q(D[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [44]),
        .Q(update_address[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [45]),
        .Q(update_address[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [46]),
        .Q(update_address[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [47]),
        .Q(update_address[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [48]),
        .Q(update_address[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [49]),
        .Q(update_address[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [50]),
        .Q(update_address[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [51]),
        .Q(update_address[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [52]),
        .Q(update_address[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [53]),
        .Q(update_address[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [54]),
        .Q(update_address[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [55]),
        .Q(update_address[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [56]),
        .Q(update_address[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [57]),
        .Q(update_address[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [0]),
        .Q(D[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [1]),
        .Q(D[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [2]),
        .Q(D[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(\update_address_reg[4]_0 ),
        .D(\update_address_reg[63]_0 [3]),
        .Q(D[5]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55551000)) 
    \updt_cs[0]_i_1 
       (.I0(updt_cs[2]),
        .I1(s_axis_updt_cmd_tvalid_reg),
        .I2(updt_cs[1]),
        .I3(\updt_cs[0]_i_2_n_0 ),
        .I4(\updt_cs[0]_i_3_n_0 ),
        .O(updt_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFD555D5)) 
    \updt_cs[0]_i_2 
       (.I0(\updt_cs_reg[1]_0 ),
        .I1(\GEN_CH1_UPDATE.ch1_active_i_reg_0 ),
        .I2(service_ch220_out__0),
        .I3(\GEN_CH2_UPDATE.ch2_active_i_reg_0 ),
        .I4(service_ch129_out__0),
        .O(\updt_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000555533323332)) 
    \updt_cs[0]_i_3 
       (.I0(updt_cs[1]),
        .I1(s_axis_updt_cmd_tvalid_reg),
        .I2(service_ch129_out__0),
        .I3(service_ch220_out__0),
        .I4(\update_address_reg[4]_0 ),
        .I5(updt_cs[0]),
        .O(\updt_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0155110001001100)) 
    \updt_cs[1]_i_1 
       (.I0(updt_cs[2]),
        .I1(s_axis_updt_cmd_tvalid_reg),
        .I2(\updt_cs_reg[1]_0 ),
        .I3(updt_cs[1]),
        .I4(updt_cs[0]),
        .I5(\update_address_reg[4]_0 ),
        .O(updt_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h03A2)) 
    \updt_cs[2]_i_1 
       (.I0(s_axis_updt_cmd_tvalid_reg),
        .I1(updt_cs[0]),
        .I2(updt_cs[1]),
        .I3(updt_cs[2]),
        .O(updt_ns[2]));
  FDRE \updt_cs_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[0]),
        .Q(updt_cs[0]),
        .R(SR));
  FDRE \updt_cs_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[1]),
        .Q(updt_cs[1]),
        .R(SR));
  FDRE \updt_cs_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(updt_ns[2]),
        .Q(updt_cs[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \updt_error_addr[63]_i_1 
       (.I0(updt_cs[2]),
        .I1(updt_cs[1]),
        .I2(s_axis_updt_cmd_tvalid_reg),
        .I3(updt_cs[0]),
        .O(updt_cmnd_wr));
  FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[6]),
        .Q(Q[4]),
        .R(SR));
  FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[7]),
        .Q(Q[5]),
        .R(SR));
  FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[8]),
        .Q(Q[6]),
        .R(SR));
  FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[9]),
        .Q(Q[7]),
        .R(SR));
  FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[10]),
        .Q(Q[8]),
        .R(SR));
  FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[11]),
        .Q(Q[9]),
        .R(SR));
  FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[12]),
        .Q(Q[10]),
        .R(SR));
  FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[13]),
        .Q(Q[11]),
        .R(SR));
  FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[14]),
        .Q(Q[12]),
        .R(SR));
  FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[15]),
        .Q(Q[13]),
        .R(SR));
  FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[16]),
        .Q(Q[14]),
        .R(SR));
  FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[17]),
        .Q(Q[15]),
        .R(SR));
  FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[18]),
        .Q(Q[16]),
        .R(SR));
  FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[19]),
        .Q(Q[17]),
        .R(SR));
  FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[20]),
        .Q(Q[18]),
        .R(SR));
  FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[21]),
        .Q(Q[19]),
        .R(SR));
  FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[22]),
        .Q(Q[20]),
        .R(SR));
  FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[23]),
        .Q(Q[21]),
        .R(SR));
  FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[24]),
        .Q(Q[22]),
        .R(SR));
  FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[25]),
        .Q(Q[23]),
        .R(SR));
  FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[26]),
        .Q(Q[24]),
        .R(SR));
  FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[27]),
        .Q(Q[25]),
        .R(SR));
  FDRE \updt_error_addr_reg[32] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[28]),
        .Q(Q[26]),
        .R(SR));
  FDRE \updt_error_addr_reg[33] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[29]),
        .Q(Q[27]),
        .R(SR));
  FDRE \updt_error_addr_reg[34] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[30]),
        .Q(Q[28]),
        .R(SR));
  FDRE \updt_error_addr_reg[35] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[31]),
        .Q(Q[29]),
        .R(SR));
  FDRE \updt_error_addr_reg[36] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[36]),
        .Q(Q[30]),
        .R(SR));
  FDRE \updt_error_addr_reg[37] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[37]),
        .Q(Q[31]),
        .R(SR));
  FDRE \updt_error_addr_reg[38] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[38]),
        .Q(Q[32]),
        .R(SR));
  FDRE \updt_error_addr_reg[39] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[39]),
        .Q(Q[33]),
        .R(SR));
  FDRE \updt_error_addr_reg[40] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[40]),
        .Q(Q[34]),
        .R(SR));
  FDRE \updt_error_addr_reg[41] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[41]),
        .Q(Q[35]),
        .R(SR));
  FDRE \updt_error_addr_reg[42] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[42]),
        .Q(Q[36]),
        .R(SR));
  FDRE \updt_error_addr_reg[43] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[43]),
        .Q(Q[37]),
        .R(SR));
  FDRE \updt_error_addr_reg[44] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[44]),
        .Q(Q[38]),
        .R(SR));
  FDRE \updt_error_addr_reg[45] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[45]),
        .Q(Q[39]),
        .R(SR));
  FDRE \updt_error_addr_reg[46] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[46]),
        .Q(Q[40]),
        .R(SR));
  FDRE \updt_error_addr_reg[47] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[47]),
        .Q(Q[41]),
        .R(SR));
  FDRE \updt_error_addr_reg[48] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[48]),
        .Q(Q[42]),
        .R(SR));
  FDRE \updt_error_addr_reg[49] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[49]),
        .Q(Q[43]),
        .R(SR));
  FDRE \updt_error_addr_reg[50] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[50]),
        .Q(Q[44]),
        .R(SR));
  FDRE \updt_error_addr_reg[51] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[51]),
        .Q(Q[45]),
        .R(SR));
  FDRE \updt_error_addr_reg[52] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[52]),
        .Q(Q[46]),
        .R(SR));
  FDRE \updt_error_addr_reg[53] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[53]),
        .Q(Q[47]),
        .R(SR));
  FDRE \updt_error_addr_reg[54] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[54]),
        .Q(Q[48]),
        .R(SR));
  FDRE \updt_error_addr_reg[55] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[55]),
        .Q(Q[49]),
        .R(SR));
  FDRE \updt_error_addr_reg[56] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[56]),
        .Q(Q[50]),
        .R(SR));
  FDRE \updt_error_addr_reg[57] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[57]),
        .Q(Q[51]),
        .R(SR));
  FDRE \updt_error_addr_reg[58] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[58]),
        .Q(Q[52]),
        .R(SR));
  FDRE \updt_error_addr_reg[59] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[59]),
        .Q(Q[53]),
        .R(SR));
  FDRE \updt_error_addr_reg[60] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[60]),
        .Q(Q[54]),
        .R(SR));
  FDRE \updt_error_addr_reg[61] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[61]),
        .Q(Q[55]),
        .R(SR));
  FDRE \updt_error_addr_reg[62] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[62]),
        .Q(Q[56]),
        .R(SR));
  FDRE \updt_error_addr_reg[63] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(update_address[63]),
        .Q(Q[57]),
        .R(SR));
  FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_sg_aclk),
        .CE(updt_cmnd_wr),
        .D(D[5]),
        .Q(Q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_wr_status_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_wr_status_cntl
   (D,
    FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    E,
    m_axi_sg_bready,
    sig_inhibit_rdy_n,
    p_5_out,
    m_axi_sg_aclk,
    sig_stream_rst,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_stat2wsc_status_ready,
    m_axi_sg_bvalid,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    m_axi_sg_bresp,
    in);
  output [3:0]D;
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output [0:0]E;
  output m_axi_sg_bready;
  output sig_inhibit_rdy_n;
  input p_5_out;
  input m_axi_sg_aclk;
  input sig_stream_rst;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input sig_stat2wsc_status_ready;
  input m_axi_sg_bvalid;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_fifo__0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1__0_n_0 ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

  design_1_axi_ethernet_0_dma_0_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (sig_wresp_sfifo_out),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (sig_rd_empty),
        .Q(sig_wdc_statcnt),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] ({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 }),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(D[1]),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .Q(D[3]),
        .S(p_5_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ),
        .Q(sig_coelsc_reg_empty),
        .S(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(p_5_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_2_out),
        .Q(D[2]),
        .R(p_5_out));
  design_1_axi_ethernet_0_dma_0_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_3),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (sig_dcntl_sfifo_out[2]),
        .Q(sig_rd_empty),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_wresp_sfifo_out),
        .p_2_out(p_2_out),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1__0 
       (.I0(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ),
        .D(\sig_wdc_statcnt[0]_i_1__0_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8 ),
        .Q(sig_wdc_statcnt[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .Q(sig_wdc_statcnt[2]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt[0]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_sg_wrdata_cntl" *) 
module design_1_axi_ethernet_0_dma_0_axi_sg_wrdata_cntl
   (sig_push_to_wsc,
    in,
    p_1_out,
    s_axis_s2mm_tready,
    p_5_out,
    sig_push_addr_reg1_out,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ,
    sig_wr_fifo,
    sig_tlast_err_stop,
    \sig_addr_posted_cntr_reg[1]_0 ,
    m_axi_sg_wlast,
    sig_calc2dm_calc_err,
    m_axi_sg_aclk,
    sig_stream_rst,
    follower_full_s2mm,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ,
    s2mm_scndry_resetn,
    mm2s_scndry_resetn,
    follower_full_mm2s,
    D,
    sig_addr2wsc_cmd_fifo_empty,
    sig_mstr2data_cmd_valid,
    sig_push_err2wsc_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ,
    sig_inhibit_rdy_n,
    sig_mstr2data_tag,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_wdc_status_going_full,
    out,
    m_axi_sg_wready,
    sig_data2wsc_last_err_reg_0,
    Q,
    sig_last_mmap_dbeat_reg_reg_0);
  output sig_push_to_wsc;
  output [2:0]in;
  output p_1_out;
  output s_axis_s2mm_tready;
  output p_5_out;
  output sig_push_addr_reg1_out;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  output sig_wr_fifo;
  output sig_tlast_err_stop;
  output \sig_addr_posted_cntr_reg[1]_0 ;
  output m_axi_sg_wlast;
  input sig_calc2dm_calc_err;
  input m_axi_sg_aclk;
  input sig_stream_rst;
  input follower_full_s2mm;
  input \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  input s2mm_scndry_resetn;
  input mm2s_scndry_resetn;
  input follower_full_mm2s;
  input [0:0]D;
  input sig_addr2wsc_cmd_fifo_empty;
  input sig_mstr2data_cmd_valid;
  input sig_push_err2wsc_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  input sig_inhibit_rdy_n;
  input [0:0]sig_mstr2data_tag;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_wdc_status_going_full;
  input out;
  input m_axi_sg_wready;
  input [0:0]sig_data2wsc_last_err_reg_0;
  input [0:0]Q;
  input sig_last_mmap_dbeat_reg_reg_0;

  wire [0:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  wire [0:0]Q;
  wire follower_full_mm2s;
  wire follower_full_s2mm;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wlast_INST_0_i_2_n_0;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid_INST_0_i_2_n_0;
  wire mm2s_scndry_resetn;
  wire out;
  wire p_1_out;
  wire p_5_out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_tready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1__2_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1__2_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2__1_n_0 ;
  wire \sig_addr_posted_cntr_reg[1]_0 ;
  wire sig_calc2dm_calc_err;
  wire sig_clr_dqual_reg;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire [0:0]sig_data2wsc_last_err_reg_0;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[0]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[1]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[2]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[3]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[4]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__1_n_0 ;
  wire sig_dbeat_cntr_eq_0__6;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_good_mmap_dbeat10_out__0;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1__1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire [0:0]sig_mstr2data_tag;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_push_addr_reg1_out;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1__0_n_0;
  wire sig_push_err2wsc_reg_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc0;
  wire sig_push_to_wsc_i_2__0_n_0;
  wire sig_set_push2wsc__0;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_tlast_error;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_pntr_cs[1]_i_3 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(m_axi_sg_wready),
        .I2(\sig_addr_posted_cntr_reg[1]_0 ),
        .O(s_axis_s2mm_tready));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_push_to_wsc),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_tlast_error),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888822222228222)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2__0 
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .I3(sig_data2wsc_last_err_reg_0),
        .I4(D),
        .I5(Q),
        .O(sig_tlast_error));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(sig_dbeat_cntr_eq_0__6),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h808080FF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(s_axis_s2mm_tready),
        .I1(follower_full_mm2s),
        .I2(D),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_scndry_resetn),
        .O(p_5_out));
  LUT5 #(
    .INIT(32'h808080FF)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1 
       (.I0(s_axis_s2mm_tready),
        .I1(follower_full_s2mm),
        .I2(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .I3(s2mm_scndry_resetn),
        .I4(mm2s_scndry_resetn),
        .O(p_1_out));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \INFERRED_GEN.data_reg[2][6]_srl3_i_1 
       (.I0(sig_tlast_err_stop),
        .I1(sig_push_to_wsc),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .O(m_axi_sg_wlast));
  LUT5 #(
    .INIT(32'h00010000)) 
    m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[7]),
        .I4(m_axi_sg_wlast_INST_0_i_2_n_0),
        .O(sig_dbeat_cntr_eq_0__6));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .O(m_axi_sg_wlast_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAABAAABABABAAAB)) 
    m_axi_sg_wvalid_INST_0_i_1
       (.I0(m_axi_sg_wvalid_INST_0_i_2_n_0),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(out),
        .O(\sig_addr_posted_cntr_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(m_axi_sg_wvalid_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__2 
       (.I0(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hF44BB44B)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FE7F00)) 
    \sig_addr_posted_cntr[2]_i_1__2 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hBAAAAA65)) 
    \sig_addr_posted_cntr[2]_i_2__1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(out),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__2_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1__2_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__2_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1__2_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2__1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    sig_cmd_reg_empty_i_1__0
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_push_err2wsc_reg_0),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(sig_tlast_error),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I2(sig_next_cmd_cmplt_reg),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_data2wsc_last_err_i_1__0
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_tlast_error),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sig_dbeat_cntr[0]_i_1__1 
       (.I0(sig_mstr2data_tag),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00FFE1E1)) 
    \sig_dbeat_cntr[2]_i_1__1 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_mstr2data_tag),
        .I4(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[3]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[2]),
        .I4(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1__1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_dbeat_cntr[5]_i_1__1 
       (.I0(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .I1(sig_data2mstr_cmd_ready),
        .I2(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \sig_dbeat_cntr[7]_i_1__1 
       (.I0(sig_dbeat_cntr_eq_0__6),
        .I1(sig_good_mmap_dbeat10_out__0),
        .I2(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dbeat_cntr[5]),
        .I1(\sig_dbeat_cntr[7]_i_3__1_n_0 ),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_data2mstr_cmd_ready),
        .I4(sig_dbeat_cntr[7]),
        .O(\sig_dbeat_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_3__1 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[7]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[0]_i_1__1_n_0 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[1]_i_1__1_n_0 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[2]_i_1__1_n_0 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[3]_i_1__1_n_0 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1__1_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1__1_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_sg_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_data2mstr_cmd_ready),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_last_mmap_dbeat_reg_i_1__1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat10_out__0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1__1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_push_err2wsc_reg_0),
        .I2(sig_data2mstr_cmd_ready),
        .O(sig_ld_new_cmd_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1__1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_next_addr_reg[35]_i_2__2 
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_push_addr_reg1_out));
  LUT6 #(
    .INIT(64'h00000080FFFFFFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat10_out__0),
        .I3(sig_next_calc_error_reg),
        .I4(sig_data2mstr_cmd_ready),
        .I5(sig_push_err2wsc_reg_0),
        .O(sig_clr_dqual_reg));
  LUT5 #(
    .INIT(32'h000000A2)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_stat2wsc_status_ready),
        .I3(sig_next_calc_error_reg),
        .I4(sig_wdc_status_going_full),
        .O(sig_data2mstr_cmd_ready));
  LUT6 #(
    .INIT(64'h00000000A8AAA888)) 
    sig_next_calc_error_reg_i_3
       (.I0(m_axi_sg_wready),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I2(follower_full_mm2s),
        .I3(D),
        .I4(sig_last_mmap_dbeat_reg_reg_0),
        .I5(\sig_addr_posted_cntr_reg[1]_0 ),
        .O(sig_good_mmap_dbeat10_out__0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h08888888)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_dqual_reg_empty),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .O(sig_next_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_push_err2wsc_i_1__0
       (.I0(sig_push_err2wsc_reg_0),
        .I1(sig_push_err2wsc),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_next_calc_error_reg),
        .O(sig_push_err2wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1__0_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h1000FFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_set_push2wsc__0),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_push_to_wsc),
        .I4(sig_push_err2wsc_reg_0),
        .O(sig_push_to_wsc0));
  LUT4 #(
    .INIT(16'h00EA)) 
    sig_push_to_wsc_i_2__0
       (.I0(sig_push_err2wsc),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_good_mmap_dbeat10_out__0),
        .I3(sig_tlast_err_stop),
        .O(sig_push_to_wsc_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    sig_push_to_wsc_i_3__0
       (.I0(sig_good_mmap_dbeat10_out__0),
        .I1(sig_dbeat_cntr_eq_0__6),
        .I2(sig_push_err2wsc),
        .O(sig_set_push2wsc__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_sg_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_push_to_wsc_i_2__0_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync
   (\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ,
    scndry_out,
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ,
    axi_resetn,
    m_axi_sg_aclk);
  output \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  output scndry_out;
  input \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  input \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ;
  input axi_resetn;
  input m_axi_sg_aclk;

  wire \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ;
  wire axi_resetn;
  wire m_axi_sg_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ),
        .I1(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg_0 ),
        .I2(scndry_out),
        .O(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_2
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_3
   (scndry_out,
    prmry_in,
    m_axi_s2mm_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_36
   (mm2s_introut,
    prmry_in,
    s_axi_lite_aclk);
  output mm2s_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire mm2s_introut;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_37
   (s2mm_introut,
    prmry_in,
    s_axi_lite_aclk);
  output s2mm_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire prmry_in;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_38
   (scndry_out,
    prmry_in,
    m_axi_sg_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_sg_aclk;

  wire m_axi_sg_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_39
   (\GEN_ASYNC_WRITE.rdy_to2_reg ,
    scndry_out,
    s_axi_lite_wready,
    \GEN_ASYNC_WRITE.bvalid_i_reg ,
    out,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.rdy_to2_reg ;
  output scndry_out;
  output s_axi_lite_wready;
  input \GEN_ASYNC_WRITE.bvalid_i_reg ;
  input out;
  input s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GEN_ASYNC_WRITE.bvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg ;
  wire out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_wready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h0020F020)) 
    \GEN_ASYNC_WRITE.bvalid_i_i_1 
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .I1(scndry_out),
        .I2(out),
        .I3(s_axi_lite_bvalid),
        .I4(s_axi_lite_bready),
        .O(\GEN_ASYNC_WRITE.rdy_to2_reg ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_lite_wready_INST_0
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .I1(scndry_out),
        .O(s_axi_lite_wready));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_4
   (\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    s_soft_reset_i,
    s2mm_all_idle,
    soft_reset,
    prmry_in,
    m_axi_sg_aclk);
  output \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  input s_soft_reset_i;
  input s2mm_all_idle;
  input soft_reset;
  input prmry_in;
  input m_axi_sg_aclk;

  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire m_axi_sg_aclk;
  wire prmry_in;
  wire s2mm_all_idle;
  wire s_halt_cmplt;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire soft_reset;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_halt_cmplt),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF70707070707070)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_i_1__0 
       (.I0(\GEN_ASYNC_RESET.s_soft_reset_i_reg ),
        .I1(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .I2(s_soft_reset_i),
        .I3(s_halt_cmplt),
        .I4(s2mm_all_idle),
        .I5(soft_reset),
        .O(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_40
   (\GEN_ASYNC_WRITE.rdy_back_reg ,
    scndry_out,
    rdy_back,
    \GEN_ASYNC_WRITE.ip_addr_cap_reg ,
    prmry_in,
    m_axi_sg_aclk);
  output \GEN_ASYNC_WRITE.rdy_back_reg ;
  output scndry_out;
  input rdy_back;
  input \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  input prmry_in;
  input m_axi_sg_aclk;

  wire \GEN_ASYNC_WRITE.ip_addr_cap_reg ;
  wire \GEN_ASYNC_WRITE.rdy_back_reg ;
  wire m_axi_sg_aclk;
  wire prmry_in;
  wire rdy_back;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_1 
       (.I0(rdy_back),
        .I1(scndry_out),
        .I2(\GEN_ASYNC_WRITE.ip_addr_cap_reg ),
        .O(\GEN_ASYNC_WRITE.rdy_back_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_41
   (scndry_out,
    prmry_in,
    m_axi_sg_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_sg_aclk;

  wire m_axi_sg_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_5
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    \GEN_ASYNC_RESET.halt_i_reg ,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    prmry_in,
    m_axi_s2mm_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input \GEN_ASYNC_RESET.halt_i_reg_0 ;
  input prmry_in;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_ASYNC_RESET.halt_i_i_1__0 
       (.I0(scndry_out),
        .I1(\GEN_ASYNC_RESET.halt_i_reg ),
        .I2(\GEN_ASYNC_RESET.halt_i_reg_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_6
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_7
   (\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    s_soft_reset_i,
    mm2s_all_idle,
    soft_reset,
    prmry_in,
    m_axi_sg_aclk);
  output \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  input s_soft_reset_i;
  input mm2s_all_idle;
  input soft_reset;
  input prmry_in;
  input m_axi_sg_aclk;

  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ;
  wire m_axi_sg_aclk;
  wire mm2s_all_idle;
  wire prmry_in;
  wire s_halt_cmplt;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire soft_reset;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_halt_cmplt),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF70707070707070)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_i_1 
       (.I0(\GEN_ASYNC_RESET.s_soft_reset_i_reg ),
        .I1(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .I2(s_soft_reset_i),
        .I3(s_halt_cmplt),
        .I4(mm2s_all_idle),
        .I5(soft_reset),
        .O(\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync_8
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    mm2s_halt,
    \GEN_ASYNC_RESET.halt_i_reg ,
    prmry_in,
    m_axi_mm2s_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  input mm2s_halt;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_ASYNC_RESET.halt_i_i_1 
       (.I0(scndry_out),
        .I1(mm2s_halt),
        .I2(\GEN_ASYNC_RESET.halt_i_reg ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized0
   (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ,
    s_axi_lite_awaddr,
    m_axi_sg_aclk);
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  input [4:0]s_axi_lite_awaddr;
  input m_axi_sg_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire [6:2]awaddr_d1_cdc_tig;
  wire m_axi_sg_aclk;
  wire [4:0]s_axi_lite_awaddr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr_d1_cdc_tig[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(awaddr_d1_cdc_tig[6]),
        .I1(awaddr_d1_cdc_tig[5]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[3]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I5(awaddr_d1_cdc_tig[4]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[12]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(awaddr_d1_cdc_tig[6]),
        .I5(awaddr_d1_cdc_tig[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(awaddr_d1_cdc_tig[6]),
        .I5(awaddr_d1_cdc_tig[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_1 
       (.I0(awaddr_d1_cdc_tig[6]),
        .I1(awaddr_d1_cdc_tig[5]),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I5(awaddr_d1_cdc_tig[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[15]_i_1 
       (.I0(awaddr_d1_cdc_tig[6]),
        .I1(awaddr_d1_cdc_tig[5]),
        .I2(awaddr_d1_cdc_tig[3]),
        .I3(awaddr_d1_cdc_tig[4]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I5(awaddr_d1_cdc_tig[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I1(awaddr_d1_cdc_tig[6]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[3]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(awaddr_d1_cdc_tig[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[17]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I5(awaddr_d1_cdc_tig[6]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_3 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(awaddr_d1_cdc_tig[3]),
        .I1(awaddr_d1_cdc_tig[2]),
        .I2(awaddr_d1_cdc_tig[4]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I5(awaddr_d1_cdc_tig[6]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[2]),
        .I3(awaddr_d1_cdc_tig[6]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(awaddr_d1_cdc_tig[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[3]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I1(awaddr_d1_cdc_tig[3]),
        .I2(awaddr_d1_cdc_tig[6]),
        .I3(awaddr_d1_cdc_tig[2]),
        .I4(awaddr_d1_cdc_tig[4]),
        .I5(awaddr_d1_cdc_tig[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I1(awaddr_d1_cdc_tig[4]),
        .I2(awaddr_d1_cdc_tig[6]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[2]),
        .I5(awaddr_d1_cdc_tig[3]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[5]_i_1 
       (.I0(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ),
        .I1(awaddr_d1_cdc_tig[4]),
        .I2(awaddr_d1_cdc_tig[6]),
        .I3(awaddr_d1_cdc_tig[5]),
        .I4(awaddr_d1_cdc_tig[3]),
        .I5(awaddr_d1_cdc_tig[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized1
   (\dmacr_i_reg[0] ,
    scndry_vect_out,
    irqthresh_wren0,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[0]_1 ,
    irqthresh_wren_reg,
    m_axi_sg_aresetn,
    s2mm_stop,
    irqthresh_wren_reg_0,
    irqthresh_wren_reg_1,
    s2mm_dmacr,
    p_2_out,
    \dmacr_i_reg[16] ,
    \dmacr_i_reg[16]_0 ,
    \dmacr_i_reg[2] ,
    s2mm_soft_reset_done,
    mm2s_soft_reset_done,
    \dmacr_i_reg[2]_0 ,
    s_axi_lite_wdata,
    m_axi_sg_aclk);
  output \dmacr_i_reg[0] ;
  output [31:0]scndry_vect_out;
  output irqthresh_wren0;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  output [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  input \dmacr_i_reg[0]_0 ;
  input \dmacr_i_reg[0]_1 ;
  input irqthresh_wren_reg;
  input m_axi_sg_aresetn;
  input s2mm_stop;
  input irqthresh_wren_reg_0;
  input [4:0]irqthresh_wren_reg_1;
  input [0:0]s2mm_dmacr;
  input [0:0]p_2_out;
  input \dmacr_i_reg[16] ;
  input \dmacr_i_reg[16]_0 ;
  input \dmacr_i_reg[2] ;
  input s2mm_soft_reset_done;
  input mm2s_soft_reset_done;
  input \dmacr_i_reg[2]_0 ;
  input [31:0]s_axi_lite_wdata;
  input m_axi_sg_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire [0:0]\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] ;
  wire \dmacr_i[23]_i_2_n_0 ;
  wire \dmacr_i[23]_i_3_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[16] ;
  wire \dmacr_i_reg[16]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2__0_n_0;
  wire irqthresh_wren_i_3__0_n_0;
  wire irqthresh_wren_reg;
  wire irqthresh_wren_reg_0;
  wire [4:0]irqthresh_wren_reg_1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_aresetn;
  wire mm2s_soft_reset_done;
  wire [0:0]p_2_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_soft_reset_done;
  wire s2mm_stop;
  wire [31:0]s_axi_lite_wdata;
  wire [31:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    \dmacr_i[0]_i_1__0 
       (.I0(\dmacr_i_reg[0]_0 ),
        .I1(\dmacr_i_reg[0]_1 ),
        .I2(irqthresh_wren_reg),
        .I3(scndry_vect_out[0]),
        .I4(m_axi_sg_aresetn),
        .I5(s2mm_stop),
        .O(\dmacr_i_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h444F)) 
    \dmacr_i[23]_i_1 
       (.I0(\dmacr_i[23]_i_2_n_0 ),
        .I1(p_2_out),
        .I2(\dmacr_i_reg[16] ),
        .I3(\dmacr_i_reg[16]_0 ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h444F)) 
    \dmacr_i[23]_i_1__0 
       (.I0(\dmacr_i[23]_i_2_n_0 ),
        .I1(irqthresh_wren_reg),
        .I2(\dmacr_i_reg[16] ),
        .I3(\dmacr_i_reg[16]_0 ),
        .O(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dmacr_i[23]_i_2 
       (.I0(scndry_vect_out[18]),
        .I1(scndry_vect_out[19]),
        .I2(scndry_vect_out[16]),
        .I3(scndry_vect_out[17]),
        .I4(\dmacr_i[23]_i_3_n_0 ),
        .O(\dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_3 
       (.I0(scndry_vect_out[21]),
        .I1(scndry_vect_out[20]),
        .I2(scndry_vect_out[23]),
        .I3(scndry_vect_out[22]),
        .O(\dmacr_i[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hECFFFFFFECECECEC)) 
    \dmacr_i[2]_i_1__0 
       (.I0(scndry_vect_out[2]),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(irqthresh_wren_reg),
        .I3(s2mm_soft_reset_done),
        .I4(mm2s_soft_reset_done),
        .I5(\dmacr_i_reg[2] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  LUT6 #(
    .INIT(64'hECFFFFFFECECECEC)) 
    \dmacr_i[2]_i_2 
       (.I0(scndry_vect_out[2]),
        .I1(\dmacr_i_reg[2] ),
        .I2(p_2_out),
        .I3(s2mm_soft_reset_done),
        .I4(mm2s_soft_reset_done),
        .I5(\dmacr_i_reg[2]_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqthresh_wren_i_1__0
       (.I0(irqthresh_wren_reg),
        .I1(irqthresh_wren_i_2__0_n_0),
        .I2(irqthresh_wren_i_3__0_n_0),
        .I3(irqthresh_wren_reg_0),
        .O(irqthresh_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_2__0
       (.I0(scndry_vect_out[20]),
        .I1(irqthresh_wren_reg_1[3]),
        .I2(scndry_vect_out[21]),
        .I3(irqthresh_wren_reg_1[4]),
        .I4(irqthresh_wren_reg_1[2]),
        .I5(scndry_vect_out[19]),
        .O(irqthresh_wren_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_3__0
       (.I0(scndry_vect_out[18]),
        .I1(irqthresh_wren_reg_1[1]),
        .I2(scndry_vect_out[17]),
        .I3(irqthresh_wren_reg_1[0]),
        .I4(s2mm_dmacr),
        .I5(scndry_vect_out[16]),
        .O(irqthresh_wren_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized2
   (scndry_vect_out,
    s_axi_lite_araddr,
    m_axi_sg_aclk);
  output [9:0]scndry_vect_out;
  input [9:0]s_axi_lite_araddr;
  input m_axi_sg_aclk;

  wire m_axi_sg_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [9:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized3
   (E,
    scndry_out,
    ip_arvalid_d3,
    s_axi_lite_arready,
    m_axi_sg_aclk);
  output [0:0]E;
  output scndry_out;
  input ip_arvalid_d3;
  input s_axi_lite_arready;
  input m_axi_sg_aclk;

  wire [0:0]E;
  wire ip_arvalid_d3;
  wire m_axi_sg_aclk;
  wire s_axi_lite_arready;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_READ.rvalid_i_1 
       (.I0(scndry_out),
        .I1(ip_arvalid_d3),
        .O(E));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_axi_ethernet_0_dma_0_cdc_sync__parameterized4
   (scndry_vect_out,
    Q,
    s_axi_lite_aclk);
  output [31:0]scndry_vect_out;
  input [31:0]Q;
  input s_axi_lite_aclk;

  wire [31:0]Q;
  wire s_axi_lite_aclk;
  wire s_level_out_bus_d1_cdc_to_0;
  wire s_level_out_bus_d1_cdc_to_1;
  wire s_level_out_bus_d1_cdc_to_10;
  wire s_level_out_bus_d1_cdc_to_11;
  wire s_level_out_bus_d1_cdc_to_12;
  wire s_level_out_bus_d1_cdc_to_13;
  wire s_level_out_bus_d1_cdc_to_14;
  wire s_level_out_bus_d1_cdc_to_15;
  wire s_level_out_bus_d1_cdc_to_16;
  wire s_level_out_bus_d1_cdc_to_17;
  wire s_level_out_bus_d1_cdc_to_18;
  wire s_level_out_bus_d1_cdc_to_19;
  wire s_level_out_bus_d1_cdc_to_2;
  wire s_level_out_bus_d1_cdc_to_20;
  wire s_level_out_bus_d1_cdc_to_21;
  wire s_level_out_bus_d1_cdc_to_22;
  wire s_level_out_bus_d1_cdc_to_23;
  wire s_level_out_bus_d1_cdc_to_24;
  wire s_level_out_bus_d1_cdc_to_25;
  wire s_level_out_bus_d1_cdc_to_26;
  wire s_level_out_bus_d1_cdc_to_27;
  wire s_level_out_bus_d1_cdc_to_28;
  wire s_level_out_bus_d1_cdc_to_29;
  wire s_level_out_bus_d1_cdc_to_3;
  wire s_level_out_bus_d1_cdc_to_30;
  wire s_level_out_bus_d1_cdc_to_31;
  wire s_level_out_bus_d1_cdc_to_4;
  wire s_level_out_bus_d1_cdc_to_5;
  wire s_level_out_bus_d1_cdc_to_6;
  wire s_level_out_bus_d1_cdc_to_7;
  wire s_level_out_bus_d1_cdc_to_8;
  wire s_level_out_bus_d1_cdc_to_9;
  wire s_level_out_bus_d2_0;
  wire s_level_out_bus_d2_1;
  wire s_level_out_bus_d2_10;
  wire s_level_out_bus_d2_11;
  wire s_level_out_bus_d2_12;
  wire s_level_out_bus_d2_13;
  wire s_level_out_bus_d2_14;
  wire s_level_out_bus_d2_15;
  wire s_level_out_bus_d2_16;
  wire s_level_out_bus_d2_17;
  wire s_level_out_bus_d2_18;
  wire s_level_out_bus_d2_19;
  wire s_level_out_bus_d2_2;
  wire s_level_out_bus_d2_20;
  wire s_level_out_bus_d2_21;
  wire s_level_out_bus_d2_22;
  wire s_level_out_bus_d2_23;
  wire s_level_out_bus_d2_24;
  wire s_level_out_bus_d2_25;
  wire s_level_out_bus_d2_26;
  wire s_level_out_bus_d2_27;
  wire s_level_out_bus_d2_28;
  wire s_level_out_bus_d2_29;
  wire s_level_out_bus_d2_3;
  wire s_level_out_bus_d2_30;
  wire s_level_out_bus_d2_31;
  wire s_level_out_bus_d2_4;
  wire s_level_out_bus_d2_5;
  wire s_level_out_bus_d2_6;
  wire s_level_out_bus_d2_7;
  wire s_level_out_bus_d2_8;
  wire s_level_out_bus_d2_9;
  wire s_level_out_bus_d3_0;
  wire s_level_out_bus_d3_1;
  wire s_level_out_bus_d3_10;
  wire s_level_out_bus_d3_11;
  wire s_level_out_bus_d3_12;
  wire s_level_out_bus_d3_13;
  wire s_level_out_bus_d3_14;
  wire s_level_out_bus_d3_15;
  wire s_level_out_bus_d3_16;
  wire s_level_out_bus_d3_17;
  wire s_level_out_bus_d3_18;
  wire s_level_out_bus_d3_19;
  wire s_level_out_bus_d3_2;
  wire s_level_out_bus_d3_20;
  wire s_level_out_bus_d3_21;
  wire s_level_out_bus_d3_22;
  wire s_level_out_bus_d3_23;
  wire s_level_out_bus_d3_24;
  wire s_level_out_bus_d3_25;
  wire s_level_out_bus_d3_26;
  wire s_level_out_bus_d3_27;
  wire s_level_out_bus_d3_28;
  wire s_level_out_bus_d3_29;
  wire s_level_out_bus_d3_3;
  wire s_level_out_bus_d3_30;
  wire s_level_out_bus_d3_31;
  wire s_level_out_bus_d3_4;
  wire s_level_out_bus_d3_5;
  wire s_level_out_bus_d3_6;
  wire s_level_out_bus_d3_7;
  wire s_level_out_bus_d3_8;
  wire s_level_out_bus_d3_9;
  wire [31:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_0),
        .Q(s_level_out_bus_d2_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_10),
        .Q(s_level_out_bus_d2_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_11),
        .Q(s_level_out_bus_d2_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_12),
        .Q(s_level_out_bus_d2_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_13),
        .Q(s_level_out_bus_d2_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_14),
        .Q(s_level_out_bus_d2_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_15),
        .Q(s_level_out_bus_d2_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_16),
        .Q(s_level_out_bus_d2_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_17),
        .Q(s_level_out_bus_d2_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_18),
        .Q(s_level_out_bus_d2_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_19),
        .Q(s_level_out_bus_d2_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_1),
        .Q(s_level_out_bus_d2_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_20),
        .Q(s_level_out_bus_d2_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_21),
        .Q(s_level_out_bus_d2_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_22),
        .Q(s_level_out_bus_d2_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_23),
        .Q(s_level_out_bus_d2_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_24),
        .Q(s_level_out_bus_d2_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_25),
        .Q(s_level_out_bus_d2_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_26),
        .Q(s_level_out_bus_d2_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_27),
        .Q(s_level_out_bus_d2_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_28),
        .Q(s_level_out_bus_d2_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_29),
        .Q(s_level_out_bus_d2_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_2),
        .Q(s_level_out_bus_d2_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_30),
        .Q(s_level_out_bus_d2_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_31),
        .Q(s_level_out_bus_d2_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_3),
        .Q(s_level_out_bus_d2_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_4),
        .Q(s_level_out_bus_d2_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_5),
        .Q(s_level_out_bus_d2_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_6),
        .Q(s_level_out_bus_d2_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_7),
        .Q(s_level_out_bus_d2_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_8),
        .Q(s_level_out_bus_d2_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to_9),
        .Q(s_level_out_bus_d2_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_0),
        .Q(s_level_out_bus_d3_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_10),
        .Q(s_level_out_bus_d3_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_11),
        .Q(s_level_out_bus_d3_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_12),
        .Q(s_level_out_bus_d3_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_13),
        .Q(s_level_out_bus_d3_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_14),
        .Q(s_level_out_bus_d3_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_15),
        .Q(s_level_out_bus_d3_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_16),
        .Q(s_level_out_bus_d3_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_17),
        .Q(s_level_out_bus_d3_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_18),
        .Q(s_level_out_bus_d3_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_19),
        .Q(s_level_out_bus_d3_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_1),
        .Q(s_level_out_bus_d3_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_20),
        .Q(s_level_out_bus_d3_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_21),
        .Q(s_level_out_bus_d3_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_22),
        .Q(s_level_out_bus_d3_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_23),
        .Q(s_level_out_bus_d3_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_24),
        .Q(s_level_out_bus_d3_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_25),
        .Q(s_level_out_bus_d3_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_26),
        .Q(s_level_out_bus_d3_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_27),
        .Q(s_level_out_bus_d3_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_28),
        .Q(s_level_out_bus_d3_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_29),
        .Q(s_level_out_bus_d3_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_2),
        .Q(s_level_out_bus_d3_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_30),
        .Q(s_level_out_bus_d3_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_31),
        .Q(s_level_out_bus_d3_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_3),
        .Q(s_level_out_bus_d3_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_4),
        .Q(s_level_out_bus_d3_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_5),
        .Q(s_level_out_bus_d3_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_6),
        .Q(s_level_out_bus_d3_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_7),
        .Q(s_level_out_bus_d3_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_8),
        .Q(s_level_out_bus_d3_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2_9),
        .Q(s_level_out_bus_d3_9),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_0),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_10),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_11),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_12),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_13),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_14),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_15),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_16),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_17),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_18),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_19),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_1),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_20),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_21),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_22),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_23),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_24),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_25),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_26),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_27),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_28),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_29),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_2),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_30),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_31),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_3),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_4),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_5),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_6),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_7),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_8),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3_9),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(s_level_out_bus_d1_cdc_to_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(s_level_out_bus_d1_cdc_to_10),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(s_level_out_bus_d1_cdc_to_11),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(s_level_out_bus_d1_cdc_to_12),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(s_level_out_bus_d1_cdc_to_13),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(s_level_out_bus_d1_cdc_to_14),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(s_level_out_bus_d1_cdc_to_15),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(s_level_out_bus_d1_cdc_to_16),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(s_level_out_bus_d1_cdc_to_17),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(s_level_out_bus_d1_cdc_to_18),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(s_level_out_bus_d1_cdc_to_19),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(s_level_out_bus_d1_cdc_to_1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(s_level_out_bus_d1_cdc_to_20),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(s_level_out_bus_d1_cdc_to_21),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(s_level_out_bus_d1_cdc_to_22),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(s_level_out_bus_d1_cdc_to_23),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(s_level_out_bus_d1_cdc_to_24),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(s_level_out_bus_d1_cdc_to_25),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(s_level_out_bus_d1_cdc_to_26),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(s_level_out_bus_d1_cdc_to_27),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(s_level_out_bus_d1_cdc_to_28),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(s_level_out_bus_d1_cdc_to_29),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(s_level_out_bus_d1_cdc_to_2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(s_level_out_bus_d1_cdc_to_30),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(s_level_out_bus_d1_cdc_to_31),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(s_level_out_bus_d1_cdc_to_3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(s_level_out_bus_d1_cdc_to_4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(s_level_out_bus_d1_cdc_to_5),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(s_level_out_bus_d1_cdc_to_6),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(s_level_out_bus_d1_cdc_to_7),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(s_level_out_bus_d1_cdc_to_8),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(s_level_out_bus_d1_cdc_to_9),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f
   (Q,
    fifo_full_p1,
    SS,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    slice_insert_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[4]_1 ,
    sig_flush_db1,
    sig_flush_db2,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_eop_halt_xfer,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_err_underflow_reg,
    out,
    m_axi_s2mm_aclk);
  output [4:0]Q;
  output fifo_full_p1;
  output [0:0]SS;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input slice_insert_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[4]_1 ;
  input sig_flush_db1;
  input sig_flush_db2;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_eop_halt_xfer;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_err_underflow_reg;
  input [0:0]out;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_i_2__0_n_0;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \INFERRED_GEN.cnt_i[3]_i_2__3_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_1 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_err_underflow_reg;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire slice_insert_valid;

  LUT2 #(
    .INIT(4'h2)) 
    FIFO_Full_i_1__7
       (.I0(FIFO_Full_i_2__0_n_0),
        .I1(addr_i_p1[4]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h8200200000000004)) 
    FIFO_Full_i_2__0
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i[3]_i_2__3_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[3]),
        .O(FIFO_Full_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h11100000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3__0 
       (.I0(Q[4]),
        .I1(sig_eop_halt_xfer),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .I3(sig_err_underflow_reg),
        .I4(out),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'hA6AA5955)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[0]),
        .I1(slice_insert_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA5955)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(slice_insert_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i[3]_i_2__3_n_0 ),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hDFFFFFFB20000004)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i[3]_i_2__3_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[3]_i_2__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(slice_insert_valid),
        .O(\INFERRED_GEN.cnt_i[3]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SS));
  LUT6 #(
    .INIT(64'hAA6A0000AAAA0300)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[4]));
  LUT5 #(
    .INIT(32'hAAA8FFFE)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(\INFERRED_GEN.cnt_i[3]_i_2__3_n_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_1 ),
        .I2(sig_flush_db1),
        .I3(sig_flush_db2),
        .I4(Q[0]),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f_42
   (\GEN_ASYNC_RESET.scndry_resetn_reg ,
    fifo_full_p1,
    Q,
    \GEN_SYNC_FIFO.follower_empty_reg ,
    s2mm_scndry_resetn,
    writing_app_fields,
    FIFO_Full,
    updt_sts,
    \GEN_SYNC_FIFO.follower_empty_reg_0 ,
    fifo_wren3_out,
    fifo_sinit,
    m_axi_sg_aclk);
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output fifo_full_p1;
  output [3:0]Q;
  output [0:0]\GEN_SYNC_FIFO.follower_empty_reg ;
  input s2mm_scndry_resetn;
  input writing_app_fields;
  input FIFO_Full;
  input updt_sts;
  input \GEN_SYNC_FIFO.follower_empty_reg_0 ;
  input fifo_wren3_out;
  input fifo_sinit;
  input m_axi_sg_aclk;

  wire FIFO_Full;
  wire FIFO_Full_i_2__4_n_0;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire [0:0]\GEN_SYNC_FIFO.follower_empty_reg ;
  wire \GEN_SYNC_FIFO.follower_empty_reg_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_2__3_n_0 ;
  wire [3:0]Q;
  wire [4:0]addr_i_p1;
  wire fifo_empty;
  wire fifo_full_p1;
  wire fifo_sinit;
  wire fifo_wren3_out;
  wire m_axi_sg_aclk;
  wire s2mm_scndry_resetn;
  wire updt_sts;
  wire writing_app_fields;

  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00820008)) 
    FIFO_Full_i_1__14
       (.I0(FIFO_Full_i_2__4_n_0),
        .I1(Q[3]),
        .I2(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .I3(fifo_empty),
        .I4(\INFERRED_GEN.cnt_i[4]_i_2__3_n_0 ),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h08A2A20000000004)) 
    FIFO_Full_i_2__4
       (.I0(Q[1]),
        .I1(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .I2(fifo_empty),
        .I3(Q[0]),
        .I4(fifo_wren3_out),
        .I5(Q[2]),
        .O(FIFO_Full_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hDDDDDDDD55F55555)) 
    \GEN_SYNC_FIFO.follower_empty_i_1 
       (.I0(s2mm_scndry_resetn),
        .I1(fifo_empty),
        .I2(writing_app_fields),
        .I3(FIFO_Full),
        .I4(updt_sts),
        .I5(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1 
       (.I0(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .I1(fifo_empty),
        .O(\GEN_SYNC_FIFO.follower_empty_reg ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \INFERRED_GEN.cnt_i[0]_i_1__14 
       (.I0(Q[0]),
        .I1(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .I2(fifo_empty),
        .I3(fifo_wren3_out),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h6A66A9AA)) 
    \INFERRED_GEN.cnt_i[1]_i_1__13 
       (.I0(Q[1]),
        .I1(fifo_wren3_out),
        .I2(fifo_empty),
        .I3(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .I4(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h6AAA6A6AAAA9AAAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__14 
       (.I0(Q[2]),
        .I1(fifo_wren3_out),
        .I2(Q[0]),
        .I3(fifo_empty),
        .I4(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \INFERRED_GEN.cnt_i[3]_i_1__6 
       (.I0(Q[3]),
        .I1(fifo_wren3_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_SYNC_FIFO.follower_empty_reg ),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h46DC)) 
    \INFERRED_GEN.cnt_i[4]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i[4]_i_2__3_n_0 ),
        .I1(fifo_empty),
        .I2(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .I3(Q[3]),
        .O(addr_i_p1[4]));
  LUT6 #(
    .INIT(64'hAE0C0C0C0C0C0C08)) 
    \INFERRED_GEN.cnt_i[4]_i_2__3 
       (.I0(Q[2]),
        .I1(\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .I2(fifo_empty),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fifo_wren3_out),
        .O(\INFERRED_GEN.cnt_i[4]_i_2__3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(fifo_sinit));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(fifo_sinit));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(fifo_sinit));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(fifo_sinit));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(fifo_empty),
        .S(fifo_sinit));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f_43
   (fifo_full_p1,
    Q,
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    fifo_sinit,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input fifo_sinit;
  input m_axi_sg_aclk;

  wire FIFO_Full_i_2__3_n_0;
  wire FIFO_Full_i_3__1_n_0;
  wire \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ;
  wire \INFERRED_GEN.cnt_i[4]_i_2__2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[4] ;
  wire [3:0]Q;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire s2mm_halt;

  LUT6 #(
    .INIT(64'h0000002080080800)) 
    FIFO_Full_i_1__13
       (.I0(FIFO_Full_i_2__3_n_0),
        .I1(Q[3]),
        .I2(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .I3(Q[2]),
        .I4(FIFO_Full_i_3__1_n_0),
        .I5(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0020AA8AAA8A0010)) 
    FIFO_Full_i_2__3
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(s2mm_halt),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(FIFO_Full_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hAABA003000300020)) 
    FIFO_Full_i_3__1
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(s2mm_halt),
        .I4(Q[0]),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(FIFO_Full_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h66666966)) 
    \INFERRED_GEN.cnt_i[0]_i_1__13 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(Q[0]),
        .I2(s2mm_halt),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h5565AAAAAAAAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__12 
       (.I0(Q[1]),
        .I1(s2mm_halt),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__13 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
    \INFERRED_GEN.cnt_i[3]_i_1__5 
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[3]_i_2__2 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(s2mm_halt),
        .O(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ));
  LUT6 #(
    .INIT(64'h66666A66AAAAA9AA)) 
    \INFERRED_GEN.cnt_i[4]_i_1__2 
       (.I0(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .I1(\INFERRED_GEN.cnt_i[4]_i_2__2_n_0 ),
        .I2(s2mm_halt),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[3]),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hECCCCCC8)) 
    \INFERRED_GEN.cnt_i[4]_i_2__2 
       (.I0(Q[2]),
        .I1(\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(\INFERRED_GEN.cnt_i[4]_i_2__2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(fifo_sinit));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(fifo_sinit));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(fifo_sinit));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(fifo_sinit));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .S(fifo_sinit));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f_46
   (fifo_full_p1,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ,
    Q,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    mm2s_halt,
    p_37_out,
    p_0_in__0,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  output [3:0]Q;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input mm2s_halt;
  input p_37_out;
  input p_0_in__0;
  input m_axi_sg_aclk;

  wire FIFO_Full_i_2__2_n_0;
  wire FIFO_Full_i_3__0_n_0;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  wire \INFERRED_GEN.cnt_i[4]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire \INFERRED_GEN.cnt_i_reg_n_0_[4] ;
  wire [3:0]Q;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire mm2s_halt;
  wire p_0_in__0;
  wire p_37_out;

  LUT6 #(
    .INIT(64'h2002020000000080)) 
    FIFO_Full_i_1__12
       (.I0(FIFO_Full_i_2__2_n_0),
        .I1(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .I2(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I3(Q[2]),
        .I4(FIFO_Full_i_3__0_n_0),
        .I5(Q[3]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h2828282828812828)) 
    FIFO_Full_i_2__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_37_out),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I5(mm2s_halt),
        .O(FIFO_Full_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h8080808080FE8080)) 
    FIFO_Full_i_3__0
       (.I0(p_37_out),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I5(mm2s_halt),
        .O(FIFO_Full_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__12 
       (.I0(mm2s_halt),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(p_37_out),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[1]_i_1__11 
       (.I0(p_37_out),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I4(mm2s_halt),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__12 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_37_out),
        .I3(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__4 
       (.I0(Q[2]),
        .I1(p_37_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[3]_i_2__1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I2(mm2s_halt),
        .O(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[4]_i_1__1 
       (.I0(Q[3]),
        .I1(\INFERRED_GEN.cnt_i[4]_i_2__1_n_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I4(mm2s_halt),
        .I5(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .O(addr_i_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFFFE8000)) 
    \INFERRED_GEN.cnt_i[4]_i_2__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(p_37_out),
        .I3(Q[2]),
        .I4(\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .O(\INFERRED_GEN.cnt_i[4]_i_2__1_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(p_0_in__0));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(p_0_in__0));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(p_0_in__0));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(p_0_in__0));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\INFERRED_GEN.cnt_i_reg_n_0_[4] ),
        .S(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f_61
   (fifo_full_p1,
    Q,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ,
    follower_empty_s2mm,
    sts2_queue_wren,
    updt_sts,
    writing_app_fields,
    p_3_out_2,
    FIFO_Full,
    SR,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  input follower_empty_s2mm;
  input sts2_queue_wren;
  input updt_sts;
  input writing_app_fields;
  input p_3_out_2;
  input FIFO_Full;
  input [0:0]SR;
  input m_axi_sg_aclk;

  wire FIFO_Full;
  wire FIFO_Full_i_2__1_n_0;
  wire FIFO_Full_i_3_n_0;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  wire \INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire follower_empty_s2mm;
  wire m_axi_sg_aclk;
  wire p_3_out_2;
  wire sts2_queue_empty;
  wire sts2_queue_wren;
  wire updt_sts;
  wire writing_app_fields;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h20020200)) 
    FIFO_Full_i_1__11
       (.I0(FIFO_Full_i_2__1_n_0),
        .I1(sts2_queue_empty),
        .I2(follower_empty_s2mm),
        .I3(FIFO_Full_i_3_n_0),
        .I4(Q[3]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h1045450000000020)) 
    FIFO_Full_i_2__1
       (.I0(Q[2]),
        .I1(sts2_queue_empty),
        .I2(follower_empty_s2mm),
        .I3(sts2_queue_wren),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(FIFO_Full_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h80008000FFFE8000)) 
    FIFO_Full_i_3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sts2_queue_wren),
        .I3(Q[2]),
        .I4(follower_empty_s2mm),
        .I5(sts2_queue_empty),
        .O(FIFO_Full_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2 
       (.I0(follower_empty_s2mm),
        .I1(sts2_queue_empty),
        .O(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ));
  LUT6 #(
    .INIT(64'h55555999AAAAA666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__11 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .I1(updt_sts),
        .I2(writing_app_fields),
        .I3(p_3_out_2),
        .I4(FIFO_Full),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__10 
       (.I0(sts2_queue_wren),
        .I1(Q[0]),
        .I2(follower_empty_s2mm),
        .I3(sts2_queue_empty),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__11 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sts2_queue_wren),
        .I3(follower_empty_s2mm),
        .I4(sts2_queue_empty),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__3 
       (.I0(Q[2]),
        .I1(sts2_queue_wren),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(follower_empty_s2mm),
        .I5(sts2_queue_empty),
        .O(addr_i_p1[4]));
  LUT6 #(
    .INIT(64'h8888888888E8E8E8)) 
    \INFERRED_GEN.cnt_i[4]_i_2__0 
       (.I0(\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .I1(Q[0]),
        .I2(updt_sts),
        .I3(writing_app_fields),
        .I4(p_3_out_2),
        .I5(FIFO_Full),
        .O(\INFERRED_GEN.cnt_i[4]_i_2__0_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(sts2_queue_empty),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0
   (D,
    sig_last_dbeat_reg,
    SR,
    E,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_ld_new_cmd_reg_reg,
    sig_s_ready_out_reg,
    \sig_dbeat_cntr_reg[5] ,
    Q,
    sig_last_mmap_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[0] ,
    sel,
    sig_ld_new_cmd_reg,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    p_11_out,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    empty,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_dqual_reg_empty_reg_2,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_3,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_dqual_reg_full_i_4_0,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [3:0]D;
  output sig_last_dbeat_reg;
  output [0:0]SR;
  output [0:0]E;
  output fifo_full_p1;
  output [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_ld_new_cmd_reg_reg;
  output sig_s_ready_out_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input [7:0]Q;
  input sig_last_mmap_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sel;
  input sig_ld_new_cmd_reg;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input p_11_out;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input empty;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_dqual_reg_empty_reg_2;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_3;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_dqual_reg_full_i_4_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire empty;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_11_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire [2:0]sig_dqual_reg_full_i_4_0;
  wire sig_dqual_reg_full_i_4_n_0;
  wire sig_dqual_reg_full_i_5_n_0;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__5
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(sig_last_dbeat_reg),
        .I2(sel),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I3(p_11_out),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I3(p_11_out),
        .I4(sig_last_dbeat_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_rd_empty),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I2(sel),
        .I3(sig_last_dbeat_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_last_dbeat_reg),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(Q[4]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(Q[5]),
        .I3(sig_last_dbeat_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \sig_dbeat_cntr[6]_i_1__1 
       (.I0(sig_last_dbeat_reg),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_last_dbeat_reg),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[7]_i_2__1 
       (.I0(sig_last_dbeat_reg),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\sig_dbeat_cntr_reg[5] ),
        .I5(Q[7]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    sig_dqual_reg_full_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_dqual_reg_full_i_2
       (.I0(sig_s_ready_out_reg),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_dqual_reg_full_i_4_n_0),
        .O(sig_last_dbeat_reg));
  LUT6 #(
    .INIT(64'h0000000000AA8A8A)) 
    sig_dqual_reg_full_i_3
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(empty),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_halt_reg),
        .I5(sig_dqual_reg_empty_reg_2),
        .O(sig_s_ready_out_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    sig_dqual_reg_full_i_4
       (.I0(sig_dqual_reg_full_i_5_n_0),
        .I1(sig_rd_empty),
        .I2(sig_wdc_status_going_full),
        .I3(sig_dqual_reg_empty_reg_3),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(sig_dqual_reg_full_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_dqual_reg_full_i_5
       (.I0(sig_dqual_reg_full_i_4_0[0]),
        .I1(sig_dqual_reg_full_i_4_0[1]),
        .I2(sig_dqual_reg_full_i_4_0[2]),
        .O(sig_dqual_reg_full_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_last_dbeat_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_ld_new_cmd_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_10
   (\INFERRED_GEN.cnt_i_reg[2]_0 ,
    fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_ok_to_post_wr_addr,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    p_22_out,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  input sig_ok_to_post_wr_addr;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input p_22_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_22_out;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_ok_to_post_wr_addr;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h08020200)) 
    FIFO_Full_i_1__4
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(sig_rd_empty),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(p_22_out),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[1]),
        .I1(sig_push_addr_reg1_out),
        .I2(p_22_out),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h7078F1F0)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_rd_empty),
        .I3(FIFO_Full_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT5 #(
    .INIT(32'h00001000)) 
    \sig_next_addr_reg[35]_i_2__0 
       (.I0(sig_halt_reg),
        .I1(sig_data2all_tlast_error),
        .I2(sig_addr_reg_empty),
        .I3(sig_ok_to_post_wr_addr),
        .I4(sig_rd_empty),
        .O(sig_push_addr_reg1_out));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    sig_posted_to_axi_2_i_1__1
       (.I0(sig_rd_empty),
        .I1(sig_ok_to_post_wr_addr),
        .I2(sig_addr_reg_empty),
        .I3(sig_data2all_tlast_error),
        .I4(sig_halt_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_11
   (fifo_full_p1,
    Q,
    D,
    FIFO_Full_reg,
    sig_sm_ld_dre_cmd,
    p_9_out,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [1:0]D;
  input FIFO_Full_reg;
  input sig_sm_ld_dre_cmd;
  input p_9_out;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input [1:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire p_9_out;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h00860000)) 
    FIFO_Full_i_1__6
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'hC0CC8080)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I3(out[0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I1(Q[2]),
        .I2(out[1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h00553000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I1(Q[2]),
        .I2(out[1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF7F708F70808F708)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(p_9_out),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_sm_ld_dre_cmd),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(FIFO_Full_reg),
        .I2(sig_sm_ld_dre_cmd),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h46CCCCDC)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(Q[0]),
        .I4(FIFO_Full_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_18
   (D,
    sig_last_dbeat_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_last_dbeat_reg_2,
    sig_last_dbeat_reg_3,
    sig_wr_fifo,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2data_cmd_valid,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_next_tag_reg[0]_i_3_0 ,
    full,
    sig_dqual_reg_empty_reg_0,
    m_axi_mm2s_rvalid,
    \sig_next_tag_reg[0]_i_3_1 ,
    sig_dqual_reg_full,
    SS,
    m_axi_mm2s_aclk);
  output [3:0]D;
  output sig_last_dbeat_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output fifo_full_p1;
  output [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_last_dbeat_reg_2;
  input sig_last_dbeat_reg_3;
  input sig_wr_fifo;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2data_cmd_valid;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]\sig_next_tag_reg[0]_i_3_0 ;
  input full;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mm2s_rvalid;
  input \sig_next_tag_reg[0]_i_3_1 ;
  input sig_dqual_reg_full;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_dbeat_reg_3;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire [2:0]\sig_next_tag_reg[0]_i_3_0 ;
  wire \sig_next_tag_reg[0]_i_3_1 ;
  wire \sig_next_tag_reg[0]_i_4_n_0 ;
  wire \sig_next_tag_reg[0]_i_5_n_0 ;
  wire \sig_next_tag_reg[0]_i_6_n_0 ;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__0
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(sig_last_dbeat_reg),
        .I2(sig_wr_fifo),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(sig_rd_empty),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I2(sig_wr_fifo),
        .I3(sig_last_dbeat_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SS));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(sig_last_dbeat_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[5] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(sig_last_dbeat_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h55450010)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_last_dbeat_reg),
        .I1(Q[4]),
        .I2(\sig_dbeat_cntr_reg[5] ),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h5555545500000100)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_last_dbeat_reg),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\sig_dbeat_cntr_reg[5] ),
        .I4(Q[4]),
        .I5(Q[7]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFB510000EA400000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(sig_last_dbeat_reg_1),
        .I3(sig_last_dbeat_reg_2),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_last_dbeat_reg_3),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_tag_reg[0]_i_1 
       (.I0(sig_last_dbeat_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(m_axi_mm2s_rlast_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \sig_next_tag_reg[0]_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_last_dbeat_reg_3),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(\sig_next_tag_reg[0]_i_4_n_0 ),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    \sig_next_tag_reg[0]_i_3 
       (.I0(full),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(m_axi_mm2s_rvalid),
        .I3(\sig_next_tag_reg[0]_i_5_n_0 ),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \sig_next_tag_reg[0]_i_4 
       (.I0(\sig_next_tag_reg[0]_i_6_n_0 ),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_rd_empty),
        .I3(sig_rsc2stat_status_valid),
        .I4(sig_stat2rsc_status_ready),
        .O(\sig_next_tag_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAABFFFFFFFF)) 
    \sig_next_tag_reg[0]_i_5 
       (.I0(\sig_next_tag_reg[0]_i_3_1 ),
        .I1(\sig_next_tag_reg[0]_i_3_0 [2]),
        .I2(\sig_next_tag_reg[0]_i_3_0 [1]),
        .I3(\sig_next_tag_reg[0]_i_3_0 [0]),
        .I4(sig_dqual_reg_empty_reg),
        .I5(sig_dqual_reg_full),
        .O(\sig_next_tag_reg[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_next_tag_reg[0]_i_6 
       (.I0(\sig_next_tag_reg[0]_i_3_0 [2]),
        .I1(\sig_next_tag_reg[0]_i_3_0 [1]),
        .I2(\sig_next_tag_reg[0]_i_3_0 [0]),
        .O(\sig_next_tag_reg[0]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_25
   (\INFERRED_GEN.cnt_i_reg[2]_0 ,
    fifo_full_p1,
    Q,
    sig_halt_reg_reg,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    SS,
    m_axi_mm2s_aclk);
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_halt_reg_reg;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_rd_empty;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h80008208)) 
    FIFO_Full_i_1__1
       (.I0(Q[1]),
        .I1(sig_wr_fifo),
        .I2(sig_halt_reg_reg),
        .I3(Q[0]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h66669666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_halt_reg_reg),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A6A6A69AA6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(sig_halt_reg_reg),
        .I2(Q[0]),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_rd_empty),
        .I1(Q[0]),
        .I2(sig_halt_reg_reg),
        .I3(sig_wr_fifo),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_next_addr_reg[35]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_addr_reg_empty),
        .I3(sig_rd_empty),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_data2addr_stop_req),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_35
   (fifo_full_p1,
    Q,
    lsig_ld_cmd,
    E,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    dout,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output lsig_ld_cmd;
  output [0:0]E;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]dout;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i[2]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire [0:0]dout;
  wire fifo_full_p1;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire sig_mstr2sf_cmd_valid;

  LUT5 #(
    .INIT(32'h02202000)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(FIFO_Full_reg),
        .I3(Q[0]),
        .I4(FIFO_Full_reg_0),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(lsig_ld_cmd),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(lsig_ld_cmd),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(Q[2]),
        .I1(dout),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(lsig_ld_cmd));
  LUT6 #(
    .INIT(64'h008AFF00FF00FF75)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I2(dout),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'hFF404000)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(Q[0]),
        .I4(lsig_ld_cmd),
        .O(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_56
   (fifo_full_p1,
    Q,
    sig_push_coelsc_reg,
    sig_wr_fifo,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_rd_fifo__0,
    sig_stream_rst,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_push_coelsc_reg;
  input sig_wr_fifo;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_rd_fifo__0;
  input sig_stream_rst;
  input m_axi_sg_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h04411000)) 
    FIFO_Full_i_1__9
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hB4BBBBBB4B444444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_inhibit_rdy_n),
        .I4(m_axi_sg_bvalid),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF08F7FF00F70800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(m_axi_sg_bvalid),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(Q[0]),
        .I4(sig_rd_fifo__0),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(sig_push_coelsc_reg),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_57
   (fifo_full_p1,
    Q,
    sig_rd_fifo__0,
    sig_rd_fifo__0_0,
    sig_wr_fifo,
    D,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_stream_rst,
    m_axi_sg_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_rd_fifo__0;
  input sig_rd_fifo__0_0;
  input sig_wr_fifo;
  input [0:0]D;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_stream_rst;
  input m_axi_sg_aclk;

  wire [0:0]D;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h04411000)) 
    FIFO_Full_i_1__10
       (.I0(Q[2]),
        .I1(sig_rd_fifo__0_0),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(sig_rd_fifo__0_0),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_rd_fifo__0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(sig_rd_fifo__0_0),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized1
   (Q,
    fifo_full_p1,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    m_axi_s2mm_bvalid,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [3:0]Q;
  output fifo_full_p1;
  output sig_wr_fifo;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input m_axi_s2mm_bvalid;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i[1]_i_1__14_n_0 ;
  wire \INFERRED_GEN.cnt_i[1]_i_2__1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0000022000002008)) 
    FIFO_Full_i_1__2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[3]),
        .I5(sig_wr_fifo),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hA6AAA6AAA6AA5955)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_s2mm_bvalid),
        .I4(Q[3]),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__14 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_s2mm_bvalid),
        .I4(\INFERRED_GEN.cnt_i[1]_i_2__1_n_0 ),
        .I5(Q[1]),
        .O(\INFERRED_GEN.cnt_i[1]_i_1__14_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \INFERRED_GEN.cnt_i[1]_i_2__1 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(\INFERRED_GEN.cnt_i[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h56AAAAAAAAAAAAA9)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h64CCCCCCCCCCCCCD)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(sig_wr_fifo),
        .I1(Q[3]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[1]_i_1__14_n_0 ),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized1_12
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_push_len_fifo,
    sig_ok_to_post_wr_addr_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    CO,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_push_len_fifo;
  input sig_ok_to_post_wr_addr_reg;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]CO;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_ok_to_post_wr_addr_reg;
  wire sig_push_len_fifo;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0080006000000000)) 
    FIFO_Full_i_1__8
       (.I0(sig_push_len_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(sig_ok_to_post_wr_addr_reg),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h9A9A659A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(sig_ok_to_post_wr_addr_reg),
        .I4(Q[3]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA65AA9A9AAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(sig_ok_to_post_wr_addr_reg),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'hAAAAAA59A6AAAAAA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h52F0F0F0F0F0F0F4)) 
    \INFERRED_GEN.cnt_i[3]_i_1__2 
       (.I0(Q[2]),
        .I1(sig_ok_to_post_wr_addr_reg),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sig_push_len_fifo),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'h1000)) 
    sig_ok_to_post_wr_addr_i_1
       (.I0(Q[3]),
        .I1(sig_ok_to_post_wr_addr_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(CO),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized1_9
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  input sig_wr_fifo;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \INFERRED_GEN.cnt_i_reg[0]_2 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0014004200000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[3]),
        .I4(FIFO_Full_reg),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hAAAA9AAA55556555)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I5(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h58F0F0F0F0F0F0F1)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(FIFO_Full_reg),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f
   (out,
    sts2_queue_wren,
    in,
    Q,
    m_axi_sg_aclk);
  output [33:0]out;
  input sts2_queue_wren;
  input [0:33]in;
  input [3:0]Q;
  input m_axi_sg_aclk;

  wire [3:0]Q;
  wire [0:33]in;
  wire m_axi_sg_aclk;
  wire [33:0]out;
  wire sts2_queue_wren;

  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][0]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][0]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[0]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][10]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][10]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[10]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][11]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][11]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[11]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][12]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][12]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[12]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][13]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][13]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[13]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][14]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][14]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[14]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][15]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][15]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[15]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][16]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][16]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][17]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][17]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[17]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][18]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][18]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[18]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][19]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][19]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[19]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][1]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][1]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[1]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][20]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][20]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[20]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][21]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][21]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[21]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][22]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][22]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[22]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][23]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][23]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[23]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][24]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][24]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[24]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][25]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][25]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[25]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][26]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][26]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[26]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][27]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][27]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[27]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][28]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][28]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[28]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][29]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][29]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[29]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][2]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][2]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[2]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][30]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][30]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[30]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][31]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][31]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[31]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][32]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][32]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[32]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][33]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][33]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[33]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][3]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][3]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[3]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][4]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][4]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[4]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][5]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][5]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[5]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][6]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][6]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[6]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][7]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][7]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[7]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][8]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][8]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[8]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][9]_srl12 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[11][9]_srl12 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sts2_queue_wren),
        .CLK(m_axi_sg_aclk),
        .D(in[9]),
        .Q(out[24]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized0
   (sel,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp,
    addr,
    m_axi_sg_aclk);
  output sel;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_sg_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:1]addr;
  wire m_axi_sg_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sel;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(D[0]),
        .I1(sig_wresp_sfifo_out),
        .I2(out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(D[1]),
        .I1(out),
        .I2(sig_wresp_sfifo_out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(p_2_out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_sg_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[2][1]_srl3_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_sg_bvalid),
        .O(sel));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized1
   (p_4_out,
    out,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ,
    sig_rd_fifo__0_0,
    E,
    \sig_wdc_statcnt_reg[0] ,
    sig_push_coelsc_reg,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    D,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_inhibit_rdy_n,
    Q,
    sig_wr_fifo,
    \sig_wdc_statcnt_reg[2] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in,
    m_axi_sg_aclk);
  output p_4_out;
  output [1:0]out;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ;
  output sig_rd_fifo__0_0;
  output [0:0]E;
  output [1:0]\sig_wdc_statcnt_reg[0] ;
  output sig_push_coelsc_reg;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [2:0]D;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_inhibit_rdy_n;
  input [2:0]Q;
  input sig_wr_fifo;
  input [2:0]\sig_wdc_statcnt_reg[2] ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;
  input m_axi_sg_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0_0;
  wire sig_tlast_err_stop;
  wire [1:0]\sig_wdc_statcnt_reg[0] ;
  wire [2:0]\sig_wdc_statcnt_reg[2] ;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h44444404)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(Q[2]),
        .I1(sig_coelsc_reg_empty),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I3(out[1]),
        .I4(sig_dcntl_sfifo_out),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(D[0]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(D[0]),
        .I3(D[1]),
        .I4(D[2]),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(sig_data2wsc_cmd_cmplt_reg));
  LUT6 #(
    .INIT(64'h55655555AA9AAAAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__10 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(\INFERRED_GEN.cnt_i_reg[0] ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \INFERRED_GEN.cnt_i[2]_i_2__2 
       (.I0(sig_dcntl_sfifo_out),
        .I1(out[1]),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I3(sig_coelsc_reg_empty),
        .I4(Q[2]),
        .O(sig_rd_fifo__0_0));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][4]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][5]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[1]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][6]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_sg_aclk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hBF4444BB)) 
    \sig_wdc_statcnt[1]_i_1__0 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wr_fifo),
        .I2(\sig_wdc_statcnt_reg[2] [2]),
        .I3(\sig_wdc_statcnt_reg[2] [1]),
        .I4(\sig_wdc_statcnt_reg[2] [0]),
        .O(\sig_wdc_statcnt_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h66662664)) 
    \sig_wdc_statcnt[2]_i_1__0 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wr_fifo),
        .I2(\sig_wdc_statcnt_reg[2] [0]),
        .I3(\sig_wdc_statcnt_reg[2] [1]),
        .I4(\sig_wdc_statcnt_reg[2] [2]),
        .O(E));
  LUT5 #(
    .INIT(32'hBFF4000B)) 
    \sig_wdc_statcnt[2]_i_2 
       (.I0(sig_rd_fifo__0_0),
        .I1(sig_wr_fifo),
        .I2(\sig_wdc_statcnt_reg[2] [0]),
        .I3(\sig_wdc_statcnt_reg[2] [1]),
        .I4(\sig_wdc_statcnt_reg[2] [2]),
        .O(\sig_wdc_statcnt_reg[0] [1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized10
   (\storage_data_reg[1] ,
    out,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ,
    p_0_out,
    sig_last_reg_out_reg,
    sig_eop_sent,
    E,
    \storage_data_reg[2] ,
    \storage_data_reg[1]_0 ,
    \storage_data_reg[0] ,
    \storage_data_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ,
    \storage_data_reg[3]_0 ,
    sig_strm_tlast,
    sig_eop_sent_reg_reg,
    sig_tlast_error_reg,
    \sig_data_reg_out_reg[31] ,
    sig_err_underflow_reg,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ,
    sig_eop_halt_xfer,
    Q,
    slice_insert_valid,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]_0 ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    m_axi_s2mm_aclk);
  output [0:0]\storage_data_reg[1] ;
  output [6:0]out;
  output \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  output p_0_out;
  output sig_last_reg_out_reg;
  output sig_eop_sent;
  output [0:0]E;
  output [0:0]\storage_data_reg[2] ;
  output [0:0]\storage_data_reg[1]_0 ;
  output [0:0]\storage_data_reg[0] ;
  output [0:0]\storage_data_reg[3] ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  output [0:0]\storage_data_reg[3]_0 ;
  input sig_strm_tlast;
  input sig_eop_sent_reg_reg;
  input sig_tlast_error_reg;
  input \sig_data_reg_out_reg[31] ;
  input sig_err_underflow_reg;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  input sig_eop_halt_xfer;
  input [4:0]Q;
  input slice_insert_valid;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] ;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]_0 ;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]_0 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [4:0]Q;
  wire m_axi_s2mm_aclk;
  wire [6:0]out;
  wire p_0_out;
  wire \sig_data_reg_out_reg[31] ;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg_reg;
  wire sig_err_underflow_reg;
  wire sig_last_reg_out_reg;
  wire sig_strm_tlast;
  wire sig_tlast_error_reg;
  wire [5:4]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [0:0]\storage_data_reg[0] ;
  wire [0:0]\storage_data_reg[1] ;
  wire [0:0]\storage_data_reg[1]_0 ;
  wire [0:0]\storage_data_reg[2] ;
  wire [0:0]\storage_data_reg[3] ;
  wire [0:0]\storage_data_reg[3]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000F22)) 
    \GEN_INCLUDE_DRE.lsig_tlast_err_reg1_i_1 
       (.I0(sig_strm_tlast),
        .I1(out[4]),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ),
        .I3(out[5]),
        .I4(sig_eop_sent_reg_reg),
        .I5(sig_tlast_error_reg),
        .O(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 
       (.I0(out[0]),
        .I1(sig_eop_sent_reg_reg),
        .O(\storage_data_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3__0 
       (.I0(out[1]),
        .I1(out[3]),
        .I2(out[2]),
        .I3(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ),
        .O(\storage_data_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0 
       (.I0(out[1]),
        .I1(sig_eop_sent_reg_reg),
        .O(\storage_data_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3__0 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ),
        .O(\storage_data_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0 
       (.I0(out[2]),
        .I1(sig_eop_sent_reg_reg),
        .O(\storage_data_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3__0 
       (.I0(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ),
        .I1(out[3]),
        .O(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ));
  LUT5 #(
    .INIT(32'h000000A8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 
       (.I0(out[6]),
        .I1(sig_err_underflow_reg),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] ),
        .I3(sig_eop_halt_xfer),
        .I4(Q[4]),
        .O(\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0 
       (.I0(out[3]),
        .I1(sig_eop_sent_reg_reg),
        .O(\storage_data_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000F22)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1__0 
       (.I0(sig_strm_tlast),
        .I1(out[4]),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ),
        .I3(out[5]),
        .I4(sig_eop_sent_reg_reg),
        .I5(sig_tlast_error_reg),
        .O(sig_last_reg_out_reg));
  LUT6 #(
    .INIT(64'hEBAAAAAAAAAAEBAA)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(out[4]),
        .I1(sig_tstrb_fifo_data_out[5]),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg [1]),
        .I3(sig_strm_tlast),
        .I4(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg [0]),
        .I5(sig_tstrb_fifo_data_out[4]),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [8]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [7]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [6]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [5]),
        .Q(sig_tstrb_fifo_data_out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [4]),
        .Q(sig_tstrb_fifo_data_out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][8]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]_0 ),
        .O(sig_wr_fifo));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(sig_eop_sent_reg_reg),
        .I1(out[4]),
        .I2(\sig_data_reg_out_reg[31] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_eop_sent_reg_i_1
       (.I0(out[5]),
        .I1(sig_eop_sent_reg_reg),
        .O(sig_eop_sent));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized11
   (S,
    out,
    D,
    DI,
    \sig_uncom_wrcnt_reg[4] ,
    \sig_uncom_wrcnt_reg[4]_0 ,
    Q,
    O,
    \sig_uncom_wrcnt_reg[4]_1 ,
    \sig_uncom_wrcnt_reg[3] ,
    sig_good_sin_strm_dbeat,
    full,
    sig_dre2ibtt_tvalid,
    \sig_uncom_wrcnt0_inferred__0/i__carry ,
    sig_push_len_fifo,
    \sig_uncom_wrcnt_reg[4]_2 ,
    \sig_uncom_wrcnt_reg[4]_3 ,
    m_axi_s2mm_aclk);
  output [2:0]S;
  output [0:0]out;
  output [3:0]D;
  output [2:0]DI;
  output \sig_uncom_wrcnt_reg[4] ;
  output [3:0]\sig_uncom_wrcnt_reg[4]_0 ;
  input [5:0]Q;
  input [3:0]O;
  input \sig_uncom_wrcnt_reg[4]_1 ;
  input \sig_uncom_wrcnt_reg[3] ;
  input sig_good_sin_strm_dbeat;
  input full;
  input sig_dre2ibtt_tvalid;
  input \sig_uncom_wrcnt0_inferred__0/i__carry ;
  input sig_push_len_fifo;
  input [3:0]\sig_uncom_wrcnt_reg[4]_2 ;
  input [2:0]\sig_uncom_wrcnt_reg[4]_3 ;
  input m_axi_s2mm_aclk;

  wire [3:0]D;
  wire [2:0]DI;
  wire [3:0]O;
  wire [5:0]Q;
  wire [2:0]S;
  wire full;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_sin_strm_dbeat;
  wire [3:1]sig_len_fifo_data_out;
  wire sig_push_len_fifo;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry ;
  wire \sig_uncom_wrcnt[2]_i_2_n_0 ;
  wire \sig_uncom_wrcnt[4]_i_2_n_0 ;
  wire \sig_uncom_wrcnt_reg[3] ;
  wire \sig_uncom_wrcnt_reg[4] ;
  wire [3:0]\sig_uncom_wrcnt_reg[4]_0 ;
  wire \sig_uncom_wrcnt_reg[4]_1 ;
  wire [3:0]\sig_uncom_wrcnt_reg[4]_2 ;
  wire [2:0]\sig_uncom_wrcnt_reg[4]_3 ;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][4]_srl8 
       (.A0(\sig_uncom_wrcnt_reg[4]_3 [0]),
        .A1(\sig_uncom_wrcnt_reg[4]_3 [1]),
        .A2(\sig_uncom_wrcnt_reg[4]_3 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_uncom_wrcnt_reg[4]_2 [3]),
        .Q(sig_len_fifo_data_out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][5]_srl8 
       (.A0(\sig_uncom_wrcnt_reg[4]_3 [0]),
        .A1(\sig_uncom_wrcnt_reg[4]_3 [1]),
        .A2(\sig_uncom_wrcnt_reg[4]_3 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_uncom_wrcnt_reg[4]_2 [2]),
        .Q(sig_len_fifo_data_out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][6]_srl8 
       (.A0(\sig_uncom_wrcnt_reg[4]_3 [0]),
        .A1(\sig_uncom_wrcnt_reg[4]_3 [1]),
        .A2(\sig_uncom_wrcnt_reg[4]_3 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_uncom_wrcnt_reg[4]_2 [1]),
        .Q(sig_len_fifo_data_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_WR_LEN_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[7][7]_srl8 
       (.A0(\sig_uncom_wrcnt_reg[4]_3 [0]),
        .A1(\sig_uncom_wrcnt_reg[4]_3 [1]),
        .A2(\sig_uncom_wrcnt_reg[4]_3 [2]),
        .A3(1'b0),
        .CE(sig_push_len_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_uncom_wrcnt_reg[4]_2 [0]),
        .Q(out));
  LUT6 #(
    .INIT(64'h66666F6699999099)) 
    i__carry_i_10
       (.I0(out),
        .I1(sig_len_fifo_data_out[1]),
        .I2(full),
        .I3(sig_dre2ibtt_tvalid),
        .I4(\sig_uncom_wrcnt_reg[3] ),
        .I5(Q[1]),
        .O(\sig_uncom_wrcnt_reg[4]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFF800000007FFF)) 
    i__carry_i_7
       (.I0(sig_len_fifo_data_out[3]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[2]),
        .I4(\sig_uncom_wrcnt0_inferred__0/i__carry ),
        .I5(Q[4]),
        .O(\sig_uncom_wrcnt_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFF6AAA00009555)) 
    i__carry_i_8
       (.I0(sig_len_fifo_data_out[3]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(sig_len_fifo_data_out[2]),
        .I4(\sig_uncom_wrcnt0_inferred__0/i__carry ),
        .I5(Q[3]),
        .O(\sig_uncom_wrcnt_reg[4]_0 [2]));
  LUT5 #(
    .INIT(32'hFF6A0095)) 
    i__carry_i_9
       (.I0(sig_len_fifo_data_out[2]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(\sig_uncom_wrcnt0_inferred__0/i__carry ),
        .I4(Q[2]),
        .O(\sig_uncom_wrcnt_reg[4]_0 [1]));
  LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
    sig_enough_dbeats_rcvd0_carry_i_2
       (.I0(Q[5]),
        .I1(sig_len_fifo_data_out[3]),
        .I2(out),
        .I3(sig_len_fifo_data_out[1]),
        .I4(sig_len_fifo_data_out[2]),
        .I5(Q[4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC222ABBB80002AAA)) 
    sig_enough_dbeats_rcvd0_carry_i_3
       (.I0(Q[3]),
        .I1(sig_len_fifo_data_out[2]),
        .I2(sig_len_fifo_data_out[1]),
        .I3(out),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hC8B0)) 
    sig_enough_dbeats_rcvd0_carry_i_4
       (.I0(Q[0]),
        .I1(out),
        .I2(Q[1]),
        .I3(sig_len_fifo_data_out[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h4000000015555555)) 
    sig_enough_dbeats_rcvd0_carry_i_6
       (.I0(Q[5]),
        .I1(sig_len_fifo_data_out[3]),
        .I2(out),
        .I3(sig_len_fifo_data_out[1]),
        .I4(sig_len_fifo_data_out[2]),
        .I5(Q[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    sig_enough_dbeats_rcvd0_carry_i_7
       (.I0(sig_len_fifo_data_out[3]),
        .I1(Q[3]),
        .I2(sig_len_fifo_data_out[2]),
        .I3(sig_len_fifo_data_out[1]),
        .I4(out),
        .I5(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h2442)) 
    sig_enough_dbeats_rcvd0_carry_i_8
       (.I0(Q[0]),
        .I1(out),
        .I2(sig_len_fifo_data_out[1]),
        .I3(Q[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8B88B8BBB8BB8B88)) 
    \sig_uncom_wrcnt[1]_i_1 
       (.I0(O[0]),
        .I1(\sig_uncom_wrcnt_reg[4]_1 ),
        .I2(Q[0]),
        .I3(out),
        .I4(sig_len_fifo_data_out[1]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEA2A2AEA2AEAEA2A)) 
    \sig_uncom_wrcnt[2]_i_1 
       (.I0(O[1]),
        .I1(\sig_uncom_wrcnt_reg[3] ),
        .I2(sig_good_sin_strm_dbeat),
        .I3(\sig_uncom_wrcnt[2]_i_2_n_0 ),
        .I4(sig_len_fifo_data_out[2]),
        .I5(Q[2]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \sig_uncom_wrcnt[2]_i_2 
       (.I0(Q[1]),
        .I1(sig_len_fifo_data_out[1]),
        .I2(out),
        .I3(Q[0]),
        .O(\sig_uncom_wrcnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2AEAEA2AEA2A2AEA)) 
    \sig_uncom_wrcnt[3]_i_1 
       (.I0(O[2]),
        .I1(\sig_uncom_wrcnt_reg[3] ),
        .I2(sig_good_sin_strm_dbeat),
        .I3(\sig_uncom_wrcnt[4]_i_2_n_0 ),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB888BBB88BBB888B)) 
    \sig_uncom_wrcnt[4]_i_1 
       (.I0(O[3]),
        .I1(\sig_uncom_wrcnt_reg[4]_1 ),
        .I2(\sig_uncom_wrcnt[4]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(sig_len_fifo_data_out[3]),
        .I5(Q[4]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h8AAA008AEFFFAAEF)) 
    \sig_uncom_wrcnt[4]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(out),
        .I3(sig_len_fifo_data_out[1]),
        .I4(Q[1]),
        .I5(sig_len_fifo_data_out[2]),
        .O(\sig_uncom_wrcnt[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFBBA)) 
    \sig_uncom_wrcnt[7]_i_4 
       (.I0(Q[4]),
        .I1(sig_len_fifo_data_out[3]),
        .I2(Q[3]),
        .I3(\sig_uncom_wrcnt[4]_i_2_n_0 ),
        .O(\sig_uncom_wrcnt_reg[4] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized12
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    D,
    sel,
    out,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[1] ,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    Q,
    p_11_out,
    sig_s2mm_ld_nxt_len_reg,
    sig_s2mm_ld_nxt_len_reg_0,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    m_axi_s2mm_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [3:0]D;
  output sel;
  output [11:0]out;
  input sig_last_dbeat_reg;
  input sig_first_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input [3:0]Q;
  input p_11_out;
  input sig_s2mm_ld_nxt_len_reg;
  input sig_s2mm_ld_nxt_len_reg_0;
  input [15:0]sig_next_calc_error_reg_reg;
  input [1:0]sig_next_calc_error_reg_reg_0;
  input m_axi_s2mm_aclk;

  wire [3:0]D;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [11:0]out;
  wire [9:6]p_0_out;
  wire p_11_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[1] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire [15:0]sig_next_calc_error_reg_reg;
  wire [1:0]sig_next_calc_error_reg_reg_0;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s2mm_ld_nxt_len_reg_0;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[6]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[5]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[4]),
        .Q(p_0_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[3]),
        .Q(p_0_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[2]),
        .Q(p_0_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[1]),
        .Q(p_0_out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(p_11_out),
        .I1(sig_s2mm_ld_nxt_len_reg),
        .I2(sig_s2mm_ld_nxt_len_reg_0),
        .O(sel));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_0[0]),
        .A1(sig_next_calc_error_reg_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg[8]),
        .Q(out[4]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(p_0_out[6]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(p_0_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(p_0_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(p_0_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0C440C00)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_last_dbeat_i_3__0_n_0),
        .I3(\sig_dbeat_cntr_reg[1] ),
        .I4(sig_first_dbeat_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0));
  LUT6 #(
    .INIT(64'hCC00AF00CC00A000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_i_3__0_n_0),
        .I2(sig_first_dbeat_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\sig_dbeat_cntr_reg[1] ),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_3__0
       (.I0(p_0_out[9]),
        .I1(p_0_out[6]),
        .I2(p_0_out[8]),
        .I3(p_0_out[7]),
        .O(sig_last_dbeat_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized2
   (\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ,
    s2mm_scndry_resetn,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ,
    s2mm_cmd_wdata,
    Q,
    m_axi_sg_aclk);
  output [15:0]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ;
  input [15:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ;
  input s2mm_scndry_resetn;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ;
  input [15:0]s2mm_cmd_wdata;
  input [3:0]Q;
  input m_axi_sg_aclk;

  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ;
  wire [15:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ;
  wire [15:0]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ;
  wire [3:0]Q;
  wire m_axi_sg_aclk;
  wire [10:25]p_1_out;
  wire [15:0]s2mm_cmd_wdata;
  wire s2mm_scndry_resetn;

  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[0]_i_1 
       (.I0(p_1_out[25]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [0]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [0]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[10]_i_1 
       (.I0(p_1_out[15]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [10]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [10]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[11]_i_1 
       (.I0(p_1_out[14]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [11]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [11]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[12]_i_1 
       (.I0(p_1_out[13]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [12]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [12]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[13]_i_1 
       (.I0(p_1_out[12]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [13]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [13]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[14]_i_1 
       (.I0(p_1_out[11]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [14]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [14]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[15]_i_1 
       (.I0(p_1_out[10]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [15]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [15]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[1]_i_1 
       (.I0(p_1_out[24]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [1]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [1]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[2]_i_1 
       (.I0(p_1_out[23]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [2]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [2]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[3]_i_1 
       (.I0(p_1_out[22]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [3]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [3]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[4]_i_1 
       (.I0(p_1_out[21]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [4]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [4]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[5]_i_1 
       (.I0(p_1_out[20]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [5]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [5]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[6]_i_1 
       (.I0(p_1_out[19]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [6]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [6]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[7]_i_1 
       (.I0(p_1_out[18]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [7]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [7]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[8]_i_1 
       (.I0(p_1_out[17]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [8]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [8]));
  LUT5 #(
    .INIT(32'hAA00C000)) 
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[9]_i_1 
       (.I0(p_1_out[16]),
        .I1(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] [9]),
        .I2(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .I3(s2mm_scndry_resetn),
        .I4(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 ),
        .O(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] [9]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[15]),
        .Q(p_1_out[10]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[14]),
        .Q(p_1_out[11]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[13]),
        .Q(p_1_out[12]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[12]),
        .Q(p_1_out[13]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[11]),
        .Q(p_1_out[14]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[10]),
        .Q(p_1_out[15]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[9]),
        .Q(p_1_out[16]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[8]),
        .Q(p_1_out[17]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[7]),
        .Q(p_1_out[18]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[6]),
        .Q(p_1_out[19]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[5]),
        .Q(p_1_out[20]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[4]),
        .Q(p_1_out[21]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[3]),
        .Q(p_1_out[22]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][23]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[2]),
        .Q(p_1_out[23]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][24]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[1]),
        .Q(p_1_out[24]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][25]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 ),
        .CLK(m_axi_sg_aclk),
        .D(s2mm_cmd_wdata[0]),
        .Q(p_1_out[25]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized2_47
   (out,
    p_37_out,
    p_39_out,
    Q,
    m_axi_sg_aclk);
  output [25:0]out;
  input p_37_out;
  input [25:0]p_39_out;
  input [3:0]Q;
  input m_axi_sg_aclk;

  wire [3:0]Q;
  wire m_axi_sg_aclk;
  wire [25:0]out;
  wire p_37_out;
  wire [25:0]p_39_out;

  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][23]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][24]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][25]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[0]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(p_37_out),
        .CLK(m_axi_sg_aclk),
        .D(p_39_out[16]),
        .Q(out[16]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized3
   (fifo_wren3_out,
    out,
    fifo_full,
    s_axis_s2mm_sts_tvalid,
    \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ,
    s2mm_scndry_resetn,
    tag_stripped,
    \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 ,
    Q,
    m_axi_sg_aclk);
  output fifo_wren3_out;
  output [32:0]out;
  input fifo_full;
  input s_axis_s2mm_sts_tvalid;
  input \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ;
  input s2mm_scndry_resetn;
  input tag_stripped;
  input [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 ;
  input [3:0]Q;
  input m_axi_sg_aclk;

  wire \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ;
  wire [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 ;
  wire [3:0]Q;
  wire fifo_full;
  wire fifo_wren3_out;
  wire m_axi_sg_aclk;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;

  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [0]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][10]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [10]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][11]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [11]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][12]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [12]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][13]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [13]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][14]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [14]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][15]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [15]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][16]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][17]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [17]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][18]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [18]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][19]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [19]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [1]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][20]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [20]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][21]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [21]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][22]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [22]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][23]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [23]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][24]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [24]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][25]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [25]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][26]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [26]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][27]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [27]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][28]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [28]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][29]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [29]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [2]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][30]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [30]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][31]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [31]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][32]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [32]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h04040004)) 
    \INFERRED_GEN.data_reg[15][32]_srl16_i_1 
       (.I0(fifo_full),
        .I1(s_axis_s2mm_sts_tvalid),
        .I2(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ),
        .I3(s2mm_scndry_resetn),
        .I4(tag_stripped),
        .O(fifo_wren3_out));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [3]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [4]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [5]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [6]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [7]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [8]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][9]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(fifo_wren3_out),
        .CLK(m_axi_sg_aclk),
        .D(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 [9]),
        .Q(out[23]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized4
   (p_0_in,
    out,
    sig_wr_fifo,
    p_22_out,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    in,
    Q,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [42:0]out;
  output sig_wr_fifo;
  input p_22_out;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input [41:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_1__0 
       (.I0(p_22_out),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[41]),
        .Q(out[42]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[42]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized4_26
   (sig_calc_error_reg_reg,
    out,
    sig_wr_fifo,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output sig_wr_fifo;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [41:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [42:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[42]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[42]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized5
   (sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_wr_fifo,
    D,
    out,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[1] ,
    sig_first_dbeat_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    Q,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_mm2s_aclk);
  output sig_first_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_wr_fifo;
  output [3:0]D;
  output [12:0]out;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_first_dbeat_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [3:0]Q;
  input [16:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [3:0]Q;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire [12:0]out;
  wire [9:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[1] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[8]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h35300000)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[1] ),
        .I3(sig_first_dbeat_reg_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_first_dbeat_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(sig_cmd_fifo_data_out[8]),
        .I3(sig_cmd_fifo_data_out[7]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized6
   (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    FIFO_Full_reg,
    D,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    lsig_ld_cmd,
    p_7_out_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg_0,
    FIFO_Full_reg_1,
    sig_mstr2sf_cmd_valid,
    in,
    addr,
    m_axi_mm2s_aclk);
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output FIFO_Full_reg;
  output [1:0]D;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input lsig_ld_cmd;
  input p_7_out_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg_0;
  input FIFO_Full_reg_1;
  input sig_mstr2sf_cmd_valid;
  input [2:0]in;
  input [0:1]addr;
  input m_axi_mm2s_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire [0:1]addr;
  wire [2:0]in;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire p_7_out_1;
  wire [8:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2sf_cmd_valid;

  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(lsig_ld_cmd),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_2 
       (.I0(sig_cmd_fifo_data_out[5]),
        .I1(lsig_ld_cmd),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h3A300000)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .I1(sig_cmd_fifo_data_out[8]),
        .I2(lsig_ld_cmd),
        .I3(p_7_out_1),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[4]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(FIFO_Full_reg_0),
        .I1(FIFO_Full_reg_1),
        .I2(sig_mstr2sf_cmd_valid),
        .O(FIFO_Full_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized7
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_wr_fifo,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]out;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_wr_fifo;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:2]addr;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]out;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0 
       (.I0(out),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0 
       (.I0(out),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized8
   (p_0_in,
    out,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_wr_fifo,
    E,
    sig_push_coelsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    p_4_out,
    \sig_wdc_statcnt_reg[0] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]_0 ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    in,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [2:0]out;
  output [2:0]D;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output sig_wr_fifo;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output p_4_out;
  input [3:0]\sig_wdc_statcnt_reg[0] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [3:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]_0 ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [3:0]in;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [3:0]in;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_wdc_statcnt_reg[0] ;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .O(p_4_out));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'h0000AAA2)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .I2(out[1]),
        .I3(sig_dcntl_sfifo_out),
        .I4(Q[3]),
        .O(sig_push_coelsc_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[0]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT5 #(
    .INIT(32'hABAAFFFF)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(Q[3]),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .I4(sig_coelsc_reg_empty),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h555D)) 
    \INFERRED_GEN.cnt_i[3]_i_2__0 
       (.I0(sig_coelsc_reg_empty),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .I2(out[1]),
        .I3(sig_dcntl_sfifo_out),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0040)) 
    \INFERRED_GEN.data_reg[5][6]_srl6_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] ),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]_0 ),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(sig_wr_fifo));
  LUT6 #(
    .INIT(64'h5A5AA525F0F00F0F)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(\sig_wdc_statcnt_reg[0] [2]),
        .I2(\sig_wdc_statcnt_reg[0] [1]),
        .I3(\sig_wdc_statcnt_reg[0] [3]),
        .I4(\sig_wdc_statcnt_reg[0] [0]),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h7F80EC13)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(\sig_wdc_statcnt_reg[0] [0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3] ),
        .I3(\sig_wdc_statcnt_reg[0] [2]),
        .I4(\sig_wdc_statcnt_reg[0] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9999999999991998)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(sig_wr_fifo),
        .I2(\sig_wdc_statcnt_reg[0] [1]),
        .I3(\sig_wdc_statcnt_reg[0] [2]),
        .I4(\sig_wdc_statcnt_reg[0] [0]),
        .I5(\sig_wdc_statcnt_reg[0] [3]),
        .O(E));
  LUT6 #(
    .INIT(64'h7F80FE01FF00FA05)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(\sig_wdc_statcnt_reg[0] [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(\sig_wdc_statcnt_reg[0] [2]),
        .I3(\sig_wdc_statcnt_reg[0] [3]),
        .I4(\sig_wdc_statcnt_reg[0] [0]),
        .I5(sig_wr_fifo),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized9
   (FIFO_Full_reg,
    D,
    out,
    \sig_next_strt_offset_reg[0] ,
    \sig_next_strt_offset_reg[1] ,
    sig_curr_eof_reg_reg,
    sig_curr_eof_reg_reg_0,
    p_9_out,
    Q,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ,
    in,
    m_axi_s2mm_aclk);
  output FIFO_Full_reg;
  output [0:0]D;
  output [19:0]out;
  output [0:0]\sig_next_strt_offset_reg[0] ;
  output [0:0]\sig_next_strt_offset_reg[1] ;
  input sig_curr_eof_reg_reg;
  input sig_curr_eof_reg_reg_0;
  input p_9_out;
  input [2:0]Q;
  input [1:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input [1:0]\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  input [20:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire [1:0]\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  wire [2:0]Q;
  wire [20:0]in;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire p_9_out;
  wire [7:7]sig_cmd_fifo_data_out;
  wire sig_curr_eof_reg_reg;
  wire sig_curr_eof_reg_reg_0;
  wire [0:0]\sig_next_strt_offset_reg[0] ;
  wire [0:0]\sig_next_strt_offset_reg[1] ;

  LUT5 #(
    .INIT(32'h000F0D0F)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(out[19]),
        .I1(Q[2]),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'h6966)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2__0 
       (.I0(sig_cmd_fifo_data_out),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] [0]),
        .I3(out[0]),
        .O(\sig_next_strt_offset_reg[1] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_curr_eof_reg_reg),
        .I1(sig_curr_eof_reg_reg_0),
        .I2(p_9_out),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[12]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(out[1]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] [0]),
        .O(\sig_next_strt_offset_reg[0] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f
   (FIFO_Full,
    sts2_rden,
    out,
    SR,
    m_axi_sg_aclk,
    follower_empty_s2mm,
    sts2_queue_wren,
    updt_sts,
    writing_app_fields,
    p_3_out_2,
    in);
  output FIFO_Full;
  output sts2_rden;
  output [33:0]out;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input follower_empty_s2mm;
  input sts2_queue_wren;
  input updt_sts;
  input writing_app_fields;
  input p_3_out_2;
  input [0:33]in;

  wire FIFO_Full;
  wire [0:0]SR;
  wire follower_empty_s2mm;
  wire [0:33]in;
  wire m_axi_sg_aclk;
  wire [33:0]out;
  wire p_3_out_2;
  wire sts2_queue_wren;
  wire sts2_rden;
  wire updt_sts;
  wire writing_app_fields;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.FIFO_Full(FIFO_Full),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg (sts2_rden),
        .SR(SR),
        .follower_empty_s2mm(follower_empty_s2mm),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_3_out_2(p_3_out_2),
        .sts2_queue_wren(sts2_queue_wren),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized0
   (Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_push_coelsc_reg,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    sig_rd_fifo__0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input sig_push_coelsc_reg;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .Q(Q),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    p_4_out,
    out,
    E,
    \sig_wdc_statcnt_reg[0] ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_sg_aclk,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg;
  output p_4_out;
  output [1:0]out;
  output [0:0]E;
  output [1:0]\sig_wdc_statcnt_reg[0] ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [2:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [1:0]\sig_wdc_statcnt_reg[0] ;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .Q(Q),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ),
        .sig_wr_fifo(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized10
   (FIFO_Full_reg,
    SS,
    \storage_data_reg[1] ,
    out,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ,
    p_0_out,
    sig_last_reg_out_reg,
    Q,
    sig_eop_sent,
    E,
    \storage_data_reg[2] ,
    \storage_data_reg[1]_0 ,
    \storage_data_reg[0] ,
    \storage_data_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ,
    \storage_data_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    sig_strm_tlast,
    sig_eop_sent_reg_reg,
    sig_tlast_error_reg,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    sig_flush_db1,
    sig_flush_db2,
    \sig_data_reg_out_reg[31] ,
    sig_err_underflow_reg,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_eop_halt_xfer,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 );
  output FIFO_Full_reg;
  output [0:0]SS;
  output [0:0]\storage_data_reg[1] ;
  output [5:0]out;
  output \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  output p_0_out;
  output sig_last_reg_out_reg;
  output [0:0]Q;
  output sig_eop_sent;
  output [0:0]E;
  output [0:0]\storage_data_reg[2] ;
  output [0:0]\storage_data_reg[1]_0 ;
  output [0:0]\storage_data_reg[0] ;
  output [0:0]\storage_data_reg[3] ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  output [0:0]\storage_data_reg[3]_0 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input sig_strm_tlast;
  input sig_eop_sent_reg_reg;
  input sig_tlast_error_reg;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input sig_flush_db1;
  input sig_flush_db2;
  input \sig_data_reg_out_reg[31] ;
  input sig_err_underflow_reg;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_eop_halt_xfer;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out_reg[31] ;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_err_underflow_reg;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_last_reg_out_reg;
  wire sig_strm_tlast;
  wire sig_tlast_error_reg;
  wire slice_insert_valid;
  wire [0:0]\storage_data_reg[0] ;
  wire [0:0]\storage_data_reg[1] ;
  wire [0:0]\storage_data_reg[1]_0 ;
  wire [0:0]\storage_data_reg[2] ;
  wire [0:0]\storage_data_reg[3] ;
  wire [0:0]\storage_data_reg[3]_0 ;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized10 I_SRL_FIFO_RBU_F
       (.E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q(Q),
        .SS(SS),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_out(p_0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_tlast_error_reg(sig_tlast_error_reg),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[0] (\storage_data_reg[0] ),
        .\storage_data_reg[1] (\storage_data_reg[1] ),
        .\storage_data_reg[1]_0 (\storage_data_reg[1]_0 ),
        .\storage_data_reg[2] (\storage_data_reg[2] ),
        .\storage_data_reg[3] (\storage_data_reg[3] ),
        .\storage_data_reg[3]_0 (\storage_data_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized11
   (FIFO_Full_reg,
    S,
    out,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    DI,
    \sig_uncom_wrcnt_reg[4] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \sig_uncom_wrcnt_reg[4]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    O,
    \sig_uncom_wrcnt_reg[4]_1 ,
    \sig_uncom_wrcnt_reg[3] ,
    sig_good_sin_strm_dbeat,
    sig_push_len_fifo,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    CO,
    full,
    sig_dre2ibtt_tvalid,
    \sig_uncom_wrcnt0_inferred__0/i__carry ,
    \sig_uncom_wrcnt_reg[4]_2 );
  output FIFO_Full_reg;
  output [2:0]S;
  output [0:0]out;
  output [3:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]DI;
  output \sig_uncom_wrcnt_reg[4] ;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [3:0]\sig_uncom_wrcnt_reg[4]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [5:0]Q;
  input [3:0]O;
  input \sig_uncom_wrcnt_reg[4]_1 ;
  input \sig_uncom_wrcnt_reg[3] ;
  input sig_good_sin_strm_dbeat;
  input sig_push_len_fifo;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]CO;
  input full;
  input sig_dre2ibtt_tvalid;
  input \sig_uncom_wrcnt0_inferred__0/i__carry ;
  input [3:0]\sig_uncom_wrcnt_reg[4]_2 ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [2:0]DI;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]O;
  wire [5:0]Q;
  wire [2:0]S;
  wire full;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_sin_strm_dbeat;
  wire sig_push_len_fifo;
  wire sig_stream_rst;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry ;
  wire \sig_uncom_wrcnt_reg[3] ;
  wire \sig_uncom_wrcnt_reg[4] ;
  wire [3:0]\sig_uncom_wrcnt_reg[4]_0 ;
  wire \sig_uncom_wrcnt_reg[4]_1 ;
  wire [3:0]\sig_uncom_wrcnt_reg[4]_2 ;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized11 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .D(D),
        .DI(DI),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(O),
        .Q(Q),
        .S(S),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_stream_rst(sig_stream_rst),
        .\sig_uncom_wrcnt0_inferred__0/i__carry (\sig_uncom_wrcnt0_inferred__0/i__carry ),
        .\sig_uncom_wrcnt_reg[3] (\sig_uncom_wrcnt_reg[3] ),
        .\sig_uncom_wrcnt_reg[4] (\sig_uncom_wrcnt_reg[4] ),
        .\sig_uncom_wrcnt_reg[4]_0 (\sig_uncom_wrcnt_reg[4]_0 ),
        .\sig_uncom_wrcnt_reg[4]_1 (\sig_uncom_wrcnt_reg[4]_1 ),
        .\sig_uncom_wrcnt_reg[4]_2 (\sig_uncom_wrcnt_reg[4]_2 ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized12
   (FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_last_dbeat_reg,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    SR,
    E,
    sel,
    sig_ld_new_cmd_reg_reg,
    sig_s_ready_out_reg,
    FIFO_Full_reg_0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_1,
    \sig_dbeat_cntr_reg[5] ,
    Q,
    sig_first_dbeat_reg_0,
    sig_last_mmap_dbeat,
    sig_ld_new_cmd_reg,
    sig_s2mm_ld_nxt_len_reg,
    p_11_out,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    empty,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_dqual_reg_empty_reg_1,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_2,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_dqual_reg_full_i_4,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_last_dbeat_reg;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [0:0]SR;
  output [0:0]E;
  output sel;
  output sig_ld_new_cmd_reg_reg;
  output sig_s_ready_out_reg;
  output FIFO_Full_reg_0;
  output [11:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_1;
  input \sig_dbeat_cntr_reg[5] ;
  input [7:0]Q;
  input sig_first_dbeat_reg_0;
  input sig_last_mmap_dbeat;
  input sig_ld_new_cmd_reg;
  input sig_s2mm_ld_nxt_len_reg;
  input p_11_out;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input empty;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_dqual_reg_empty_reg_1;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_dqual_reg_full_i_4;
  input [15:0]sig_next_calc_error_reg_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire empty;
  wire m_axi_s2mm_aclk;
  wire [11:0]out;
  wire p_11_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire [2:0]sig_dqual_reg_full_i_4;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire [15:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized12 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .Q(Q),
        .SR(SR),
        .empty(empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_cmd2data_valid_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full_i_4(sig_dqual_reg_full_i_4),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized2
   (p_3_out_1,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \GEN_SM_FOR_LENGTH.desc_fetch_req_reg ,
    D,
    s2mm_cmnd_idle1__2,
    \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ,
    sts_received_re,
    fifo_sinit,
    m_axi_sg_aclk,
    ch2_ftch_queue_empty,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    p_19_out,
    queue_sinit2,
    p_10_out,
    Q,
    s2mm_stop_i2_out,
    s2mm_dmacr,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ,
    s2mm_scndry_resetn,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[0] ,
    s2mm_cmd_wdata);
  output p_3_out_1;
  output \GEN_S2MM.queue_dout2_valid_reg ;
  output [0:0]\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ;
  output [0:0]D;
  output s2mm_cmnd_idle1__2;
  output [15:0]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ;
  output sts_received_re;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input ch2_ftch_queue_empty;
  input \GEN_S2MM.queue_dout2_new_reg[90] ;
  input p_19_out;
  input queue_sinit2;
  input p_10_out;
  input [0:0]Q;
  input s2mm_stop_i2_out;
  input [0:0]s2mm_dmacr;
  input [15:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ;
  input s2mm_scndry_resetn;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [15:0]s2mm_cmd_wdata;

  wire [0:0]D;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ;
  wire [15:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ;
  wire \GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire [0:0]\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ;
  wire [15:0]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire ch2_ftch_queue_empty;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire p_10_out;
  wire p_19_out;
  wire p_3_out_1;
  wire queue_sinit2;
  wire [15:0]s2mm_cmd_wdata;
  wire s2mm_cmnd_idle1__2;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;
  wire sts_received_re;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ),
        .\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg (sts_received_re),
        .\GEN_S2MM.queue_dout2_new_reg[90] (\GEN_S2MM.queue_dout2_new_reg[90] ),
        .\GEN_S2MM.queue_dout2_valid_reg (\GEN_S2MM.queue_dout2_valid_reg ),
        .\GEN_SM_FOR_LENGTH.desc_fetch_req_reg (\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ),
        .\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] (\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q(Q),
        .ch2_ftch_queue_empty(ch2_ftch_queue_empty),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_10_out(p_10_out),
        .p_19_out(p_19_out),
        .p_3_out_1(p_3_out_1),
        .queue_sinit2(queue_sinit2),
        .s2mm_cmd_wdata(s2mm_cmd_wdata),
        .s2mm_cmnd_idle1__2(s2mm_cmnd_idle1__2),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s2mm_stop_i2_out(s2mm_stop_i2_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized2_44
   (\FSM_sequential_mm2s_cs_reg[1] ,
    mm2s_ns0__2,
    write_cmnd_cmb,
    \dmacr_i_reg[0] ,
    sts_received_re,
    out,
    p_0_in__0,
    m_axi_sg_aclk,
    Q,
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ,
    ch1_ftch_queue_empty,
    mm2s_dmacr,
    \FSM_sequential_mm2s_cs_reg[0] ,
    mm2s_stop_i,
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ,
    \FSM_sequential_mm2s_cs_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    mm2s_halt,
    p_37_out,
    p_39_out);
  output [0:0]\FSM_sequential_mm2s_cs_reg[1] ;
  output mm2s_ns0__2;
  output write_cmnd_cmb;
  output \dmacr_i_reg[0] ;
  output sts_received_re;
  output [25:0]out;
  input p_0_in__0;
  input m_axi_sg_aclk;
  input [1:0]Q;
  input \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  input ch1_ftch_queue_empty;
  input [0:0]mm2s_dmacr;
  input \FSM_sequential_mm2s_cs_reg[0] ;
  input mm2s_stop_i;
  input \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ;
  input \FSM_sequential_mm2s_cs_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input mm2s_halt;
  input p_37_out;
  input [25:0]p_39_out;

  wire \FSM_sequential_mm2s_cs_reg[0] ;
  wire \FSM_sequential_mm2s_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_mm2s_cs_reg[1] ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [1:0]Q;
  wire ch1_ftch_queue_empty;
  wire \dmacr_i_reg[0] ;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_ns0__2;
  wire mm2s_stop_i;
  wire [25:0]out;
  wire p_0_in__0;
  wire p_37_out;
  wire [25:0]p_39_out;
  wire sts_received_re;
  wire write_cmnd_cmb;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized2_45 I_SRL_FIFO_RBU_F
       (.\FSM_sequential_mm2s_cs_reg[0] (\FSM_sequential_mm2s_cs_reg[0] ),
        .\FSM_sequential_mm2s_cs_reg[0]_0 (\FSM_sequential_mm2s_cs_reg[0]_0 ),
        .\FSM_sequential_mm2s_cs_reg[1] (\FSM_sequential_mm2s_cs_reg[1] ),
        .\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg (\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ),
        .\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 (\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ),
        .\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg (sts_received_re),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halt(mm2s_halt),
        .mm2s_ns0__2(mm2s_ns0__2),
        .mm2s_stop_i(mm2s_stop_i),
        .out(out),
        .p_0_in__0(p_0_in__0),
        .p_37_out(p_37_out),
        .p_39_out(p_39_out),
        .write_cmnd_cmb(write_cmnd_cmb));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized3
   (\GEN_ASYNC_RESET.scndry_resetn_reg ,
    E,
    s_axis_s2mm_sts_tlast,
    \GEN_SYNC_FIFO.follower_empty_reg ,
    s_axis_s2mm_sts_tready,
    out,
    fifo_sinit,
    m_axi_sg_aclk,
    s2mm_scndry_resetn,
    writing_app_fields,
    FIFO_Full,
    updt_sts,
    \GEN_SYNC_FIFO.follower_empty_reg_0 ,
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ,
    s_axis_s2mm_sts_tvalid,
    \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ,
    tag_stripped);
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output [0:0]E;
  output s_axis_s2mm_sts_tlast;
  output [0:0]\GEN_SYNC_FIFO.follower_empty_reg ;
  output s_axis_s2mm_sts_tready;
  output [32:0]out;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input s2mm_scndry_resetn;
  input writing_app_fields;
  input FIFO_Full;
  input updt_sts;
  input \GEN_SYNC_FIFO.follower_empty_reg_0 ;
  input \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ;
  input s_axis_s2mm_sts_tvalid;
  input [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ;
  input tag_stripped;

  wire [0:0]E;
  wire FIFO_Full;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ;
  wire [0:0]\GEN_SYNC_FIFO.follower_empty_reg ;
  wire \GEN_SYNC_FIFO.follower_empty_reg_0 ;
  wire [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;
  wire updt_sts;
  wire writing_app_fields;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.E(E),
        .FIFO_Full(FIFO_Full),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg (\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ),
        .\GEN_SYNC_FIFO.follower_empty_reg (\GEN_SYNC_FIFO.follower_empty_reg ),
        .\GEN_SYNC_FIFO.follower_empty_reg_0 (\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] (\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tlast(s_axis_s2mm_sts_tlast),
        .s_axis_s2mm_sts_tready(s_axis_s2mm_sts_tready),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized4
   (FIFO_Full_reg,
    p_0_in,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_ok_to_post_wr_addr,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    p_22_out,
    in);
  output FIFO_Full_reg;
  output p_0_in;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_ok_to_post_wr_addr;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input p_22_out;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_ok_to_post_wr_addr;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .FIFO_Full_reg_2(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized4_23
   (FIFO_Full_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_halt_reg_reg,
    FIFO_Full_reg_0,
    SS,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    in);
  output FIFO_Full_reg;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized4_24 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized5
   (FIFO_Full_reg,
    D,
    sig_last_dbeat_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_first_dbeat_reg,
    FIFO_Full_reg_0,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_first_dbeat_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_next_tag_reg[0]_i_3 ,
    full,
    sig_dqual_reg_empty_reg_0,
    m_axi_mm2s_rvalid,
    \sig_next_tag_reg[0]_i_3_0 ,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg;
  output [7:0]D;
  output sig_last_dbeat_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_first_dbeat_reg;
  output FIFO_Full_reg_0;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [12:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_first_dbeat_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]\sig_next_tag_reg[0]_i_3 ;
  input full;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mm2s_rvalid;
  input \sig_next_tag_reg[0]_i_3_0 ;
  input sig_dqual_reg_full;
  input [16:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [12:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire [2:0]\sig_next_tag_reg[0]_i_3 ;
  wire \sig_next_tag_reg[0]_i_3_0 ;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg[0]_i_3 (\sig_next_tag_reg[0]_i_3 ),
        .\sig_next_tag_reg[0]_i_3_0 (\sig_next_tag_reg[0]_i_3_0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    Q,
    FIFO_Full_reg_0,
    E,
    D,
    SS,
    m_axi_mm2s_aclk,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    p_7_out_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg_1,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    dout,
    in);
  output FIFO_Full_reg;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [0:0]Q;
  output FIFO_Full_reg_0;
  output [0:0]E;
  output [1:0]D;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input p_7_out_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg_1;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]dout;
  input [2:0]in;

  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]dout;
  wire [2:0]in;
  wire m_axi_mm2s_aclk;
  wire p_7_out_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2sf_cmd_valid;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_1),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .dout(dout),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_7_out_1(p_7_out_1),
        .sel(FIFO_Full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized7
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_s2mm_bready,
    E,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    \sig_addr_posted_cntr_reg[1] ,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bready_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output m_axi_s2mm_bready;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input \sig_addr_posted_cntr_reg[1] ;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input [0:0]out;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_s2mm_bready_0;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized8
   (FIFO_Full_reg,
    p_0_in,
    out,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    D,
    E,
    sig_push_coelsc_reg,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_wdc_statcnt_reg[0] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg;
  output p_0_in;
  output [2:0]out;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]D;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [3:0]\sig_wdc_statcnt_reg[0] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [3:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [3:0]in;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_wdc_statcnt_reg[0] ;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_f__parameterized9
   (FIFO_Full_reg,
    FIFO_Full_reg_0,
    Q,
    D,
    out,
    \sig_next_strt_offset_reg[0] ,
    \sig_next_strt_offset_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_ld_dre_cmd,
    p_9_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ,
    in);
  output FIFO_Full_reg;
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output [2:0]D;
  output [18:0]out;
  output [0:0]\sig_next_strt_offset_reg[0] ;
  output [0:0]\sig_next_strt_offset_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_ld_dre_cmd;
  input p_9_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input [1:0]\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  input [20:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire [1:0]\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [20:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_9_out;
  wire [0:0]\sig_next_strt_offset_reg[0] ;
  wire [0:0]\sig_next_strt_offset_reg[1] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized9 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] (\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_9_out(p_9_out),
        .sel(FIFO_Full_reg_0),
        .\sig_next_strt_offset_reg[0] (\sig_next_strt_offset_reg[0] ),
        .\sig_next_strt_offset_reg[1] (\sig_next_strt_offset_reg[1] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f
   (FIFO_Full,
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ,
    out,
    SR,
    m_axi_sg_aclk,
    follower_empty_s2mm,
    sts2_queue_wren,
    updt_sts,
    writing_app_fields,
    p_3_out_2,
    in);
  output FIFO_Full;
  output \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  output [33:0]out;
  input [0:0]SR;
  input m_axi_sg_aclk;
  input follower_empty_s2mm;
  input sts2_queue_wren;
  input updt_sts;
  input writing_app_fields;
  input p_3_out_2;
  input [0:33]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire FIFO_Full;
  wire \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire follower_empty_s2mm;
  wire [0:33]in;
  wire m_axi_sg_aclk;
  wire [33:0]out;
  wire p_3_out_2;
  wire sts2_queue_wren;
  wire updt_sts;
  wire writing_app_fields;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f_61 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full(FIFO_Full),
        .\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg (\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .follower_empty_s2mm(follower_empty_s2mm),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .p_3_out_2(p_3_out_2),
        .sts2_queue_wren(sts2_queue_wren),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
  design_1_axi_ethernet_0_dma_0_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .sts2_queue_wren(sts2_queue_wren));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized0
   (Q,
    m_axi_sg_bready,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    out,
    p_2_out,
    sig_stream_rst,
    m_axi_sg_aclk,
    sig_push_coelsc_reg,
    m_axi_sg_bvalid,
    sig_inhibit_rdy_n,
    sig_rd_fifo__0,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_sg_bresp);
  output [0:0]Q;
  output m_axi_sg_bready;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]out;
  output p_2_out;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input sig_push_coelsc_reg;
  input m_axi_sg_bvalid;
  input sig_inhibit_rdy_n;
  input sig_rd_fifo__0;
  input [1:0]D;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]m_axi_sg_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire p_2_out;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_rd_fifo__0;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_56 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .p_2_out(p_2_out),
        .sel(sig_wr_fifo),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    p_4_out,
    out,
    E,
    \sig_wdc_statcnt_reg[0] ,
    sig_push_coelsc_reg,
    sig_rd_fifo__0,
    sig_data2wsc_cmd_cmplt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    sig_stream_rst,
    m_axi_sg_aclk,
    D,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output p_4_out;
  output [1:0]out;
  output [0:0]E;
  output [1:0]\sig_wdc_statcnt_reg[0] ;
  output sig_push_coelsc_reg;
  output sig_rd_fifo__0;
  output sig_data2wsc_cmd_cmplt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input sig_stream_rst;
  input m_axi_sg_aclk;
  input [2:0]D;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n;
  input [2:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [2:0]Q;
  wire [0:0]addr_i_p1;
  wire fifo_full_p1;
  wire [2:0]in;
  wire m_axi_sg_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_rd_fifo__0;
  wire sig_rd_fifo__0_0;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [1:0]\sig_wdc_statcnt_reg[0] ;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_57 CNTR_INCR_DECR_ADDN_F_I
       (.D(addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_rd_fifo__0(sig_rd_fifo__0),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg (addr_i_p1),
        .\INFERRED_GEN.cnt_i_reg[0] (FIFO_Full_reg_0),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_rd_fifo__0_0(sig_rd_fifo__0_0),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ),
        .\sig_wdc_statcnt_reg[2] (Q),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized10
   (FIFO_Full_reg_0,
    SS,
    \storage_data_reg[1] ,
    out,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ,
    p_0_out,
    sig_last_reg_out_reg,
    Q,
    sig_eop_sent,
    E,
    \storage_data_reg[2] ,
    \storage_data_reg[1]_0 ,
    \storage_data_reg[0] ,
    \storage_data_reg[3] ,
    \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ,
    \storage_data_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    sig_strm_tlast,
    sig_eop_sent_reg_reg,
    sig_tlast_error_reg,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    sig_flush_db1,
    sig_flush_db2,
    \sig_data_reg_out_reg[31] ,
    sig_err_underflow_reg,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    sig_eop_halt_xfer,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 );
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output [0:0]\storage_data_reg[1] ;
  output [5:0]out;
  output \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  output p_0_out;
  output sig_last_reg_out_reg;
  output [0:0]Q;
  output sig_eop_sent;
  output [0:0]E;
  output [0:0]\storage_data_reg[2] ;
  output [0:0]\storage_data_reg[1]_0 ;
  output [0:0]\storage_data_reg[0] ;
  output [0:0]\storage_data_reg[3] ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  output [0:0]\storage_data_reg[3]_0 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input sig_strm_tlast;
  input sig_eop_sent_reg_reg;
  input sig_tlast_error_reg;
  input \INFERRED_GEN.cnt_i_reg[4]_0 ;
  input sig_flush_db1;
  input sig_flush_db2;
  input \sig_data_reg_out_reg[31] ;
  input sig_err_underflow_reg;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input sig_eop_halt_xfer;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4] ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out_reg[31] ;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_err_underflow_reg;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_last_reg_out_reg;
  wire sig_strm_tlast;
  wire sig_tlast_error_reg;
  wire [8:8]sig_tstrb_fifo_data_out;
  wire slice_insert_valid;
  wire [0:0]\storage_data_reg[0] ;
  wire [0:0]\storage_data_reg[1] ;
  wire [0:0]\storage_data_reg[1]_0 ;
  wire [0:0]\storage_data_reg[2] ;
  wire [0:0]\storage_data_reg[3] ;
  wire [0:0]\storage_data_reg[3]_0 ;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_eop_sent_reg_reg),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_1 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_tstrb_fifo_data_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .slice_insert_valid(slice_insert_valid));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized10 DYNSHREG_F_I
       (.E(E),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] (FIFO_Full_reg_0),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_err_underflow_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out,out}),
        .p_0_out(p_0_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_err_underflow_reg(sig_err_underflow_reg),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_tlast_error_reg(sig_tlast_error_reg),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[0] (\storage_data_reg[0] ),
        .\storage_data_reg[1] (\storage_data_reg[1] ),
        .\storage_data_reg[1]_0 (\storage_data_reg[1]_0 ),
        .\storage_data_reg[2] (\storage_data_reg[2] ),
        .\storage_data_reg[3] (\storage_data_reg[3] ),
        .\storage_data_reg[3]_0 (\storage_data_reg[3]_0 ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized11
   (FIFO_Full_reg_0,
    S,
    out,
    D,
    \INFERRED_GEN.cnt_i_reg[3] ,
    DI,
    \sig_uncom_wrcnt_reg[4] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \sig_uncom_wrcnt_reg[4]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    O,
    \sig_uncom_wrcnt_reg[4]_1 ,
    \sig_uncom_wrcnt_reg[3] ,
    sig_good_sin_strm_dbeat,
    sig_push_len_fifo,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    CO,
    full,
    sig_dre2ibtt_tvalid,
    \sig_uncom_wrcnt0_inferred__0/i__carry ,
    \sig_uncom_wrcnt_reg[4]_2 );
  output FIFO_Full_reg_0;
  output [2:0]S;
  output [0:0]out;
  output [3:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]DI;
  output \sig_uncom_wrcnt_reg[4] ;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [3:0]\sig_uncom_wrcnt_reg[4]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [5:0]Q;
  input [3:0]O;
  input \sig_uncom_wrcnt_reg[4]_1 ;
  input \sig_uncom_wrcnt_reg[3] ;
  input sig_good_sin_strm_dbeat;
  input sig_push_len_fifo;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]CO;
  input full;
  input sig_dre2ibtt_tvalid;
  input \sig_uncom_wrcnt0_inferred__0/i__carry ;
  input [3:0]\sig_uncom_wrcnt_reg[4]_2 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [0:0]CO;
  wire [3:0]D;
  wire [2:0]DI;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]O;
  wire [5:0]Q;
  wire [2:0]S;
  wire fifo_full_p1;
  wire full;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_sin_strm_dbeat;
  wire sig_push_len_fifo;
  wire sig_stream_rst;
  wire \sig_uncom_wrcnt0_inferred__0/i__carry ;
  wire \sig_uncom_wrcnt_reg[3] ;
  wire \sig_uncom_wrcnt_reg[4] ;
  wire [3:0]\sig_uncom_wrcnt_reg[4]_0 ;
  wire \sig_uncom_wrcnt_reg[4]_1 ;
  wire [3:0]\sig_uncom_wrcnt_reg[4]_2 ;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized1_12 CNTR_INCR_DECR_ADDN_F_I
       (.CO(CO),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_ok_to_post_wr_addr_reg(\sig_uncom_wrcnt_reg[3] ),
        .sig_push_len_fifo(sig_push_len_fifo),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized11 DYNSHREG_F_I
       (.D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .full(full),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_good_sin_strm_dbeat(sig_good_sin_strm_dbeat),
        .sig_push_len_fifo(sig_push_len_fifo),
        .\sig_uncom_wrcnt0_inferred__0/i__carry (\sig_uncom_wrcnt0_inferred__0/i__carry ),
        .\sig_uncom_wrcnt_reg[3] (\sig_uncom_wrcnt_reg[3] ),
        .\sig_uncom_wrcnt_reg[4] (\sig_uncom_wrcnt_reg[4] ),
        .\sig_uncom_wrcnt_reg[4]_0 (\sig_uncom_wrcnt_reg[4]_0 ),
        .\sig_uncom_wrcnt_reg[4]_1 (\sig_uncom_wrcnt_reg[4]_1 ),
        .\sig_uncom_wrcnt_reg[4]_2 (\sig_uncom_wrcnt_reg[4]_2 ),
        .\sig_uncom_wrcnt_reg[4]_3 ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized12
   (FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_last_dbeat_reg,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    SR,
    E,
    sig_cmd2data_valid_reg,
    sig_ld_new_cmd_reg_reg,
    sig_s_ready_out_reg,
    FIFO_Full_reg_1,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_1,
    \sig_dbeat_cntr_reg[5] ,
    Q,
    sig_first_dbeat_reg_0,
    sig_last_mmap_dbeat,
    sig_ld_new_cmd_reg,
    sig_s2mm_ld_nxt_len_reg,
    p_11_out,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    empty,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg,
    sig_dqual_reg_empty_reg_1,
    sig_wdc_status_going_full,
    sig_dqual_reg_empty_reg_2,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_dqual_reg_full_i_4,
    sig_next_calc_error_reg_reg);
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_last_dbeat_reg;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [0:0]SR;
  output [0:0]E;
  output sig_cmd2data_valid_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_s_ready_out_reg;
  output FIFO_Full_reg_1;
  output [11:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_1;
  input \sig_dbeat_cntr_reg[5] ;
  input [7:0]Q;
  input sig_first_dbeat_reg_0;
  input sig_last_mmap_dbeat;
  input sig_ld_new_cmd_reg;
  input sig_s2mm_ld_nxt_len_reg;
  input p_11_out;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input empty;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg;
  input sig_dqual_reg_empty_reg_1;
  input sig_wdc_status_going_full;
  input sig_dqual_reg_empty_reg_2;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input [2:0]sig_dqual_reg_full_i_4;
  input [15:0]sig_next_calc_error_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire CNTR_INCR_DECR_ADDN_F_I_n_9;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire [7:0]Q;
  wire [0:0]SR;
  wire empty;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [11:0]out;
  wire p_11_out;
  wire sig_cmd2data_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire [2:0]sig_dqual_reg_full_i_4;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire [15:0]sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_s2mm_ld_nxt_len_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1]_0 ({CNTR_INCR_DECR_ADDN_F_I_n_8,CNTR_INCR_DECR_ADDN_F_I_n_9}),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (sig_s2mm_ld_nxt_len_reg),
        .Q(Q),
        .SR(SR),
        .empty(empty),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .sel(sig_cmd2data_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[0] (sig_first_dbeat_reg),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_1),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full_i_4_0(sig_dqual_reg_full_i_4),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized12 DYNSHREG_F_I
       (.D(D[3:0]),
        .Q(Q[3:0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sel(sig_cmd2data_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_1),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0({CNTR_INCR_DECR_ADDN_F_I_n_8,CNTR_INCR_DECR_ADDN_F_I_n_9}),
        .sig_s2mm_ld_nxt_len_reg(sig_s2mm_ld_nxt_len_reg),
        .sig_s2mm_ld_nxt_len_reg_0(FIFO_Full_reg_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_4__0 
       (.I0(FIFO_Full_reg_0),
        .I1(sig_s2mm_ld_nxt_len_reg),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized2
   (p_3_out_1,
    \GEN_S2MM.queue_dout2_valid_reg ,
    \GEN_SM_FOR_LENGTH.desc_fetch_req_reg ,
    D,
    s2mm_cmnd_idle1__2,
    \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ,
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ,
    fifo_sinit,
    m_axi_sg_aclk,
    ch2_ftch_queue_empty,
    \GEN_S2MM.queue_dout2_new_reg[90] ,
    p_19_out,
    queue_sinit2,
    p_10_out,
    Q,
    s2mm_stop_i2_out,
    s2mm_dmacr,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ,
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ,
    s2mm_scndry_resetn,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[0] ,
    s2mm_cmd_wdata);
  output p_3_out_1;
  output \GEN_S2MM.queue_dout2_valid_reg ;
  output [0:0]\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ;
  output [0:0]D;
  output s2mm_cmnd_idle1__2;
  output [15:0]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ;
  output \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input ch2_ftch_queue_empty;
  input \GEN_S2MM.queue_dout2_new_reg[90] ;
  input p_19_out;
  input queue_sinit2;
  input p_10_out;
  input [0:0]Q;
  input s2mm_stop_i2_out;
  input [0:0]s2mm_dmacr;
  input [15:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ;
  input \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ;
  input s2mm_scndry_resetn;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input s2mm_halt;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [15:0]s2mm_cmd_wdata;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [0:0]D;
  wire \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ;
  wire [15:0]\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ;
  wire \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ;
  wire \GEN_S2MM.queue_dout2_new_reg[90] ;
  wire \GEN_S2MM.queue_dout2_valid_reg ;
  wire [0:0]\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ;
  wire [15:0]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire ch2_ftch_queue_empty;
  wire fifo_full_p1;
  wire fifo_sinit;
  wire m_axi_sg_aclk;
  wire p_10_out;
  wire p_19_out;
  wire p_2_out;
  wire p_3_out_1;
  wire queue_sinit2;
  wire [15:0]s2mm_cmd_wdata;
  wire s2mm_cmnd_idle1__2;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_scndry_resetn;
  wire s2mm_stop_i2_out;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f_43 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg (\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .fifo_sinit(fifo_sinit),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_halt(s2mm_halt));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0] ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_0 (\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] (\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[15] ),
        .\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] (\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[15] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_cmd_wdata(s2mm_cmd_wdata),
        .s2mm_scndry_resetn(s2mm_scndry_resetn));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(p_2_out),
        .R(fifo_sinit));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \FSM_onehot_GEN_SM_FOR_LENGTH.s2mm_cs[1]_i_1 
       (.I0(Q),
        .I1(s2mm_stop_i2_out),
        .I2(ch2_ftch_queue_empty),
        .I3(s2mm_dmacr),
        .I4(p_2_out),
        .I5(\GEN_S2MM.queue_dout2_new_reg[90] ),
        .O(D));
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3__0 
       (.I0(\GEN_S2MM.queue_dout2_new_reg[90] ),
        .I1(p_2_out),
        .I2(s2mm_dmacr),
        .I3(ch2_ftch_queue_empty),
        .I4(s2mm_stop_i2_out),
        .O(s2mm_cmnd_idle1__2));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_S2MM.queue_dout2_new[90]_i_1 
       (.I0(p_19_out),
        .I1(\GEN_S2MM.queue_dout2_new_reg[90] ),
        .I2(p_2_out),
        .I3(ch2_ftch_queue_empty),
        .O(\GEN_SM_FOR_LENGTH.desc_fetch_req_reg ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \GEN_S2MM.queue_dout2_valid_i_1 
       (.I0(p_10_out),
        .I1(ch2_ftch_queue_empty),
        .I2(p_2_out),
        .I3(\GEN_S2MM.queue_dout2_new_reg[90] ),
        .I4(p_19_out),
        .I5(queue_sinit2),
        .O(\GEN_S2MM.queue_dout2_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \GEN_S2MM.queue_empty2_new_i_1 
       (.I0(ch2_ftch_queue_empty),
        .I1(p_2_out),
        .I2(\GEN_S2MM.queue_dout2_new_reg[90] ),
        .I3(p_19_out),
        .I4(queue_sinit2),
        .O(p_3_out_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized2_45
   (\FSM_sequential_mm2s_cs_reg[1] ,
    mm2s_ns0__2,
    write_cmnd_cmb,
    \dmacr_i_reg[0] ,
    \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ,
    out,
    p_0_in__0,
    m_axi_sg_aclk,
    Q,
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ,
    ch1_ftch_queue_empty,
    mm2s_dmacr,
    \FSM_sequential_mm2s_cs_reg[0] ,
    mm2s_stop_i,
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ,
    \FSM_sequential_mm2s_cs_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    mm2s_halt,
    p_37_out,
    p_39_out);
  output [0:0]\FSM_sequential_mm2s_cs_reg[1] ;
  output mm2s_ns0__2;
  output write_cmnd_cmb;
  output \dmacr_i_reg[0] ;
  output \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  output [25:0]out;
  input p_0_in__0;
  input m_axi_sg_aclk;
  input [1:0]Q;
  input \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  input ch1_ftch_queue_empty;
  input [0:0]mm2s_dmacr;
  input \FSM_sequential_mm2s_cs_reg[0] ;
  input mm2s_stop_i;
  input \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ;
  input \FSM_sequential_mm2s_cs_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[4] ;
  input mm2s_halt;
  input p_37_out;
  input [25:0]p_39_out;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire \FSM_sequential_mm2s_cs_reg[0] ;
  wire \FSM_sequential_mm2s_cs_reg[0]_0 ;
  wire [0:0]\FSM_sequential_mm2s_cs_reg[1] ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ;
  wire \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ;
  wire \GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [1:0]Q;
  wire ch1_ftch_queue_empty;
  wire \dmacr_i_reg[0] ;
  wire fifo_full_p1;
  wire m_axi_sg_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_ns0__2;
  wire mm2s_stop_i;
  wire [25:0]out;
  wire p_0_in__0;
  wire p_0_out;
  wire p_37_out;
  wire [25:0]p_39_out;
  wire write_cmnd_cmb;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f_46 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg (\GEN_UPDT_FOR_QUEUE.sts_received_d1_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .mm2s_halt(mm2s_halt),
        .p_0_in__0(p_0_in__0),
        .p_37_out(p_37_out));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized2_47 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .p_37_out(p_37_out),
        .p_39_out(p_39_out));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(p_0_out),
        .R(p_0_in__0));
  LUT6 #(
    .INIT(64'hFFF1FFF1FFF1FFFF)) 
    \FSM_sequential_mm2s_cs[1]_i_4 
       (.I0(mm2s_dmacr),
        .I1(\FSM_sequential_mm2s_cs_reg[0] ),
        .I2(mm2s_stop_i),
        .I3(\FSM_sequential_mm2s_cs_reg[0]_0 ),
        .I4(p_0_out),
        .I5(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ),
        .O(\dmacr_i_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000054)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3 
       (.I0(ch1_ftch_queue_empty),
        .I1(mm2s_dmacr),
        .I2(\FSM_sequential_mm2s_cs_reg[0] ),
        .I3(p_0_out),
        .I4(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ),
        .I5(mm2s_stop_i),
        .O(mm2s_ns0__2));
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_i_1 
       (.I0(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ),
        .I1(p_0_out),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg_0 ),
        .O(write_cmnd_cmb));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MM2S.queue_dout_new[90]_i_1 
       (.I0(mm2s_ns0__2),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_out),
        .I4(\GEN_CMD_BTT_LESS_23.mm2s_cmnd_wr_i_reg ),
        .I5(ch1_ftch_queue_empty),
        .O(\FSM_sequential_mm2s_cs_reg[1] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized3
   (\GEN_ASYNC_RESET.scndry_resetn_reg ,
    E,
    s_axis_s2mm_sts_tlast,
    \GEN_SYNC_FIFO.follower_empty_reg ,
    s_axis_s2mm_sts_tready,
    out,
    fifo_sinit,
    m_axi_sg_aclk,
    s2mm_scndry_resetn,
    writing_app_fields,
    FIFO_Full,
    updt_sts,
    \GEN_SYNC_FIFO.follower_empty_reg_0 ,
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ,
    s_axis_s2mm_sts_tvalid,
    \GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ,
    tag_stripped);
  output \GEN_ASYNC_RESET.scndry_resetn_reg ;
  output [0:0]E;
  output s_axis_s2mm_sts_tlast;
  output [0:0]\GEN_SYNC_FIFO.follower_empty_reg ;
  output s_axis_s2mm_sts_tready;
  output [32:0]out;
  input fifo_sinit;
  input m_axi_sg_aclk;
  input s2mm_scndry_resetn;
  input writing_app_fields;
  input FIFO_Full;
  input updt_sts;
  input \GEN_SYNC_FIFO.follower_empty_reg_0 ;
  input \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ;
  input s_axis_s2mm_sts_tvalid;
  input [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ;
  input tag_stripped;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire [0:0]E;
  wire FIFO_Full;
  wire \GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ;
  wire [0:0]\GEN_SYNC_FIFO.follower_empty_reg ;
  wire \GEN_SYNC_FIFO.follower_empty_reg_0 ;
  wire [0:32]\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ;
  wire fifo_full;
  wire fifo_full_p1;
  wire fifo_sinit;
  wire fifo_wren3_out;
  wire m_axi_sg_aclk;
  wire [32:0]out;
  wire s2mm_scndry_resetn;
  wire s_axis_s2mm_sts_tlast;
  wire s_axis_s2mm_sts_tready;
  wire s_axis_s2mm_sts_tvalid;
  wire tag_stripped;
  wire updt_sts;
  wire writing_app_fields;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f_42 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full(FIFO_Full),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .\GEN_SYNC_FIFO.follower_empty_reg (\GEN_SYNC_FIFO.follower_empty_reg ),
        .\GEN_SYNC_FIFO.follower_empty_reg_0 (\GEN_SYNC_FIFO.follower_empty_reg_0 ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .fifo_full_p1(fifo_full_p1),
        .fifo_sinit(fifo_sinit),
        .fifo_wren3_out(fifo_wren3_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .updt_sts(updt_sts),
        .writing_app_fields(writing_app_fields));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] (\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ),
        .\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0 (\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5}),
        .fifo_full(fifo_full),
        .fifo_wren3_out(fifo_wren3_out),
        .m_axi_sg_aclk(m_axi_sg_aclk),
        .out(out),
        .s2mm_scndry_resetn(s2mm_scndry_resetn),
        .s_axis_s2mm_sts_tvalid(s_axis_s2mm_sts_tvalid),
        .tag_stripped(tag_stripped));
  FDRE FIFO_Full_reg
       (.C(m_axi_sg_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(fifo_full),
        .R(fifo_sinit));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_i_2 
       (.I0(s2mm_scndry_resetn),
        .I1(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ),
        .I2(s_axis_s2mm_sts_tvalid),
        .I3(fifo_full),
        .I4(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFDF000000300000)) 
    \GEN_SYNC_FIFO.tag_stripped_i_1 
       (.I0(\GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32] [0]),
        .I1(fifo_full),
        .I2(s_axis_s2mm_sts_tvalid),
        .I3(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ),
        .I4(s2mm_scndry_resetn),
        .I5(tag_stripped),
        .O(s_axis_s2mm_sts_tlast));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axis_s2mm_sts_tready_INST_0
       (.I0(\GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_valid_cdc_from_reg ),
        .I1(s2mm_scndry_resetn),
        .I2(fifo_full),
        .O(s_axis_s2mm_sts_tready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized4
   (FIFO_Full_reg_0,
    p_0_in,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_ok_to_post_wr_addr,
    sig_addr_reg_empty,
    sig_data2all_tlast_error,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg_2,
    \INFERRED_GEN.cnt_i_reg[0] ,
    p_22_out,
    in);
  output FIFO_Full_reg_0;
  output p_0_in;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_ok_to_post_wr_addr;
  input sig_addr_reg_empty;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg_2;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input p_22_out;
  input [41:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire FIFO_Full_reg_2;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire fifo_full_p1;
  wire [41:0]in;
  wire m_axi_s2mm_aclk;
  wire [42:0]out;
  wire p_0_in;
  wire p_22_out;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_ok_to_post_wr_addr;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_10 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_2),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_ok_to_post_wr_addr(sig_ok_to_post_wr_addr),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_22_out(p_22_out),
        .sig_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3__0 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized4_24
   (FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_halt_reg_reg,
    FIFO_Full_reg_1,
    SS,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    in);
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_1;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [41:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_25 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized4_26 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_1(FIFO_Full_reg_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized5
   (FIFO_Full_reg_0,
    D,
    sig_last_dbeat_reg,
    m_axi_mm2s_rlast_0,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_first_dbeat_reg,
    FIFO_Full_reg_1,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_first_dbeat_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    \sig_next_tag_reg[0]_i_3 ,
    full,
    sig_dqual_reg_empty_reg_0,
    m_axi_mm2s_rvalid,
    \sig_next_tag_reg[0]_i_3_0 ,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg_0;
  output [7:0]D;
  output sig_last_dbeat_reg;
  output m_axi_mm2s_rlast_0;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output sig_first_dbeat_reg;
  output FIFO_Full_reg_1;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output [12:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_first_dbeat_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [2:0]\sig_next_tag_reg[0]_i_3 ;
  input full;
  input sig_dqual_reg_empty_reg_0;
  input m_axi_mm2s_rvalid;
  input \sig_next_tag_reg[0]_i_3_0 ;
  input sig_dqual_reg_full;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_10;
  wire CNTR_INCR_DECR_ADDN_F_I_n_9;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [12:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_sequential_reg;
  wire [2:0]\sig_next_tag_reg[0]_i_3 ;
  wire \sig_next_tag_reg[0]_i_3_0 ;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_18 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:4]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 ({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .Q(Q),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_2(DYNSHREG_F_I_n_1),
        .sig_last_dbeat_reg_3(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .\sig_next_tag_reg[0]_i_3_0 (\sig_next_tag_reg[0]_i_3 ),
        .\sig_next_tag_reg[0]_i_3_1 (\sig_next_tag_reg[0]_i_3_0 ),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.D(D[3:0]),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .Q(Q[3:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_4 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    Q,
    sel,
    E,
    D,
    SS,
    m_axi_mm2s_aclk,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    p_7_out_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    FIFO_Full_reg_1,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    dout,
    in);
  output FIFO_Full_reg_0;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [0:0]Q;
  output sel;
  output [0:0]E;
  output [1:0]D;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input p_7_out_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input FIFO_Full_reg_1;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input [0:0]dout;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [0:0]dout;
  wire fifo_full_p1;
  wire [2:0]in;
  wire lsig_ld_cmd;
  wire m_axi_mm2s_aclk;
  wire p_7_out_1;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2sf_cmd_valid;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_35 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .FIFO_Full_reg(FIFO_Full_reg_1),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .dout(dout),
        .fifo_full_p1(fifo_full_p1),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .lsig_ld_cmd(lsig_ld_cmd),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_7_out_1(p_7_out_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized7
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_s2mm_bready,
    E,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    \sig_addr_posted_cntr_reg[1] ,
    sig_inhibit_rdy_n,
    m_axi_s2mm_bvalid,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bready_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output m_axi_s2mm_bready;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input \sig_addr_posted_cntr_reg[1] ;
  input sig_inhibit_rdy_n;
  input m_axi_s2mm_bvalid;
  input [0:0]out;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_s2mm_bready_0;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .out(out),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_s2mm_bready_INST_0
       (.I0(m_axi_s2mm_bready_0),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'h99999999E6669999)) 
    \sig_addr_posted_cntr[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\sig_addr_posted_cntr_reg[1] ),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFB44FF00FF0044BB)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(\sig_addr_posted_cntr_reg[1] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[1] ),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFF44000000B)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(sig_wr_fifo),
        .I1(\sig_addr_posted_cntr_reg[1] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized8
   (FIFO_Full_reg_0,
    p_0_in,
    out,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    D,
    E,
    sig_push_coelsc_reg,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_wdc_statcnt_reg[0] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output p_0_in;
  output [2:0]out;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]D;
  output [0:0]E;
  output sig_push_coelsc_reg;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [3:0]\sig_wdc_statcnt_reg[0] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [3:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_11;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [3:0]in;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_0_in;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire [3:0]\sig_wdc_statcnt_reg[0] ;
  wire sig_wr_fifo;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized1_9 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(DYNSHREG_F_I_n_11),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (DYNSHREG_F_I_n_11),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] (FIFO_Full_reg_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .\sig_wdc_statcnt_reg[0] (\sig_wdc_statcnt_reg[0] ),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_axi_ethernet_0_dma_0_srl_fifo_rbu_f__parameterized9
   (FIFO_Full_reg_0,
    sel,
    Q,
    D,
    out,
    \sig_next_strt_offset_reg[0] ,
    \sig_next_strt_offset_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_ld_dre_cmd,
    p_9_out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ,
    in);
  output FIFO_Full_reg_0;
  output sel;
  output [0:0]Q;
  output [2:0]D;
  output [18:0]out;
  output [0:0]\sig_next_strt_offset_reg[0] ;
  output [0:0]\sig_next_strt_offset_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_ld_dre_cmd;
  input p_9_out;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input [1:0]\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  input [20:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire FIFO_Full_reg_0;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire [1:0]\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [20:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_9_out;
  wire sel;
  wire [26:26]sig_cmd_fifo_data_out;
  wire [0:0]\sig_next_strt_offset_reg[0] ;
  wire [0:0]\sig_next_strt_offset_reg[1] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;

  design_1_axi_ethernet_0_dma_0_cntr_incr_decr_addn_f__parameterized0_11 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[2:1]),
        .FIFO_Full_reg(sel),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[18],sig_cmd_fifo_data_out}),
        .p_9_out(p_9_out),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst));
  design_1_axi_ethernet_0_dma_0_dynshreg_f__parameterized9 DYNSHREG_F_I
       (.D(D[0]),
        .FIFO_Full_reg(sel),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ({\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [2],\FSM_sequential_sig_cmdcntl_sm_state_reg[0] [0]}),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] (\GEN_MUXFARM_32.sig_shift_case_reg_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[18],sig_cmd_fifo_data_out,out[17:0]}),
        .p_9_out(p_9_out),
        .sig_curr_eof_reg_reg(FIFO_Full_reg_0),
        .sig_curr_eof_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .\sig_next_strt_offset_reg[0] (\sig_next_strt_offset_reg[0] ),
        .\sig_next_strt_offset_reg[1] (\sig_next_strt_offset_reg[1] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_ethernet_0_dma_0_sync_fifo_fg
   (D,
    E,
    m_axi_sg_rvalid_0,
    rst,
    m_axi_sg_aclk,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    \TLAST_GEN.sof_ftch_desc_i_2 ,
    Q,
    \gwack.wr_ack_i_reg ,
    sof_ftch_desc,
    m_axi_sg_rdata,
    sof_ftch_desc_del1,
    follower_empty_mm2s);
  output [32:0]D;
  output [0:0]E;
  output m_axi_sg_rvalid_0;
  input rst;
  input m_axi_sg_aclk;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input \TLAST_GEN.sof_ftch_desc_i_2 ;
  input [1:0]Q;
  input [0:0]\gwack.wr_ack_i_reg ;
  input sof_ftch_desc;
  input [31:0]m_axi_sg_rdata;
  input sof_ftch_desc_del1;
  input follower_empty_mm2s;

  wire [32:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \TLAST_GEN.sof_ftch_desc_i_2 ;
  wire cntrl_fifo_empty;
  wire follower_empty_mm2s;
  wire [0:0]\gwack.wr_ack_i_reg ;
  wire m_axi_sg_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_rvalid_0;
  wire p_0_out;
  wire [31:0]queue_din;
  wire queue_wren;
  wire rst;
  wire sof_ftch_desc;
  wire sof_ftch_desc_del1;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_56 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \GEN_SYNC_FIFO.follower_reg_mm2s[31]_i_2 
       (.I0(follower_empty_mm2s),
        .I1(cntrl_fifo_empty),
        .O(E));
  LUT6 #(
    .INIT(64'hAAACAAAFAAACAAAC)) 
    \TLAST_GEN.sof_ftch_desc_i_3 
       (.I0(m_axi_sg_rvalid),
        .I1(\TLAST_GEN.sof_ftch_desc_i_2 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(p_0_out),
        .I5(\gwack.wr_ack_i_reg ),
        .O(m_axi_sg_rvalid_0));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "33" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "33" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_ethernet_0_dma_0_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_56 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({m_axi_sg_rlast,queue_din}),
        .dout(D),
        .empty(cntrl_fifo_empty),
        .full(p_0_out),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(E),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ),
        .wr_clk(m_axi_sg_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 }),
        .wr_en(queue_wren),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10__0 
       (.I0(m_axi_sg_rdata[24]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[24]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11__0 
       (.I0(m_axi_sg_rdata[23]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[23]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12__0 
       (.I0(m_axi_sg_rdata[22]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[22]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(m_axi_sg_rdata[21]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[21]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(m_axi_sg_rdata[20]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[20]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(m_axi_sg_rdata[19]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[19]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_16 
       (.I0(m_axi_sg_rdata[18]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[18]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_17 
       (.I0(m_axi_sg_rdata[17]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_18 
       (.I0(m_axi_sg_rdata[16]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_19 
       (.I0(m_axi_sg_rdata[15]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_20 
       (.I0(m_axi_sg_rdata[14]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[14]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_21 
       (.I0(m_axi_sg_rdata[13]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[13]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_22 
       (.I0(m_axi_sg_rdata[12]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_23 
       (.I0(m_axi_sg_rdata[11]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_24 
       (.I0(m_axi_sg_rdata[10]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[10]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_25 
       (.I0(m_axi_sg_rdata[9]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[9]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_26 
       (.I0(m_axi_sg_rdata[8]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_27 
       (.I0(m_axi_sg_rdata[7]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_28 
       (.I0(m_axi_sg_rdata[6]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_29 
       (.I0(m_axi_sg_rdata[5]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[5]));
  LUT4 #(
    .INIT(16'h4000)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2__1 
       (.I0(p_0_out),
        .I1(sof_ftch_desc),
        .I2(\gwack.wr_ack_i_reg ),
        .I3(m_axi_sg_rvalid),
        .O(queue_wren));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_30 
       (.I0(m_axi_sg_rdata[4]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_31 
       (.I0(m_axi_sg_rdata[3]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_32 
       (.I0(m_axi_sg_rdata[2]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_33 
       (.I0(m_axi_sg_rdata[1]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_34 
       (.I0(m_axi_sg_rdata[0]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[0]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3__1 
       (.I0(m_axi_sg_rdata[31]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[31]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4__0 
       (.I0(m_axi_sg_rdata[30]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[30]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5__0 
       (.I0(m_axi_sg_rdata[29]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[29]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6__0 
       (.I0(m_axi_sg_rdata[28]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[28]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7__0 
       (.I0(m_axi_sg_rdata[27]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[27]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8__0 
       (.I0(m_axi_sg_rdata[26]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[26]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9__0 
       (.I0(m_axi_sg_rdata[25]),
        .I1(sof_ftch_desc_del1),
        .I2(sof_ftch_desc),
        .O(queue_din[25]));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_ethernet_0_dma_0_sync_fifo_fg__parameterized0
   (full,
    dout,
    empty,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_flush_db1_reg,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_5 ,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    SR,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ,
    sig_posted_to_axi_2_reg,
    sig_tlast_enables,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    rd_en,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ,
    Q,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ,
    p_8_out,
    sig_flush_db1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ,
    sig_dre2skid_wvalid,
    out,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    sig_ok_to_post_rd_addr_reg_1);
  output full;
  output [36:0]dout;
  output empty;
  output \gen_wr_a.gen_word_narrow.mem_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output sig_flush_db1_reg;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_4 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_5 ;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]SR;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  output sig_posted_to_axi_2_reg;
  output [2:0]sig_tlast_enables;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [38:0]din;
  input rd_en;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ;
  input [0:0]Q;
  input \OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ;
  input p_8_out;
  input sig_flush_db1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ;
  input sig_dre2skid_wvalid;
  input out;
  input sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;
  input [3:0]sig_ok_to_post_rd_addr_reg_1;

  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [38:0]din;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_5 ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_4_out;
  wire p_8_out;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [36:36]sig_data_fifo_data_out;
  wire [7:0]sig_data_fifo_wr_cnt;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_flush_db1_reg;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_5_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire [3:0]sig_ok_to_post_rd_addr_reg_1;
  wire sig_posted_to_axi_2_reg;
  wire [2:0]sig_tlast_enables;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_62 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    FIFO_Full_i_2
       (.I0(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I2(dout[36]),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(dout[32]),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_4 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(dout[33]),
        .I1(dout[35]),
        .I2(dout[34]),
        .I3(sig_data_fifo_data_out),
        .I4(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I5(empty),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(dout[33]),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(dout[35]),
        .I1(dout[34]),
        .I2(sig_data_fifo_data_out),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I4(empty),
        .O(sig_tlast_enables[0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(dout[34]),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(empty),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I2(sig_data_fifo_data_out),
        .I3(dout[35]),
        .O(sig_tlast_enables[1]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4 
       (.I0(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I1(empty),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] ),
        .I3(sig_dre2skid_wvalid),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg_0 ));
  LUT6 #(
    .INIT(64'h00FF00FFFFFF02FF)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I1(empty),
        .I2(dout[35]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_flush_db1),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(dout[35]),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_5 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(empty),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I2(sig_data_fifo_data_out),
        .O(sig_tlast_enables[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hFF230323)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1 
       (.I0(dout[36]),
        .I1(Q),
        .I2(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I4(p_8_out),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hBF0F)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I1(dout[36]),
        .I2(Q),
        .I3(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B8B8B8B8)) 
    sig_flush_db1_i_2
       (.I0(sig_flush_db1),
        .I1(\OMIT_UNPACKING.lsig_cmd_loaded_reg_1 ),
        .I2(p_4_out),
        .I3(empty),
        .I4(\OMIT_UNPACKING.lsig_cmd_loaded_reg_2 ),
        .I5(sig_data_fifo_data_out),
        .O(sig_flush_db1_reg));
  LUT5 #(
    .INIT(32'h00000020)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_data_fifo_wr_cnt[7]),
        .I4(sig_ok_to_post_rd_addr_reg),
        .O(sig_posted_to_axi_2_reg));
  LUT6 #(
    .INIT(64'h7F00FFFF7F007F00)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_data_fifo_wr_cnt[4]),
        .I1(sig_data_fifo_wr_cnt[6]),
        .I2(sig_data_fifo_wr_cnt[5]),
        .I3(sig_ok_to_post_rd_addr_reg_0),
        .I4(sig_ok_to_post_rd_addr_reg_1[3]),
        .I5(sig_ok_to_post_rd_addr_i_5_n_0),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'h00F000B0B0FB00F0)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_ok_to_post_rd_addr_reg_1[0]),
        .I1(sig_data_fifo_wr_cnt[4]),
        .I2(sig_ok_to_post_rd_addr_reg_1[2]),
        .I3(sig_data_fifo_wr_cnt[6]),
        .I4(sig_ok_to_post_rd_addr_reg_1[1]),
        .I5(sig_data_fifo_wr_cnt[5]),
        .O(sig_ok_to_post_rd_addr_i_5_n_0));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "39" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "39" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_ethernet_0_dma_0_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_62 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({p_4_out,dout[36],sig_data_fifo_data_out,dout[35:0]}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SS),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count(sig_data_fifo_wr_cnt),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module design_1_axi_ethernet_0_dma_0_sync_fifo_fg__parameterized1
   (full,
    dout,
    empty,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_good_sin_strm_dbeat,
    din,
    rd_en,
    sig_dre2ibtt_tvalid,
    out,
    \sig_uncom_wrcnt_reg[0] ,
    Q,
    O,
    \sig_uncom_wrcnt_reg[7] ,
    \sig_uncom_wrcnt_reg[7]_0 );
  output full;
  output [32:0]dout;
  output empty;
  output [3:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [3:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_good_sin_strm_dbeat;
  input [33:0]din;
  input rd_en;
  input sig_dre2ibtt_tvalid;
  input out;
  input [0:0]\sig_uncom_wrcnt_reg[0] ;
  input [3:0]Q;
  input [3:0]O;
  input \sig_uncom_wrcnt_reg[7] ;
  input \sig_uncom_wrcnt_reg[7]_0 ;

  wire [3:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire [3:0]S;
  wire [33:0]din;
  wire [32:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire [32:32]sig_data_fifo_data_out;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_sin_strm_dbeat;
  wire sig_stream_rst;
  wire [0:0]\sig_uncom_wrcnt_reg[0] ;
  wire \sig_uncom_wrcnt_reg[7] ;
  wire \sig_uncom_wrcnt_reg[7]_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_57 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h04FF)) 
    i__carry_i_11__0
       (.I0(full),
        .I1(sig_dre2ibtt_tvalid),
        .I2(out),
        .I3(\sig_uncom_wrcnt_reg[0] ),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry_i_12
       (.I0(full),
        .I1(sig_dre2ibtt_tvalid),
        .I2(out),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT4 #(
    .INIT(16'h5565)) 
    i__carry_i_4__0
       (.I0(Q[3]),
        .I1(out),
        .I2(sig_dre2ibtt_tvalid),
        .I3(full),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h04FB)) 
    i__carry_i_5__0
       (.I0(out),
        .I1(sig_dre2ibtt_tvalid),
        .I2(full),
        .I3(Q[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h04FB)) 
    i__carry_i_6__0
       (.I0(out),
        .I1(sig_dre2ibtt_tvalid),
        .I2(full),
        .I3(Q[1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'hA2AAAEAAAEAAA2AA)) 
    \sig_uncom_wrcnt[0]_i_1 
       (.I0(O[0]),
        .I1(out),
        .I2(full),
        .I3(sig_dre2ibtt_tvalid),
        .I4(Q[0]),
        .I5(\sig_uncom_wrcnt_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAEAAA2AAA2AAAEAA)) 
    \sig_uncom_wrcnt[5]_i_1 
       (.I0(O[1]),
        .I1(out),
        .I2(full),
        .I3(sig_dre2ibtt_tvalid),
        .I4(Q[1]),
        .I5(\sig_uncom_wrcnt_reg[7] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEA2AEA2AEA2A2AEA)) 
    \sig_uncom_wrcnt[6]_i_1 
       (.I0(O[2]),
        .I1(out),
        .I2(sig_good_sin_strm_dbeat),
        .I3(Q[2]),
        .I4(\sig_uncom_wrcnt_reg[7] ),
        .I5(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_uncom_wrcnt[7]_i_2 
       (.I0(O[3]),
        .I1(\sig_uncom_wrcnt_reg[7]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\sig_uncom_wrcnt_reg[7] ),
        .O(D[3]));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_ethernet_0_dma_0_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\xpm_fifo_instance.xpm_fifo_sync_inst_n_12 ),
        .data_valid(\xpm_fifo_instance.xpm_fifo_sync_inst_n_57 ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({dout[32],sig_data_fifo_data_out,dout[31:0]}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_sync_inst_n_13 ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_7 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_8 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_9 }),
        .wr_en(sig_good_sin_strm_dbeat),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized0
   (d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    wr_en,
    rst_d1,
    Q,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ,
    wr_clk);
  output d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input wr_en;
  input rst_d1;
  input [0:0]Q;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire d_out_reg;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(Q));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .O(d_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [0]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [5]),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized0_33
   (d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    wr_en,
    rst_d1,
    Q,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ,
    wr_clk);
  output d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input wr_en;
  input rst_d1;
  input [0:0]Q;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire d_out_reg;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(Q));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .O(d_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [0]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [5]),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized0_54
   (d_out_reg,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    wr_en,
    rst_d1,
    Q,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ,
    wr_clk);
  output d_out_reg;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input wr_en;
  input rst_d1;
  input [0:0]Q;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire d_out_reg;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .S(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(Q));
  LUT5 #(
    .INIT(32'h00000008)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .O(d_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [2]),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [1]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [0]),
        .I2(\count_value_i_reg_n_0_[4] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [4]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [3]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [5]),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized1
   (\count_value_i_reg[1]_0 ,
    S,
    DI,
    Q,
    ram_empty_i,
    rd_en,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]\count_value_i_reg[1]_0 ;
  output [1:0]S;
  output [0:0]DI;
  input [1:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\grdc.rd_data_count_i_reg[7] ;
  input [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \gen_fwft.count_en ;
  wire [1:0]\grdc.rd_data_count_i_reg[7] ;
  wire [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h3CDCC323)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(count_value_i),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(Q[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA9996AAAA9A96AAA)) 
    \count_value_i[1]_i_3 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(count_value_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(DI),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\grdc.rd_data_count_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .I2(\grdc.rd_data_count_i_reg[7] [0]),
        .O(S[0]));
  (* HLUTNM = "lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized1_27
   (\count_value_i_reg[1]_0 ,
    S,
    DI,
    Q,
    ram_empty_i,
    rd_en,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]\count_value_i_reg[1]_0 ;
  output [1:0]S;
  output [0:0]DI;
  input [1:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\grdc.rd_data_count_i_reg[7] ;
  input [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \gen_fwft.count_en ;
  wire [1:0]\grdc.rd_data_count_i_reg[7] ;
  wire [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h3CDCC323)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(count_value_i),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(Q[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA9996AAAA9A96AAA)) 
    \count_value_i[1]_i_3 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(count_value_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(DI),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\grdc.rd_data_count_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .I2(\grdc.rd_data_count_i_reg[7] [0]),
        .O(S[0]));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized1_48
   (\count_value_i_reg[1]_0 ,
    S,
    DI,
    Q,
    ram_empty_i,
    rd_en,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    SR,
    wr_clk);
  output [0:0]\count_value_i_reg[1]_0 ;
  output [1:0]S;
  output [0:0]DI;
  input [1:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\grdc.rd_data_count_i_reg[7] ;
  input [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \gen_fwft.count_en ;
  wire [1:0]\grdc.rd_data_count_i_reg[7] ;
  wire [1:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h3CDCC323)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(count_value_i),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(Q[0]),
        .I1(rd_en),
        .I2(Q[1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA9996AAAA9A96AAA)) 
    \count_value_i[1]_i_3 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(count_value_i),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[7]_i_14 
       (.I0(DI),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\grdc.rd_data_count_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[1]_0 ),
        .O(S[1]));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[7]_i_15 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .I2(\grdc.rd_data_count_i_reg[7] [0]),
        .O(S[0]));
  (* HLUTNM = "lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[7]_0 [0]),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2
   (DI,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[2]_0 ,
    D,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[5]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    ram_wr_en_pf,
    \count_value_i_reg[7]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \grdc.rd_data_count_i_reg[7] ,
    S,
    \grdc.rd_data_count_i_reg[7]_0 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]DI;
  output [7:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[6]_0 ;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  output [3:0]\count_value_i_reg[4]_0 ;
  output [4:0]\count_value_i_reg[5]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input ram_wr_en_pf;
  input [1:0]\count_value_i_reg[7]_0 ;
  input rd_en;
  input ram_empty_i;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input [6:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]S;
  input [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__4_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [3:0]\count_value_i_reg[4]_0 ;
  wire [4:0]\count_value_i_reg[5]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [1:0]\count_value_i_reg[7]_0 ;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_7 ;
  wire [6:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [7:6]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .O(\count_value_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__3_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[7]_i_2__0_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[7]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(\count_value_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(\grdc.rd_data_count_i_reg[7] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[7] [5]),
        .I5(Q[5]),
        .O(\count_value_i_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2 
       (.I0(Q[5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3 
       (.I0(Q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4 
       (.I0(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5 
       (.I0(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6 
       (.I0(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7 
       (.I0(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1 
       (.CI(\grdc.rd_data_count_i_reg[7] [0]),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED [7:6],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_7 }),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED [7],D}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ,S}));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_10 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_11 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'hD444)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(ram_wr_en_pf),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_8 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .O(\count_value_i_reg[4]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_9 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .O(\count_value_i_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[7]_0 [0]),
        .I1(\count_value_i_reg[7]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\count_value_i_reg[5]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\count_value_i_reg[5]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(\grdc.rd_data_count_i_reg[7]_0 ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[7] [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\count_value_i_reg[5]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\count_value_i_reg[5]_0 [4]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_13
   (ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    Q,
    D,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    ram_wr_en_pf,
    wr_en,
    rst_d1,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    DI,
    S,
    wr_clk);
  output ram_empty_i0;
  output \count_value_i_reg[0]_0 ;
  output [6:0]Q;
  output [7:0]D;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[7]_0 ;
  input \count_value_i_reg[6]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [7:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]DI;
  input [6:0]S;
  input wr_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [7:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:7]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[7]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[7]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I4(\grdc.rd_data_count_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8888CCCF)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[0]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\grdc.rd_data_count_i_reg[7]_0 ),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .I2(\grdc.rd_data_count_i_reg[7] [7]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\gwdc.wr_data_count_i[7]_i_8_n_0 ));
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [7],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 ,DI,Q[0]}),
        .O(D),
        .S({\gwdc.wr_data_count_i[7]_i_8_n_0 ,S}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_28
   (DI,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[2]_0 ,
    D,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[5]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    ram_wr_en_pf,
    \count_value_i_reg[7]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \grdc.rd_data_count_i_reg[7] ,
    S,
    \grdc.rd_data_count_i_reg[7]_0 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]DI;
  output [7:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[6]_0 ;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  output [3:0]\count_value_i_reg[4]_0 ;
  output [4:0]\count_value_i_reg[5]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input ram_wr_en_pf;
  input [1:0]\count_value_i_reg[7]_0 ;
  input rd_en;
  input ram_empty_i;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input [6:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]S;
  input [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__4_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [3:0]\count_value_i_reg[4]_0 ;
  wire [4:0]\count_value_i_reg[5]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [1:0]\count_value_i_reg[7]_0 ;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_7 ;
  wire [6:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [7:6]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .O(\count_value_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__3_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[7]_i_2__0_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[7]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(\count_value_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(\grdc.rd_data_count_i_reg[7] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[7] [5]),
        .I5(Q[5]),
        .O(\count_value_i_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2 
       (.I0(Q[5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3 
       (.I0(Q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4 
       (.I0(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5 
       (.I0(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6 
       (.I0(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7 
       (.I0(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1 
       (.CI(\grdc.rd_data_count_i_reg[7] [0]),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED [7:6],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_7 }),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED [7],D}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ,S}));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_10 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_11 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'hD444)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(ram_wr_en_pf),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_8 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .O(\count_value_i_reg[4]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_9 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .O(\count_value_i_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[7]_0 [0]),
        .I1(\count_value_i_reg[7]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\count_value_i_reg[5]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\count_value_i_reg[5]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(\grdc.rd_data_count_i_reg[7]_0 ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[7] [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\count_value_i_reg[5]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\count_value_i_reg[5]_0 [4]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_31
   (ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    Q,
    D,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    ram_wr_en_pf,
    wr_en,
    rst_d1,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    DI,
    S,
    wr_clk);
  output ram_empty_i0;
  output \count_value_i_reg[0]_0 ;
  output [6:0]Q;
  output [7:0]D;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[7]_0 ;
  input \count_value_i_reg[6]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [7:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]DI;
  input [6:0]S;
  input wr_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [7:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:7]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[7]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[7]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I4(\grdc.rd_data_count_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8888CCCF)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[0]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\grdc.rd_data_count_i_reg[7]_0 ),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .I2(\grdc.rd_data_count_i_reg[7] [7]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\gwdc.wr_data_count_i[7]_i_8_n_0 ));
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [7],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 ,DI,Q[0]}),
        .O(D),
        .S({\gwdc.wr_data_count_i[7]_i_8_n_0 ,S}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_49
   (DI,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    E,
    \count_value_i_reg[6]_0 ,
    \count_value_i_reg[2]_0 ,
    D,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[5]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    ram_wr_en_pf,
    \count_value_i_reg[7]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \grdc.rd_data_count_i_reg[7] ,
    S,
    \grdc.rd_data_count_i_reg[7]_0 ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [0:0]DI;
  output [7:0]Q;
  output \gen_pntr_flags_cc.ram_empty_i_reg ;
  output [0:0]E;
  output \count_value_i_reg[6]_0 ;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  output [3:0]\count_value_i_reg[4]_0 ;
  output [4:0]\count_value_i_reg[5]_0 ;
  input [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input ram_wr_en_pf;
  input [1:0]\count_value_i_reg[7]_0 ;
  input rd_en;
  input ram_empty_i;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input [6:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]S;
  input [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__4_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire \count_value_i[5]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_1__3_n_0 ;
  wire \count_value_i[6]_i_2__3_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [3:0]\count_value_i_reg[4]_0 ;
  wire [4:0]\count_value_i_reg[5]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [1:0]\count_value_i_reg[7]_0 ;
  wire [6:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_7 ;
  wire [6:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;
  wire [7:6]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[7]_0 [0]),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h66666A66)) 
    \count_value_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .O(\count_value_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[1]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \count_value_i[5]_i_1__3 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__3_n_0 ),
        .I4(Q[3]),
        .O(\count_value_i[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__3 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__3_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__3 
       (.I0(Q[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[7]_0 [1]),
        .I4(\count_value_i_reg[7]_0 [0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hA6AA)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[7]_i_2__0_n_0 ),
        .I3(Q[6]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__3_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__3_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\count_value_i_reg[7]_0 [1]),
        .I3(\count_value_i_reg[7]_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  LUT4 #(
    .INIT(16'hFFF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [6]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(\count_value_i_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(\grdc.rd_data_count_i_reg[7] [6]),
        .I3(Q[6]),
        .I4(\grdc.rd_data_count_i_reg[7] [5]),
        .I5(Q[5]),
        .O(\count_value_i_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2 
       (.I0(Q[5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3 
       (.I0(Q[4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4 
       (.I0(Q[3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5 
       (.I0(Q[2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6 
       (.I0(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7 
       (.I0(Q[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1 
       (.CI(\grdc.rd_data_count_i_reg[7] [0]),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_CO_UNCONNECTED [7:6],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_n_7 }),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_5_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_6_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_7_n_0 }),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]_i_1_O_UNCONNECTED [7],D}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_8_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_9_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_10_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_11_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_12_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_13_n_0 ,S}));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_10 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .I2(Q[3]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .O(\count_value_i_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_11 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [1]),
        .I2(Q[2]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [2]),
        .O(\count_value_i_reg[4]_0 [0]));
  LUT4 #(
    .INIT(16'hD444)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_6 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(ram_wr_en_pf),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_8 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .I2(Q[5]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [5]),
        .O(\count_value_i_reg[4]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_9 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [3]),
        .I2(Q[4]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg [4]),
        .O(\count_value_i_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[7]_0 [0]),
        .I1(\count_value_i_reg[7]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(E));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\count_value_i_reg[5]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_11 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\count_value_i_reg[5]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_12 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \gwdc.wr_data_count_i[7]_i_13 
       (.I0(\grdc.rd_data_count_i_reg[7]_0 ),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[7] [1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\count_value_i_reg[5]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_9 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\grdc.rd_data_count_i_reg[7] [6]),
        .O(\count_value_i_reg[5]_0 [4]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_52
   (ram_empty_i0,
    \count_value_i_reg[0]_0 ,
    Q,
    D,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    ram_wr_en_pf,
    wr_en,
    rst_d1,
    \count_value_i_reg[7]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg_1 ,
    \grdc.rd_data_count_i_reg[7] ,
    \grdc.rd_data_count_i_reg[7]_0 ,
    DI,
    S,
    wr_clk);
  output ram_empty_i0;
  output \count_value_i_reg[0]_0 ;
  output [6:0]Q;
  output [7:0]D;
  input ram_empty_i;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input ram_wr_en_pf;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[7]_0 ;
  input \count_value_i_reg[6]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  input [7:0]\grdc.rd_data_count_i_reg[7] ;
  input [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  input [0:0]DI;
  input [6:0]S;
  input wr_clk;

  wire [7:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg_1 ;
  wire [7:0]\grdc.rd_data_count_i_reg[7] ;
  wire [0:0]\grdc.rd_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_5_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_8_n_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_4 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_7 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:7]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[7]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count_value_i[7]_i_1 
       (.I0(\count_value_i_reg_n_0_[7] ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\count_value_i[7]_i_2_n_0 ),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_1 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I4(\grdc.rd_data_count_i_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8888CCCF)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\count_value_i_reg[0]_0 ),
        .I1(ram_empty_i),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg_0 ),
        .I4(ram_wr_en_pf),
        .O(ram_empty_i0));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[7] [5]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[7] [4]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[7] [3]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[7] [2]),
        .O(\gwdc.wr_data_count_i[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[7] [1]),
        .I2(\grdc.rd_data_count_i_reg[7]_0 ),
        .O(\gwdc.wr_data_count_i[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[6]),
        .I1(\grdc.rd_data_count_i_reg[7] [6]),
        .I2(\grdc.rd_data_count_i_reg[7] [7]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\gwdc.wr_data_count_i[7]_i_8_n_0 ));
  CARRY8 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [7],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_4 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_7 }),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 ,\gwdc.wr_data_count_i[7]_i_5_n_0 ,\gwdc.wr_data_count_i[7]_i_6_n_0 ,DI,Q[0]}),
        .O(D),
        .S({\gwdc.wr_data_count_i[7]_i_8_n_0 ,S}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3
   (\count_value_i_reg[1]_0 ,
    \count_value_i_reg[2]_0 ,
    ram_empty_i,
    rd_en,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_i_2_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[1]_0 ;
  input \count_value_i_reg[2]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__4 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [1]),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [2]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [6]),
        .I3(\count_value_i_reg_n_0_[6] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_14
   (Q,
    \count_value_i_reg[2]_0 ,
    D,
    wr_en,
    rst_d1,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ,
    ram_wr_en_pf,
    wr_clk);
  output [6:0]Q;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  input [0:0]DI;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_7 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:6]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__0 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h7F0780F880F87F07)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [6]),
        .I3(Q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED [7:6],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ,DI,1'b0}),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED [7],D}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_29
   (\count_value_i_reg[1]_0 ,
    \count_value_i_reg[2]_0 ,
    ram_empty_i,
    rd_en,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_i_2_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[1]_0 ;
  input \count_value_i_reg[2]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__4 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [1]),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [2]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [6]),
        .I3(\count_value_i_reg_n_0_[6] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_32
   (Q,
    \count_value_i_reg[2]_0 ,
    D,
    wr_en,
    rst_d1,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ,
    ram_wr_en_pf,
    wr_clk);
  output [6:0]Q;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  input [0:0]DI;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_7 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:6]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__0 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h7F0780F880F87F07)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [6]),
        .I3(Q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED [7:6],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ,DI,1'b0}),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED [7],D}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_50
   (\count_value_i_reg[1]_0 ,
    \count_value_i_reg[2]_0 ,
    ram_empty_i,
    rd_en,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_i_2_0 ,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output \count_value_i_reg[1]_0 ;
  input \count_value_i_reg[2]_0 ;
  input ram_empty_i;
  input rd_en;
  input [1:0]Q;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [1:0]Q;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \count_value_i_reg_n_0_[6] ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_i_2_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h5565)) 
    \count_value_i[0]_i_1__4 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h5565AAAA)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg[2]_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg[2]_0 ),
        .I3(\count_value_i_reg_n_0_[1] ),
        .I4(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\count_value_i_reg_n_0_[2] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg[2]_0 ),
        .I4(\count_value_i_reg_n_0_[0] ),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\count_value_i_reg_n_0_[3] ),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__2 
       (.I0(\count_value_i_reg_n_0_[6] ),
        .I1(\count_value_i_reg_n_0_[4] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(\count_value_i_reg_n_0_[3] ),
        .I5(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDFDDFFFFFFFF)) 
    \count_value_i[6]_i_2__2 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(\count_value_i_reg_n_0_[6] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [1]),
        .I4(\count_value_i_reg_n_0_[2] ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [2]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[5] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [5]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [6]),
        .I3(\count_value_i_reg_n_0_[6] ),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [3]),
        .I5(\count_value_i_reg_n_0_[3] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_2_0 [0]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_53
   (Q,
    \count_value_i_reg[2]_0 ,
    D,
    wr_en,
    rst_d1,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ,
    DI,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ,
    ram_wr_en_pf,
    wr_clk);
  output [6:0]Q;
  output \count_value_i_reg[2]_0 ;
  output [6:0]D;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[6]_0 ;
  input [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  input [0:0]DI;
  input [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ;
  input ram_wr_en_pf;
  input wr_clk;

  wire [6:0]D;
  wire [0:0]DI;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] ;
  wire [3:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_4 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_5 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_6 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_7 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:6]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \count_value_i[6]_i_2__0 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(\count_value_i_reg[0]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I5(Q[0]),
        .O(\count_value_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h7F0780F880F87F07)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ),
        .I2(Q[0]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 ),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [3]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [1]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [5]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] [6]),
        .I3(Q[6]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ));
  CARRY8 \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_CO_UNCONNECTED [7:6],\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_2 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_3 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_4 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_5 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_6 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_2_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_3_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_4_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_5_n_0 ,DI,1'b0}),
        .O({\NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_i_1_O_UNCONNECTED [7],D}),
        .S({1'b0,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_7_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_12_n_0 ,\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[7]_i_13_n_0 }));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "128" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "4224" *) (* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "8" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "7" *) 
(* READ_DATA_WIDTH = "33" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "33" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) 
(* WR_DEPTH_LOG = "7" *) (* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [32:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [32:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [6:0]diff_pntr_pe;
  wire [7:1]diff_pntr_pf_q;
  wire [7:1]diff_pntr_pf_q0;
  wire [32:0]din;
  wire [32:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire [7:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_7;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [32:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized1_48 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(curr_fwft_state),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext[1:0]),
        .\grdc.rd_data_count_i_reg[7]_0 (rd_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[3]),
        .I1(diff_pntr_pf_q[5]),
        .I2(diff_pntr_pf_q[6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "33" *) 
  (* BYTE_WRITE_WIDTH_B = "33" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "4224" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "33" *) 
  (* P_MIN_WIDTH_DATA_A = "33" *) 
  (* P_MIN_WIDTH_DATA_B = "33" *) 
  (* P_MIN_WIDTH_DATA_ECC = "33" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "33" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "33" *) 
  (* P_WIDTH_COL_WRITE_B = "33" *) 
  (* READ_DATA_WIDTH_A = "33" *) 
  (* READ_DATA_WIDTH_B = "33" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "33" *) 
  (* WRITE_DATA_WIDTH_B = "33" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "36" *) 
  (* rstb_loop_iter = "36" *) 
  design_1_axi_ethernet_0_dma_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [32:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_49 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_0),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(rst_d1_inst_n_8),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_12),
        .\count_value_i_reg[4]_0 ({rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23}),
        .\count_value_i_reg[5]_0 ({rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\count_value_i_reg[6]_0 (rdp_inst_n_11),
        .\count_value_i_reg[7]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_9),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext),
        .\grdc.rd_data_count_i_reg[7]_0 (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_50 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(curr_fwft_state),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[2]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_i_2_0 (wr_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_ethernet_0_dma_0_xpm_fifo_reg_bit_51 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_8),
        .almost_full(almost_full),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_52 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(wr_pntr_ext),
        .S({rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rdp_inst_n_12),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_1,rd_pntr_ext}),
        .\grdc.rd_data_count_i_reg[7]_0 (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_53 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_0),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (wrpp1_inst_n_7),
        .\count_value_i_reg[6]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ({rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized0_54 wrpp2_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .d_out_reg(wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_fifo_rst_55 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (\grdc.rd_data_count_i0 ),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .prog_empty(prog_empty),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "4992" *) (* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "8" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "7" *) 
(* READ_DATA_WIDTH = "39" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "39" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) 
(* WR_DEPTH_LOG = "7" *) (* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [38:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [38:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [6:0]diff_pntr_pe;
  wire [7:1]diff_pntr_pf_q;
  wire [7:1]diff_pntr_pf_q0;
  wire [38:0]din;
  wire [38:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire [7:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_7;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [38:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized1_27 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(curr_fwft_state),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext[1:0]),
        .\grdc.rd_data_count_i_reg[7]_0 (rd_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[3]),
        .I1(diff_pntr_pf_q[5]),
        .I2(diff_pntr_pf_q[6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "39" *) 
  (* BYTE_WRITE_WIDTH_B = "39" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "38" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "39" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "4992" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "39" *) 
  (* P_MIN_WIDTH_DATA_A = "39" *) 
  (* P_MIN_WIDTH_DATA_B = "39" *) 
  (* P_MIN_WIDTH_DATA_ECC = "39" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "39" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "39" *) 
  (* P_WIDTH_COL_WRITE_B = "39" *) 
  (* READ_DATA_WIDTH_A = "39" *) 
  (* READ_DATA_WIDTH_B = "39" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "39" *) 
  (* WRITE_DATA_WIDTH_B = "39" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "40" *) 
  (* rstb_loop_iter = "40" *) 
  design_1_axi_ethernet_0_dma_0_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [38:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_28 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_0),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(rst_d1_inst_n_8),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_12),
        .\count_value_i_reg[4]_0 ({rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23}),
        .\count_value_i_reg[5]_0 ({rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\count_value_i_reg[6]_0 (rdp_inst_n_11),
        .\count_value_i_reg[7]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_9),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext),
        .\grdc.rd_data_count_i_reg[7]_0 (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_29 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(curr_fwft_state),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[2]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_i_2_0 (wr_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_ethernet_0_dma_0_xpm_fifo_reg_bit_30 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_8),
        .almost_full(almost_full),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_31 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(wr_pntr_ext),
        .S({rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rdp_inst_n_12),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_1,rd_pntr_ext}),
        .\grdc.rd_data_count_i_reg[7]_0 (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_32 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_0),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (wrpp1_inst_n_7),
        .\count_value_i_reg[6]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ({rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized0_33 wrpp2_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .d_out_reg(wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_fifo_rst_34 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (\grdc.rd_data_count_i0 ),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .prog_empty(prog_empty),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
(* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) (* EN_DVLD = "1'b1" *) 
(* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) (* EN_PF = "1'b1" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) (* EN_WACK = "1'b1" *) 
(* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "2" *) 
(* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_SIZE = "4352" *) (* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "1" *) 
(* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "8" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "7" *) 
(* READ_DATA_WIDTH = "34" *) (* READ_MODE = "1" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "34" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) 
(* WR_DEPTH_LOG = "7" *) (* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [6:0]diff_pntr_pe;
  wire [7:1]diff_pntr_pf_q;
  wire [7:1]diff_pntr_pf_q0;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire [7:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_rd_en_pf;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_1;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdp_inst_n_24;
  wire rdp_inst_n_25;
  wire rdp_inst_n_26;
  wire rdp_inst_n_27;
  wire rdp_inst_n_28;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire rst_d1_inst_n_7;
  wire rst_d1_inst_n_8;
  wire rst_d1_inst_n_9;
  wire sleep;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp2_inst_n_0;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [33:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h7883)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hAF80)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hA888EAAA)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(almost_empty),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h15DD)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(curr_fwft_state),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext[1:0]),
        .\grdc.rd_data_count_i_reg[7]_0 (rd_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(almost_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_9),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[5]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[6]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[5]),
        .Q(diff_pntr_pf_q[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[6]),
        .Q(diff_pntr_pf_q[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[7]),
        .Q(diff_pntr_pf_q[7]),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[3]),
        .I1(diff_pntr_pf_q[5]),
        .I2(diff_pntr_pf_q[6]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(diff_pntr_pf_q[1]),
        .I1(diff_pntr_pf_q[2]),
        .I2(diff_pntr_pf_q[4]),
        .I3(diff_pntr_pf_q[7]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_7),
        .Q(prog_full),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_rd_en_pf),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "34" *) 
  (* BYTE_WRITE_WIDTH_B = "34" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "33" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "34" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "4352" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "34" *) 
  (* P_MIN_WIDTH_DATA_A = "34" *) 
  (* P_MIN_WIDTH_DATA_B = "34" *) 
  (* P_MIN_WIDTH_DATA_ECC = "34" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "34" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "34" *) 
  (* P_WIDTH_COL_WRITE_B = "34" *) 
  (* READ_DATA_WIDTH_A = "34" *) 
  (* READ_DATA_WIDTH_B = "34" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "34" *) 
  (* WRITE_DATA_WIDTH_B = "34" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "36" *) 
  (* rstb_loop_iter = "36" *) 
  design_1_axi_ethernet_0_dma_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [33:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(wr_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(wr_data_count[6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(wr_data_count[7]),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2 rdp_inst
       (.D(diff_pntr_pe),
        .DI(rdp_inst_n_0),
        .E(ram_rd_en_pf),
        .Q({rdp_inst_n_1,rd_pntr_ext}),
        .S(rst_d1_inst_n_8),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_12),
        .\count_value_i_reg[4]_0 ({rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23}),
        .\count_value_i_reg[5]_0 ({rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28}),
        .\count_value_i_reg[6]_0 (rdp_inst_n_11),
        .\count_value_i_reg[7]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_9),
        .\grdc.rd_data_count_i_reg[7] (wr_pntr_ext),
        .\grdc.rd_data_count_i_reg[7]_0 (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(ram_rd_en_pf),
        .Q(curr_fwft_state),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[2]_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_i_2_0 (wr_pntr_ext),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_axi_ethernet_0_dma_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .S(rst_d1_inst_n_8),
        .almost_full(almost_full),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rst_d1_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 (rdp_inst_n_11),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (wrp_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] (rd_pntr_ext[0]),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (curr_fwft_state),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 (empty),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg (rst_d1_inst_n_7),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .prog_full(prog_full),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rd_en(rd_en),
        .read_only(read_only),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only(write_only));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized2_13 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(wr_pntr_ext),
        .S({rdp_inst_n_24,rdp_inst_n_25,rdp_inst_n_26,rdp_inst_n_27,rdp_inst_n_28,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[0]_0 (wrp_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (rdp_inst_n_9),
        .\gen_pntr_flags_cc.ram_empty_i_reg_1 (rdp_inst_n_12),
        .\grdc.rd_data_count_i_reg[7] ({rdp_inst_n_1,rd_pntr_ext}),
        .\grdc.rd_data_count_i_reg[7]_0 (count_value_i),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized3_14 wrpp1_inst
       (.D(diff_pntr_pf_q0),
        .DI(rdp_inst_n_0),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (wrpp1_inst_n_7),
        .\count_value_i_reg[6]_0 (full),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7] (rd_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_0 ({rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,rdp_inst_n_23}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]_1 (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_counter_updn__parameterized0 wrpp2_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6]_0 (full),
        .d_out_reg(wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_9),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_ethernet_0_dma_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1] (curr_fwft_state),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (xpm_fifo_rst_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg (xpm_fifo_rst_inst_n_2),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (\grdc.rd_data_count_i0 ),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .prog_empty(prog_empty),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .write_only_q(write_only_q));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_reg_bit
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    read_only,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output read_only;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire almost_full;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00EF000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_14 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I5(ram_wr_en_pf),
        .O(read_only));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_reg_bit_30
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    read_only,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output read_only;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire almost_full;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00EF000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_14 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I5(ram_wr_en_pf),
        .O(read_only));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_reg_bit_51
   (rst_d1,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    overflow_i0,
    write_only,
    ram_wr_en_pf,
    read_only,
    wr_rst_busy,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ,
    S,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    wr_clk,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ,
    rst,
    almost_full,
    wr_en,
    \gof.overflow_i_reg ,
    ram_empty_i,
    rd_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ,
    ram_rd_en_pf_q,
    ram_wr_en_pf_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    prog_full,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 );
  output rst_d1;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output overflow_i0;
  output write_only;
  output ram_wr_en_pf;
  output read_only;
  output wr_rst_busy;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  output [0:0]S;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]Q;
  input wr_clk;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  input rst;
  input almost_full;
  input wr_en;
  input \gof.overflow_i_reg ;
  input ram_empty_i;
  input rd_en;
  input [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  input ram_rd_en_pf_q;
  input ram_wr_en_pf_q;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  input prog_full;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;

  wire [0:0]Q;
  wire [0:0]S;
  wire almost_full;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ;
  wire [1:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire prog_full;
  wire ram_afull_i;
  wire ram_empty_i;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire read_only;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FF00EF000000AA)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ),
        .I3(ram_afull_i),
        .I4(rst),
        .I5(almost_full),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT5 #(
    .INIT(32'h000000FB)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .I4(ram_wr_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF08CC08)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1 ),
        .I3(\gof.overflow_i_reg ),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I5(ram_afull_i),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rst_d1),
        .I1(Q),
        .I2(rst),
        .O(ram_afull_i));
  LUT4 #(
    .INIT(16'hFE01)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[6]_i_14 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6] ),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000005545)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .I5(ram_wr_en_pf),
        .O(read_only));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_wr_en_pf),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [1]),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg [0]),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0 ),
        .O(write_only));
  LUT5 #(
    .INIT(32'h51551000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(ram_afull_i),
        .I1(ram_rd_en_pf_q),
        .I2(ram_wr_en_pf_q),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ),
        .I4(prog_full),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(ram_wr_en_pf));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \gof.overflow_i_i_1 
       (.I0(wr_en),
        .I1(rst_d1),
        .I2(Q),
        .I3(\gof.overflow_i_reg ),
        .O(overflow_i0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(rst_d1),
        .I1(Q),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_rst
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    underflow_i0,
    rst,
    \gwack.wr_ack_i_reg ,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \count_value_i_reg[1] ,
    ram_empty_i,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output underflow_i0;
  input rst;
  input \gwack.wr_ack_i_reg ;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\count_value_i_reg[1] ;
  input ram_empty_i;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire ram_empty_i;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[1] [1]),
        .I1(\count_value_i_reg[1] [0]),
        .I2(ram_empty_i),
        .I3(Q),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[7]_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[1] [0]),
        .I2(\count_value_i_reg[1] [1]),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_rst_34
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    underflow_i0,
    rst,
    \gwack.wr_ack_i_reg ,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \count_value_i_reg[1] ,
    ram_empty_i,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output underflow_i0;
  input rst;
  input \gwack.wr_ack_i_reg ;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\count_value_i_reg[1] ;
  input ram_empty_i;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire ram_empty_i;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[1] [1]),
        .I1(\count_value_i_reg[1] [0]),
        .I2(ram_empty_i),
        .I3(Q),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[7]_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[1] [0]),
        .I2(\count_value_i_reg[1] [1]),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_rst_55
   (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    Q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    underflow_i0,
    rst,
    \gwack.wr_ack_i_reg ,
    rst_d1,
    wr_en,
    read_only_q,
    prog_empty,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    write_only_q,
    \count_value_i_reg[1] ,
    ram_empty_i,
    rd_en,
    \guf.underflow_i_reg ,
    wr_clk);
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]Q;
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  output [0:0]SR;
  output [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output underflow_i0;
  input rst;
  input \gwack.wr_ack_i_reg ;
  input rst_d1;
  input wr_en;
  input read_only_q;
  input prog_empty;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input write_only_q;
  input [1:0]\count_value_i_reg[1] ;
  input ram_empty_i;
  input rd_en;
  input \guf.underflow_i_reg ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]\count_value_i_reg[1] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire [0:0]\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire ram_empty_i;
  wire rd_en;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire write_only_q;

  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[1] [1]),
        .I1(\count_value_i_reg[1] [0]),
        .I2(ram_empty_i),
        .I3(Q),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(read_only_q),
        .I1(prog_empty),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I3(write_only_q),
        .I4(Q),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[7]_i_1 
       (.I0(Q),
        .I1(\count_value_i_reg[1] [0]),
        .I2(\count_value_i_reg[1] [1]),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \guf.underflow_i_i_1 
       (.I0(rd_en),
        .I1(\guf.underflow_i_reg ),
        .I2(Q),
        .O(underflow_i0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(Q),
        .I3(rst_d1),
        .I4(wr_en),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "33" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "33" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [32:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [32:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [32:0]din;
  wire [32:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "4224" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "33" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "33" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_ethernet_0_dma_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "39" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "39" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [38:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [38:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [38:0]din;
  wire [38:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "4992" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "39" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "39" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_ethernet_0_dma_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
(* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "1" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "34" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "34" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
module design_1_axi_ethernet_0_dma_0_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [33:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [33:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [33:0]din;
  wire [33:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [7:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "4352" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "34" *) 
  (* READ_MODE = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "34" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_axi_ethernet_0_dma_0_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "33" *) (* BYTE_WRITE_WIDTH_B = "33" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "4224" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "33" *) (* P_MIN_WIDTH_DATA_A = "33" *) (* P_MIN_WIDTH_DATA_B = "33" *) 
(* P_MIN_WIDTH_DATA_ECC = "33" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "33" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "33" *) (* P_WIDTH_COL_WRITE_B = "33" *) (* READ_DATA_WIDTH_A = "33" *) 
(* READ_DATA_WIDTH_B = "33" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "33" *) (* WRITE_DATA_WIDTH_B = "33" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "36" *) 
(* rstb_loop_iter = "36" *) 
module design_1_axi_ethernet_0_dma_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [32:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [32:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [32:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [32:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [32:0]dina;
  wire [32:0]doutb;
  wire enb;
  wire [32:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[10] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[11] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[12] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[13] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[14] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[15] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[16] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[17] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[18] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[19] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[20] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[21] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[22] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[23] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[24] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[25] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[26] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[27] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[28] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[29] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[30] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[31] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[32] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[9] ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_6 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_6 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_DOF_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_DOG_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_DOF_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_DOG_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[0]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0 ),
        .O(\gen_rd_b.doutb_reg0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[10]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_3 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_3 ),
        .O(\gen_rd_b.doutb_reg0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[11]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_4 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_4 ),
        .O(\gen_rd_b.doutb_reg0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[12]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_5 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_5 ),
        .O(\gen_rd_b.doutb_reg0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[13]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_6 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_6 ),
        .O(\gen_rd_b.doutb_reg0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[14]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_0 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_0 ),
        .O(\gen_rd_b.doutb_reg0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[15]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_1 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_1 ),
        .O(\gen_rd_b.doutb_reg0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[16]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_2 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_2 ),
        .O(\gen_rd_b.doutb_reg0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[17]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_3 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_3 ),
        .O(\gen_rd_b.doutb_reg0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[18]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_4 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_4 ),
        .O(\gen_rd_b.doutb_reg0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[19]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_5 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_5 ),
        .O(\gen_rd_b.doutb_reg0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[1]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1 ),
        .O(\gen_rd_b.doutb_reg0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[20]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_6 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_6 ),
        .O(\gen_rd_b.doutb_reg0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[21]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_0 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_0 ),
        .O(\gen_rd_b.doutb_reg0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[22]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_1 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_1 ),
        .O(\gen_rd_b.doutb_reg0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[23]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_2 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_2 ),
        .O(\gen_rd_b.doutb_reg0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[24]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_3 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_3 ),
        .O(\gen_rd_b.doutb_reg0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[25]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_4 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_4 ),
        .O(\gen_rd_b.doutb_reg0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[26]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_5 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_5 ),
        .O(\gen_rd_b.doutb_reg0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[27]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_6 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_6 ),
        .O(\gen_rd_b.doutb_reg0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[28]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_0 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_0 ),
        .O(\gen_rd_b.doutb_reg0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[29]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_1 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_1 ),
        .O(\gen_rd_b.doutb_reg0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[2]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2 ),
        .O(\gen_rd_b.doutb_reg0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[30]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_2 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_2 ),
        .O(\gen_rd_b.doutb_reg0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[31]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_3 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_3 ),
        .O(\gen_rd_b.doutb_reg0 [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[32]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_4 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_4 ),
        .O(\gen_rd_b.doutb_reg0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[3]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3 ),
        .O(\gen_rd_b.doutb_reg0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[4]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4 ),
        .O(\gen_rd_b.doutb_reg0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[5]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5 ),
        .O(\gen_rd_b.doutb_reg0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[6]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6 ),
        .O(\gen_rd_b.doutb_reg0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[7]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_0 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_0 ),
        .O(\gen_rd_b.doutb_reg0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[8]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_1 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_1 ),
        .O(\gen_rd_b.doutb_reg0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_rd_b.doutb_reg[9]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_2 ),
        .I1(addrb[6]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_2 ),
        .O(\gen_rd_b.doutb_reg0 [9]));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[10] ),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[11] ),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[12] ),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[13] ),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[14] ),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[15] ),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[16] ),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[17] ),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[18] ),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[19] ),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[20] ),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[21] ),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[22] ),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[23] ),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[24] ),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[25] ),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[26] ),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[27] ),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[28] ),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[29] ),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[30] ),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[31] ),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[32] ),
        .Q(doutb[32]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[9] ),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(dina[3]),
        .DIE(dina[4]),
        .DIF(dina[5]),
        .DIG(dina[6]),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_4 ),
        .DOF(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_5 ),
        .DOG(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_n_6 ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1 
       (.I0(wea),
        .I1(addra[6]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "20" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[14]),
        .DIB(dina[15]),
        .DIC(dina[16]),
        .DID(dina[17]),
        .DIE(dina[18]),
        .DIF(dina[19]),
        .DIG(dina[20]),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_4 ),
        .DOF(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_5 ),
        .DOG(\gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_n_6 ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "27" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[21]),
        .DIB(dina[22]),
        .DIC(dina[23]),
        .DID(dina[24]),
        .DIE(dina[25]),
        .DIF(dina[26]),
        .DIG(dina[27]),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_4 ),
        .DOF(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_5 ),
        .DOG(\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_n_6 ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "32" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[28]),
        .DIB(dina[29]),
        .DIC(dina[30]),
        .DID(dina[31]),
        .DIE(dina[32]),
        .DIF(1'b0),
        .DIG(1'b0),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_n_4 ),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_DOF_UNCONNECTED ),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_DOG_UNCONNECTED ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_32_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "13" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[7]),
        .DIB(dina[8]),
        .DIC(dina[9]),
        .DID(dina[10]),
        .DIE(dina[11]),
        .DIF(dina[12]),
        .DIG(dina[13]),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_4 ),
        .DOF(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_5 ),
        .DOG(\gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_n_6 ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(dina[3]),
        .DIE(dina[4]),
        .DIF(dina[5]),
        .DIG(dina[6]),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_4 ),
        .DOF(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_5 ),
        .DOG(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_n_6 ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1 
       (.I0(wea),
        .I1(addra[6]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "20" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[14]),
        .DIB(dina[15]),
        .DIC(dina[16]),
        .DID(dina[17]),
        .DIE(dina[18]),
        .DIF(dina[19]),
        .DIG(dina[20]),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_4 ),
        .DOF(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_5 ),
        .DOG(\gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_n_6 ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_14_20_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "27" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[21]),
        .DIB(dina[22]),
        .DIC(dina[23]),
        .DID(dina[24]),
        .DIE(dina[25]),
        .DIF(dina[26]),
        .DIG(dina[27]),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_4 ),
        .DOF(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_5 ),
        .DOG(\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_n_6 ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_21_27_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "32" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[28]),
        .DIB(dina[29]),
        .DIC(dina[30]),
        .DID(dina[31]),
        .DIE(dina[32]),
        .DIF(1'b0),
        .DIG(1'b0),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_n_4 ),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_DOF_UNCONNECTED ),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_DOG_UNCONNECTED ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_28_32_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4224" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "64" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "13" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13 
       (.ADDRA(addrb[5:0]),
        .ADDRB(addrb[5:0]),
        .ADDRC(addrb[5:0]),
        .ADDRD(addrb[5:0]),
        .ADDRE(addrb[5:0]),
        .ADDRF(addrb[5:0]),
        .ADDRG(addrb[5:0]),
        .ADDRH(addra[5:0]),
        .DIA(dina[7]),
        .DIB(dina[8]),
        .DIC(dina[9]),
        .DID(dina[10]),
        .DIE(dina[11]),
        .DIF(dina[12]),
        .DIG(dina[13]),
        .DIH(1'b0),
        .DOA(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_0 ),
        .DOB(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_1 ),
        .DOC(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_2 ),
        .DOD(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_3 ),
        .DOE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_4 ),
        .DOF(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_5 ),
        .DOG(\gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_n_6 ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_7_13_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_6_i_1_n_0 ));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "39" *) (* BYTE_WRITE_WIDTH_B = "39" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "4992" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "39" *) (* P_MIN_WIDTH_DATA_A = "39" *) (* P_MIN_WIDTH_DATA_B = "39" *) 
(* P_MIN_WIDTH_DATA_ECC = "39" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "39" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "39" *) (* P_WIDTH_COL_WRITE_B = "39" *) (* READ_DATA_WIDTH_A = "39" *) 
(* READ_DATA_WIDTH_B = "39" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "39" *) (* WRITE_DATA_WIDTH_B = "39" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "40" *) 
(* rstb_loop_iter = "40" *) 
module design_1_axi_ethernet_0_dma_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [38:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [38:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [38:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [38:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [38:0]dina;
  wire [38:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED ;
  wire [31:7]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d39" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "38" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d39" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "38" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4992" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "38" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "38" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[38:32]}),
        .DINPADINP({1'b1,1'b1,1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(doutb[31:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED [31:7],doutb[38:32]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena,ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "34" *) (* BYTE_WRITE_WIDTH_B = "34" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "4352" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "34" *) (* P_MIN_WIDTH_DATA_A = "34" *) (* P_MIN_WIDTH_DATA_B = "34" *) 
(* P_MIN_WIDTH_DATA_ECC = "34" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "34" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "34" *) (* P_WIDTH_COL_WRITE_B = "34" *) (* READ_DATA_WIDTH_A = "34" *) 
(* READ_DATA_WIDTH_B = "34" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "34" *) (* WRITE_DATA_WIDTH_B = "34" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "36" *) 
(* rstb_loop_iter = "36" *) 
module design_1_axi_ethernet_0_dma_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [33:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [33:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [33:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [33:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [33:0]dina;
  wire [33:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "33" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "33" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "4352" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "33" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN(dina[15:0]),
        .DINBDIN(dina[31:16]),
        .DINPADINP(dina[33:32]),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(doutb[15:0]),
        .DOUTBDOUT(doutb[31:16]),
        .DOUTPADOUTP(doutb[33:32]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
