$date
	Tue Jul 13 21:11:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BitWiseInverter_8B_t $end
$var wire 8 ! output_z [7:0] $end
$var reg 3 " i [2:0] $end
$var reg 8 # input_a [7:0] $end
$var reg 1 $ input_enable $end
$scope module in $end
$var wire 8 % a [7:0] $end
$var wire 1 $ enable $end
$var wire 8 & z [7:0] $end
$upscope $end
$scope task test $end
$var reg 1 ' A $end
$var reg 1 ( E $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#100
b11111111 !
b11111111 &
b11111111 #
b11111111 %
1'
b1 "
#200
1$
b0 #
b0 %
1(
0'
b10 "
#300
b0 !
b0 &
b11111111 #
b11111111 %
1'
b11 "
#400
b100 "
