{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717150492618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717150492618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 04:14:52 2024 " "Processing started: Fri May 31 04:14:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717150492618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150492618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150492619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717150493047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717150493047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectof.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyectof.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProyectoF-Structural " "Found design unit 1: ProyectoF-Structural" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProyectoF " "Found entity 1: ProyectoF" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "timer.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503293 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "timer.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latchsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchSR-Behavioral " "Found design unit 1: LatchSR-Behavioral" {  } { { "latchsr.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/latchsr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503294 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchSR " "Found entity 1: LatchSR" {  } { { "latchsr.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/latchsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRCounter-Behavioral " "Found design unit 1: FRCounter-Behavioral" {  } { { "frcounter.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/frcounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503296 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRCounter " "Found entity 1: FRCounter" {  } { { "frcounter.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/frcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavorial " "Found design unit 1: clock-behavorial" {  } { { "clock.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503297 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150503297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyectof " "Elaborating entity \"Proyectof\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717150503350 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led8 proyectof.vhd(22) " "VHDL Signal Declaration warning at proyectof.vhd(22): used implicit default value for signal \"led8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717150503352 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led9 proyectof.vhd(22) " "VHDL Signal Declaration warning at proyectof.vhd(22): used implicit default value for signal \"led9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717150503352 "|Proyectof"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_s_der_ultra proyectof.vhd(50) " "Verilog HDL or VHDL warning at proyectof.vhd(50): object \"clk_s_der_ultra\" assigned a value but never read" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717150503352 "|Proyectof"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_s_izq_ultra proyectof.vhd(51) " "Verilog HDL or VHDL warning at proyectof.vhd(51): object \"clk_s_izq_ultra\" assigned a value but never read" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717150503352 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_clk_1s proyectof.vhd(91) " "VHDL Process Statement warning at proyectof.vhd(91): signal \"ini_clk_1s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503352 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_clk_1s proyectof.vhd(100) " "VHDL Process Statement warning at proyectof.vhd(100): signal \"ini_clk_1s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503353 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_clk_100s proyectof.vhd(107) " "VHDL Process Statement warning at proyectof.vhd(107): signal \"ini_clk_100s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503353 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_clk_100s proyectof.vhd(116) " "VHDL Process Statement warning at proyectof.vhd(116): signal \"ini_clk_100s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503353 "|Proyectof"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SPEED proyectof.vhd(121) " "VHDL Process Statement warning at proyectof.vhd(121): inferring latch(es) for signal or variable \"SPEED\", which holds its previous value in one or more paths through the process" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717150503354 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MULT proyectof.vhd(173) " "VHDL Process Statement warning at proyectof.vhd(173): signal \"MULT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503354 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISTANCIA_CM proyectof.vhd(175) " "VHDL Process Statement warning at proyectof.vhd(175): signal \"DISTANCIA_CM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503354 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISTANCIA_CM proyectof.vhd(176) " "VHDL Process Statement warning at proyectof.vhd(176): signal \"DISTANCIA_CM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503354 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISTANCIA_CM proyectof.vhd(177) " "VHDL Process Statement warning at proyectof.vhd(177): signal \"DISTANCIA_CM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503354 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UNIDADES proyectof.vhd(179) " "VHDL Process Statement warning at proyectof.vhd(179): signal \"UNIDADES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503354 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DECENAS proyectof.vhd(193) " "VHDL Process Statement warning at proyectof.vhd(193): signal \"DECENAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503355 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CENTENAS proyectof.vhd(207) " "VHDL Process Statement warning at proyectof.vhd(207): signal \"CENTENAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150503355 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[0\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[0\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[1\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[1\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[2\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[2\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[3\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[3\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[4\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[4\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[5\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[5\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[6\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[6\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[7\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[7\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[8\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[8\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[9\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[9\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[10\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[10\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[11\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[11\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[12\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[12\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[13\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[13\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[14\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[14\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[15\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[15\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[16\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[16\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[17\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[17\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[18\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[18\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503366 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[19\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[19\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[20\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[20\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[21\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[21\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[22\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[22\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[23\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[23\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[24\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[24\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[25\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[25\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[26\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[26\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[27\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[27\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[28\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[28\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[29\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[29\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[30\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[30\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[31\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[31\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150503367 "|Proyectof"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:U1 " "Elaborating entity \"Timer\" for hierarchy \"Timer:U1\"" {  } { { "proyectof.vhd" "U1" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150503407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchSR LatchSR:U2 " "Elaborating entity \"LatchSR\" for hierarchy \"LatchSR:U2\"" {  } { { "proyectof.vhd" "U2" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150503408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:U3 " "Elaborating entity \"Timer\" for hierarchy \"Timer:U3\"" {  } { { "proyectof.vhd" "U3" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150503409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:U4 " "Elaborating entity \"Timer\" for hierarchy \"Timer:U4\"" {  } { { "proyectof.vhd" "U4" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150503410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRCounter FRCounter:U5 " "Elaborating entity \"FRCounter\" for hierarchy \"FRCounter:U5\"" {  } { { "proyectof.vhd" "U5" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150503411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:U6 " "Elaborating entity \"clock\" for hierarchy \"clock:U6\"" {  } { { "proyectof.vhd" "U6" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150503413 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/23.11std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150503943 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "proyectof.vhd" "Mod1" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150503943 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "proyectof.vhd" "Div1" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150503943 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "proyectof.vhd" "Mod0" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150503943 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "proyectof.vhd" "Div0" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150503943 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717150503943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.11std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150503988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150503989 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.11std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717150503989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ers.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ers.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ers " "Found entity 1: mult_ers" {  } { { "db/mult_ers.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/mult_ers.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150504049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504049 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717150504049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/lpm_divide_2nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150504212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504212 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717150504212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150504294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150504294 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717150504294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150504363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150504363 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717150504637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150504895 "|ProyectoF|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150504895 "|ProyectoF|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150504895 "|ProyectoF|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 VCC " "Pin \"led7\" is stuck at VCC" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150504895 "|ProyectoF|led7"} { "Warning" "WMLS_MLS_STUCK_PIN" "led8 GND " "Pin \"led8\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150504895 "|ProyectoF|led8"} { "Warning" "WMLS_MLS_STUCK_PIN" "led9 GND " "Pin \"led9\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150504895 "|ProyectoF|led9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717150504895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717150504979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717150505609 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150505619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150505619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150505619 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150505619 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1717150505619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717150505840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150505840 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "START " "No output dependent on input pin \"START\"" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150505955 "|ProyectoF|START"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717150505955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1018 " "Implemented 1018 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717150505956 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717150505956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "975 " "Implemented 975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717150505956 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1717150505956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717150505956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717150506008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 04:15:06 2024 " "Processing ended: Fri May 31 04:15:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717150506008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717150506008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717150506008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150506008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717150507348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717150507348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 04:15:06 2024 " "Processing started: Fri May 31 04:15:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717150507348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717150507348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717150507349 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717150507458 ""}
{ "Info" "0" "" "Project  = Proyecto_final" {  } {  } 0 0 "Project  = Proyecto_final" 0 0 "Fitter" 0 0 1717150507458 ""}
{ "Info" "0" "" "Revision = Proyecto_final" {  } {  } 0 0 "Revision = Proyecto_final" 0 0 "Fitter" 0 0 1717150507458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717150507550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717150507550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto_final 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Proyecto_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717150507564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717150507608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717150507608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717150507842 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717150507849 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717150507980 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717150507980 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717150507988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717150507988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717150507988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717150507988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717150507988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717150507988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717150507988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.11std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717150507988 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717150507988 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717150507989 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717150507989 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717150507989 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717150507989 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717150507990 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_final.sdc " "Synopsys Design Constraints File file not found: 'Proyecto_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717150508915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717150508915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717150508924 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717150508924 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717150508925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clockk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717150509007 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717150509007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717150509007 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717150509007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:U6\|aux  " "Automatically promoted node clock:U6\|aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717150509007 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:U6\|aux~0 " "Destination node clock:U6\|aux~0" {  } { { "clock.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/clock.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717150509007 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717150509007 ""}  } { { "clock.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/clock.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717150509007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ECHO~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed)) " "Automatically promoted node ECHO~input (placed in PIN V9 (CLK6n, DIFFIO_TX_RX_B18n, DIFFOUT_B18n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717150509007 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 0 { 0 ""} 0 2318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717150509007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717150509449 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717150509450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717150509451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717150509452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717150509455 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717150509456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717150509495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717150509496 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717150509496 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717150509629 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717150509634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717150511313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717150511554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717150511581 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717150514144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717150514144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717150514853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717150516709 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717150516709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717150517875 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717150517875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717150517880 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717150518078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717150518100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717150518610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717150518611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717150519284 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717150519982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/output_files/Proyecto_final.fit.smsg " "Generated suppressed messages file C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/output_files/Proyecto_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717150520402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5632 " "Peak virtual memory: 5632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717150520956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 04:15:20 2024 " "Processing ended: Fri May 31 04:15:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717150520956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717150520956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717150520956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717150520956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717150522087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717150522088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 04:15:21 2024 " "Processing started: Fri May 31 04:15:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717150522088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717150522088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717150522088 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717150522386 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717150524098 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717150524227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717150524987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 04:15:24 2024 " "Processing ended: Fri May 31 04:15:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717150524987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717150524987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717150524987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717150524987 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1717150525725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1717150526347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717150526347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 04:15:26 2024 " "Processing started: Fri May 31 04:15:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717150526347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717150526347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto_final -c Proyecto_final " "Command: quartus_sta Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717150526347 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717150526450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717150526609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717150526609 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150526655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150526655 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_final.sdc " "Synopsys Design Constraints File file not found: 'Proyecto_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1717150526959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150526959 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717150526962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockk clockk " "create_clock -period 1.000 -name clockk clockk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717150526962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:U6\|aux clock:U6\|aux " "create_clock -period 1.000 -name clock:U6\|aux clock:U6\|aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1717150526962 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717150526962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1717150526968 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717150526969 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717150526970 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717150526980 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1717150526988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717150526993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.684 " "Worst-case setup slack is -7.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.684            -395.941 CLK  " "   -7.684            -395.941 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.716            -438.434 clockk  " "   -4.716            -438.434 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150526996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clock:U6\|aux  " "    0.177               0.000 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150526996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150526996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clockk  " "    0.324               0.000 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK  " "    0.341               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 clock:U6\|aux  " "    0.361               0.000 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.200 " "Worst-case recovery slack is -1.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200             -34.447 CLK  " "   -1.200             -34.447 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.926              -1.815 clockk  " "   -0.926              -1.815 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.990 " "Worst-case removal slack is 0.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 CLK  " "    0.990               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 clockk  " "    1.279               0.000 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -244.316 clockk  " "   -3.000            -244.316 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -212.047 CLK  " "   -3.000            -212.047 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 clock:U6\|aux  " "   -1.403              -2.806 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527015 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717150527034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717150527062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717150527792 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717150527893 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717150527902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.962 " "Worst-case setup slack is -6.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.962            -347.347 CLK  " "   -6.962            -347.347 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.275            -384.449 clockk  " "   -4.275            -384.449 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clock:U6\|aux  " "    0.250               0.000 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clockk  " "    0.290               0.000 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLK  " "    0.306               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 clock:U6\|aux  " "    0.327               0.000 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.994 " "Worst-case recovery slack is -0.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994             -27.523 CLK  " "   -0.994             -27.523 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.804              -1.566 clockk  " "   -0.804              -1.566 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.874 " "Worst-case removal slack is 0.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 CLK  " "    0.874               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148               0.000 clockk  " "    1.148               0.000 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -244.316 clockk  " "   -3.000            -244.316 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -212.047 CLK  " "   -3.000            -212.047 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 clock:U6\|aux  " "   -1.403              -2.806 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150527924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150527924 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717150527941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1717150528113 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1717150528116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.777 " "Worst-case setup slack is -2.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.777             -82.005 CLK  " "   -2.777             -82.005 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.600             -85.495 clockk  " "   -1.600             -85.495 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 clock:U6\|aux  " "    0.641               0.000 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150528119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clockk  " "    0.141               0.000 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLK  " "    0.148               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clock:U6\|aux  " "    0.156               0.000 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150528124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.011 " "Worst-case recovery slack is -0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.099 CLK  " "   -0.011              -0.099 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 clockk  " "    0.091               0.000 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150528129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 CLK  " "    0.421               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 clockk  " "    0.513               0.000 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150528133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -180.606 clockk  " "   -3.000            -180.606 clockk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -157.677 CLK  " "   -3.000            -157.677 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 clock:U6\|aux  " "   -1.000              -2.000 clock:U6\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717150528137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717150528137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717150529022 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717150529026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717150529114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 04:15:29 2024 " "Processing ended: Fri May 31 04:15:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717150529114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717150529114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717150529114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717150529114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1717150530262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717150530262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 04:15:30 2024 " "Processing started: Fri May 31 04:15:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717150530262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717150530262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1717150530262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1717150530759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proyecto_final.vho C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/simulation/questa/ simulation " "Generated file Proyecto_final.vho in folder \"C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1717150530908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717150530943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 04:15:30 2024 " "Processing ended: Fri May 31 04:15:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717150530943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717150530943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717150530943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717150530943 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1717150531646 ""}
