Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/86139/Desktop/courses/co/P5/CPU/mips_test_isim_beh.exe -prj C:/Users/86139/Desktop/courses/co/P5/CPU/mips_test_beh.prj work.mips_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 20
Turning on mult-threading, number of parallel sub-compilation jobs: 40 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/W_AT.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/Shift.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/PC.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/M_AT.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/IM.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/GRF.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/E_AT.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/EXT.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/D_AT.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/DM.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/Controller.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/branch.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/ALU.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/Writeback.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/Transmit.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/Memory.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/MEM-WB.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/IF-ID.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/ID-EX.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/Fetch.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/Execute.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/EX-MEM.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/Decode.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/datapath.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/mips.v" into library work
Analyzing Verilog file "C:/Users/86139/Desktop/courses/co/P5/CPU/mips_test.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/86139/Desktop/courses/co/P5/CPU/Decode.v" Line 81: Port flush is not connected to this instance
Completed static elaboration
Compiling module Controller
Compiling module Stop_Transmit
Compiling module PC
Compiling module IM
Compiling module Fetch
Compiling module IF_ID
Compiling module D_AT
Compiling module GRF
Compiling module EXT
Compiling module Shift
Compiling module Branch
Compiling module Decode
Compiling module ID_EX
Compiling module E_AT
Compiling module ALU
Compiling module Execute
Compiling module EX_MEM
Compiling module M_AT
Compiling module DM
Compiling module Memory
Compiling module MEM_WB
Compiling module W_AT
Compiling module Writeback
Compiling module Datapath
Compiling module mips
Compiling module mips_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 27 Verilog Units
Built simulation executable C:/Users/86139/Desktop/courses/co/P5/CPU/mips_test_isim_beh.exe
Fuse Memory Usage: 37860 KB
Fuse CPU Usage: 703 ms
