// Seed: 1450542224
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6
);
  tri0  id_8 = 1;
  logic id_9;
  ;
  wire [-1  *  1  +  1 : 1 'b0] id_10;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wor id_12,
    input tri0 id_13,
    input supply1 id_14
);
  logic id_16, id_17;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_12,
      id_4,
      id_4,
      id_8
  );
endmodule
