$date
	Sun Oct 23 06:48:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#480217
b111 !
1"
#480218
b111 &
b111 %
1$
#480219
0"
#480222
b10110 &
b10110 %
#480226
b1011 &
b1011 %
#480230
b100010 &
b100010 %
#480234
b10001 &
b10001 %
#480238
b110100 &
b110100 %
#480242
b11010 &
b11010 %
#480246
b1101 &
b1101 %
#480250
b101000 &
b101000 %
#480254
b10100 &
b10100 %
#480258
b1010 &
b1010 %
#480262
b101 &
b101 %
#480266
b10000 &
b10000 %
#480270
b1000 &
b1000 %
#480274
b100 &
b100 %
#480278
b10 &
b10 %
#480282
b1 &
b1 %
1#
#480286
b0 &
0#
b0 %
0$
#1414458
b11110 &
b11110 %
1$
b11110 !
1"
#1414459
0"
#1414462
b1111 &
b1111 %
#1414466
b101110 &
b101110 %
#1414470
b10111 &
b10111 %
#1414474
b1000110 &
b1000110 %
#1414478
b100011 &
b100011 %
#1414482
b1101010 &
b1101010 %
#1414486
b110101 &
b110101 %
#1414490
b10100000 &
b10100000 %
#1414494
b1010000 &
b1010000 %
#1414498
b101000 &
b101000 %
#1414502
b10100 &
b10100 %
#1414506
b1010 &
b1010 %
#1414510
b101 &
b101 %
#1414514
b10000 &
b10000 %
#1414518
b1000 &
b1000 %
#1414522
b100 &
b100 %
#1414526
b10 &
b10 %
#1414530
b1 &
b1 %
1#
#1414534
b0 &
0#
b0 %
0$
#2478345
b1 !
1"
#2478346
b1 &
b1 %
1$
#2478347
0"
#2478350
1#
#2478354
b0 &
b0 %
0#
0$
#4500012
