

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Thu Jan 27 10:53:49 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       59|       59| 0.590 us | 0.590 us |   59|   59|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_R_INNER_LOOP_S_INNER  |       58|       58|        58|          -|          -|     1|    no    |
        | + LOOP_INPUT_ROW            |       55|       55|         2|          1|          1|    55|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%psum = alloca i32"   --->   Operation 6 'alloca' 'psum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%psum_1 = alloca i32"   --->   Operation 7 'alloca' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%psum_2 = alloca i32"   --->   Operation 8 'alloca' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%psum_3 = alloca i32"   --->   Operation 9 'alloca' 'psum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%psum_4 = alloca i32"   --->   Operation 10 'alloca' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%psum_5 = alloca i32"   --->   Operation 11 'alloca' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%psum_6 = alloca i32"   --->   Operation 12 'alloca' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%psum_7 = alloca i32"   --->   Operation 13 'alloca' 'psum_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%psum_8 = alloca i32"   --->   Operation 14 'alloca' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%psum_9 = alloca i32"   --->   Operation 15 'alloca' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%psum_10 = alloca i32"   --->   Operation 16 'alloca' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%psum_11 = alloca i32"   --->   Operation 17 'alloca' 'psum_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 18 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 19 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 20 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 21 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 22 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 23 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 24 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 25 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 26 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 27 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 28 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 29 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 30 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 31 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 32 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 33 'read' 'p_read46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 34 'alloca' 'data_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 35 'alloca' 'data_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 36 'alloca' 'data_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 37 'alloca' 'data_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 38 'alloca' 'data_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 39 'alloca' 'data_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 40 'alloca' 'data_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 41 'alloca' 'data_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 42 'alloca' 'data_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 43 'alloca' 'data_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 44 'alloca' 'data_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 45 'alloca' 'data_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 46 'alloca' 'data_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 47 'alloca' 'data_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 48 'alloca' 'data_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 49 'alloca' 'data_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.45ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_fifo.i1184P, i1184 %param"   --->   Operation 51 'read' 'param_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1184> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty = trunc i1184 %param_read"   --->   Operation 52 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.45ns)   --->   "%write_ln394 = write void @_ssdm_op_Write.ap_fifo.i1120P, i1120 %param_out, i1120 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 54 'write' 'write_ln394' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 55 'partselect' 'param_TILESIZE_W_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 56 'partselect' 'param_TILESIZE_H_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (3.17ns)   --->   "%mul_ln276 = mul i32 %param_TILESIZE_H_i_i, i32 %param_TILESIZE_W_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 57 'mul' 'mul_ln276' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.88ns)   --->   "%add_ln276 = add i32, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 58 'add' 'add_ln276' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%param_TILESIZE_R_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 59 'partselect' 'param_TILESIZE_R_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%param_TILESIZE_S_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1184.i32.i32, i1184 %param_read, i32, i32"   --->   Operation 60 'partselect' 'param_TILESIZE_S_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i8 %p_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 61 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i8 %p_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 62 'sext' 'sext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln156_2 = sext i8 %p_read_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 63 'sext' 'sext_ln156_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln156_3 = sext i8 %p_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 64 'sext' 'sext_ln156_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln156_4 = sext i8 %p_read_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'sext' 'sext_ln156_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln156_5 = sext i8 %p_read_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 66 'sext' 'sext_ln156_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln156_6 = sext i8 %p_read_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'sext' 'sext_ln156_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln156_7 = sext i8 %p_read_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'sext' 'sext_ln156_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln156_8 = sext i8 %p_read_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'sext' 'sext_ln156_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln156_9 = sext i8 %p_read_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'sext' 'sext_ln156_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln156_10 = sext i8 %p_read_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'sext' 'sext_ln156_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln156_11 = sext i8 %p_read_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'sext' 'sext_ln156_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln156_12 = sext i8 %p_read_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'sext' 'sext_ln156_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln156_13 = sext i8 %p_read_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'sext' 'sext_ln156_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln156_14 = sext i8 %p_read_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'sext' 'sext_ln156_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i8 %p_read46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%cast = zext i32 %param_TILESIZE_R_i_i"   --->   Operation 77 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %param_TILESIZE_S_i_i"   --->   Operation 78 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast1, i64 %cast"   --->   Operation 79 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.60ns)   --->   "%br_ln185 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 80 'br' 'br_ln185' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln185, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 81 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.06ns)   --->   "%icmp_ln185 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 82 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.14ns)   --->   "%add_ln185 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 83 'add' 'add_ln185' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %._crit_edge11.loopexit.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 84 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_R_INNER_LOOP_S_INNER_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 87 'specloopname' 'specloopname_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.60ns)   --->   "%br_ln190 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 88 'br' 'br_ln190' <Predicate = (!icmp_ln185)> <Delay = 0.60>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 89 'ret' 'ret_ln394' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.85>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%i = phi i31, void %._crit_edge11.loopexit.i.i, i31 %i_1, void %0_end"   --->   Operation 90 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%i_cast402_i_i = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 91 'zext' 'i_cast402_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln190 = icmp_slt  i32 %i_cast402_i_i, i32 %add_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 93 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.87ns)   --->   "%i_1 = add i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'add' 'i_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %._crit_edge.loopexit.i.i, void %0_begin" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%empty_68 = trunc i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'trunc' 'empty_68' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 97 'specregionbegin' 'rbegin_i_i' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'zext' 'zext_ln140' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%data_l1_017_i_addr = getelementptr i8 %data_l1_017_i, i64, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'getelementptr' 'data_l1_017_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (0.59ns)   --->   "%data_reg_0_0_1 = load i6 %data_l1_017_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'load' 'data_reg_0_0_1' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln138 = add i6, i6 %empty_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'add' 'add_ln138' <Predicate = (icmp_ln190)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.84ns)   --->   "%icmp_ln138 = icmp_eq  i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'icmp' 'icmp_ln138' <Predicate = (icmp_ln190)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i6 %add_ln138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 103 'zext' 'zext_ln140_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%data_l1_118_i_addr = getelementptr i8 %data_l1_118_i, i64, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'getelementptr' 'data_l1_118_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.59ns)   --->   "%data_l1_118_i_load = load i6 %data_l1_118_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 105 'load' 'data_l1_118_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 106 [1/1] (0.87ns)   --->   "%add_ln138_1 = add i32, i32 %i_cast402_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 106 'add' 'add_ln138_1' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 107 'bitselect' 'tmp' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i32 %add_ln138_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 108 'zext' 'zext_ln140_2' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%data_l1_219_i_addr = getelementptr i8 %data_l1_219_i, i64, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 109 'getelementptr' 'data_l1_219_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (0.59ns)   --->   "%data_l1_219_i_load = load i6 %data_l1_219_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 110 'load' 'data_l1_219_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 111 [1/1] (0.87ns)   --->   "%add_ln138_2 = add i32, i32 %i_cast402_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 111 'add' 'add_ln138_2' <Predicate = (icmp_ln190)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln138_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 112 'bitselect' 'tmp_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.12ns)   --->   "%xor_ln138 = xor i1 %tmp_1, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 113 'xor' 'xor_ln138' <Predicate = (icmp_ln190)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i32 %add_ln138_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 114 'zext' 'zext_ln140_3' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%data_l1_320_i_addr = getelementptr i8 %data_l1_320_i, i64, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 115 'getelementptr' 'data_l1_320_i_addr' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (0.59ns)   --->   "%data_l1_320_i_load = load i6 %data_l1_320_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 116 'load' 'data_l1_320_i_load' <Predicate = (icmp_ln190)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%data_reg_3_3_1 = load i8 %data_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 117 'load' 'data_reg_3_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_3_1, i8 %data_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 118 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln156_15 = sext i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 119 'sext' 'sext_ln156_15' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (1.24ns) (grouped into DSP with root node add_ln156)   --->   "%mul_ln156 = mul i16 %sext_ln156_15, i16 %sext_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 120 'mul' 'mul_ln156' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%data_reg_3_2_1 = load i8 %data_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 121 'load' 'data_reg_3_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_2_1, i8 %data_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 122 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln156_17 = sext i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 123 'sext' 'sext_ln156_17' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln156_1 = mul i16 %sext_ln156_17, i16 %sext_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 124 'mul' 'mul_ln156_1' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%data_reg_3_1_1 = load i8 %data_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 125 'load' 'data_reg_3_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_1_1, i8 %data_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 126 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln156_19 = sext i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 127 'sext' 'sext_ln156_19' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (1.24ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln156_2 = mul i16 %sext_ln156_19, i16 %sext_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 128 'mul' 'mul_ln156_2' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%data_reg_2_3_1 = load i8 %data_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 129 'load' 'data_reg_2_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_3_1, i8 %data_reg_2_3, i8 %data_reg_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 130 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln156_22 = sext i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 131 'sext' 'sext_ln156_22' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 132 [2/2] (1.24ns) (grouped into DSP with root node add_ln156_3)   --->   "%mul_ln156_4 = mul i16 %sext_ln156_22, i16 %sext_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 132 'mul' 'mul_ln156_4' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%data_reg_2_2_1 = load i8 %data_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 133 'load' 'data_reg_2_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_2_1, i8 %data_reg_2_2, i8 %data_reg_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 134 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln156_24 = sext i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 135 'sext' 'sext_ln156_24' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln156_5 = mul i16 %sext_ln156_24, i16 %sext_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 136 'mul' 'mul_ln156_5' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%data_reg_2_1_1 = load i8 %data_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 137 'load' 'data_reg_2_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_1_1, i8 %data_reg_2_1, i8 %data_reg_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 138 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln156_26 = sext i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 139 'sext' 'sext_ln156_26' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (1.24ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln156_6 = mul i16 %sext_ln156_26, i16 %sext_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 140 'mul' 'mul_ln156_6' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%data_reg_1_3_1 = load i8 %data_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 141 'load' 'data_reg_1_3_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_3_1, i8 %data_reg_1_3, i8 %data_reg_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 142 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln156_29 = sext i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 143 'sext' 'sext_ln156_29' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (1.24ns) (grouped into DSP with root node add_ln156_6)   --->   "%mul_ln156_8 = mul i16 %sext_ln156_29, i16 %sext_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 144 'mul' 'mul_ln156_8' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%data_reg_1_2_1 = load i8 %data_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 145 'load' 'data_reg_1_2_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_2_1, i8 %data_reg_1_2, i8 %data_reg_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 146 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln156_31 = sext i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 147 'sext' 'sext_ln156_31' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln156_9 = mul i16 %sext_ln156_31, i16 %sext_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 148 'mul' 'mul_ln156_9' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%data_reg_1_1_1 = load i8 %data_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 149 'load' 'data_reg_1_1_1' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_1_1, i8 %data_reg_1_1, i8 %data_reg_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 150 'store' 'store_ln150' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln156_33 = sext i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 151 'sext' 'sext_ln156_33' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (1.24ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln156_10 = mul i16 %sext_ln156_33, i16 %sext_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 152 'mul' 'mul_ln156_10' <Predicate = (icmp_ln190)> <Delay = 1.24> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [1/1] (0.85ns)   --->   "%icmp_ln163_3 = icmp_ult  i32 %add_ln138_2, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 153 'icmp' 'icmp_ln163_3' <Predicate = (icmp_ln190)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.12ns)   --->   "%and_ln163_3 = and i1 %icmp_ln163_3, i1 %xor_ln138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 154 'and' 'and_ln163_3' <Predicate = (icmp_ln190)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_3, void %0_end, void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 155 'br' 'br_ln163' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.58>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%psum_load = load i32 %psum" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 156 'load' 'psum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%psum_1_load = load i32 %psum_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 157 'load' 'psum_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%psum_2_load = load i32 %psum_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 158 'load' 'psum_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%psum_3_load = load i32 %psum_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 159 'load' 'psum_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%psum_4_load = load i32 %psum_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 160 'load' 'psum_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%psum_5_load = load i32 %psum_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 161 'load' 'psum_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%psum_6_load = load i32 %psum_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 162 'load' 'psum_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%psum_7_load = load i32 %psum_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 163 'load' 'psum_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%psum_8_load = load i32 %psum_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 164 'load' 'psum_8_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%psum_9_load = load i32 %psum_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 165 'load' 'psum_9_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%psum_10_load = load i32 %psum_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 166 'load' 'psum_10_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%psum_11_load = load i32 %psum_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 167 'load' 'psum_11_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%speclooptripcount_ln190 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 168 'speclooptripcount' 'speclooptripcount_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 169 'specloopname' 'specloopname_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/2] (0.59ns)   --->   "%data_reg_0_0_1 = load i6 %data_l1_017_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 170 'load' 'data_reg_0_0_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 171 [1/2] (0.59ns)   --->   "%data_l1_118_i_load = load i6 %data_l1_118_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 171 'load' 'data_l1_118_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 172 [1/1] (0.30ns)   --->   "%data_reg_0_1_1 = select i1 %icmp_ln138, i8, i8 %data_l1_118_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 172 'select' 'data_reg_0_1_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/2] (0.59ns)   --->   "%data_l1_219_i_load = load i6 %data_l1_219_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 173 'load' 'data_l1_219_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 174 [1/1] (0.30ns)   --->   "%data_reg_0_2_1 = select i1 %tmp, i8, i8 %data_l1_219_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 174 'select' 'data_reg_0_2_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/2] (0.59ns)   --->   "%data_l1_320_i_load = load i6 %data_l1_320_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 175 'load' 'data_l1_320_i_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_4 : Operation 176 [1/1] (0.30ns)   --->   "%data_reg_0_3_1 = select i1 %tmp_1, i8, i8 %data_l1_320_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 176 'select' 'data_reg_0_3_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/2] (0.00ns) (grouped into DSP with root node add_ln156)   --->   "%mul_ln156 = mul i16 %sext_ln156_15, i16 %sext_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 177 'mul' 'mul_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into DSP with root node add_ln156)   --->   "%sext_ln156_16 = sext i16 %mul_ln156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 178 'sext' 'sext_ln156_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln156 = add i32 %psum_11_load, i32 %sext_ln156_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 179 'add' 'add_ln156' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%mul_ln156_1 = mul i16 %sext_ln156_17, i16 %sext_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 180 'mul' 'mul_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_2)   --->   "%sext_ln156_18 = sext i16 %mul_ln156_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 181 'sext' 'sext_ln156_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_2 = add i32 %psum_10_load, i32 %sext_ln156_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 182 'add' 'output_reg_3_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [1/2] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%mul_ln156_2 = mul i16 %sext_ln156_19, i16 %sext_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 183 'mul' 'mul_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_1)   --->   "%sext_ln156_20 = sext i16 %mul_ln156_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 184 'sext' 'sext_ln156_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_3_1 = add i32 %psum_9_load, i32 %sext_ln156_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 185 'add' 'output_reg_3_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%data_reg_3_0_1 = load i8 %data_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 186 'load' 'data_reg_3_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_3_0_1, i8 %data_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 187 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln156_21 = sext i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 188 'sext' 'sext_ln156_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.55ns)   --->   "%output_reg_3_0 = mul i16 %sext_ln156_21, i16 %sext_ln156_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 189 'mul' 'output_reg_3_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i16 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 190 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/2] (0.00ns) (grouped into DSP with root node add_ln156_3)   --->   "%mul_ln156_4 = mul i16 %sext_ln156_22, i16 %sext_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 191 'mul' 'mul_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node add_ln156_3)   --->   "%sext_ln156_23 = sext i16 %mul_ln156_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 192 'sext' 'sext_ln156_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln156_3 = add i32 %psum_8_load, i32 %sext_ln156_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 193 'add' 'add_ln156_3' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%mul_ln156_5 = mul i16 %sext_ln156_24, i16 %sext_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 194 'mul' 'mul_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_2)   --->   "%sext_ln156_25 = sext i16 %mul_ln156_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 195 'sext' 'sext_ln156_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_2 = add i32 %psum_7_load, i32 %sext_ln156_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 196 'add' 'output_reg_2_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 197 [1/2] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%mul_ln156_6 = mul i16 %sext_ln156_26, i16 %sext_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 197 'mul' 'mul_ln156_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_1)   --->   "%sext_ln156_27 = sext i16 %mul_ln156_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 198 'sext' 'sext_ln156_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_2_1 = add i32 %psum_6_load, i32 %sext_ln156_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 199 'add' 'output_reg_2_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%data_reg_2_0_1 = load i8 %data_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 200 'load' 'data_reg_2_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_2_0_1, i8 %data_reg_2_0, i8 %data_reg_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 201 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln156_28 = sext i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 202 'sext' 'sext_ln156_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (1.55ns)   --->   "%output_reg_2_0 = mul i16 %sext_ln156_28, i16 %sext_ln156_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 203 'mul' 'output_reg_2_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i16 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 204 'sext' 'sext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/2] (0.00ns) (grouped into DSP with root node add_ln156_6)   --->   "%mul_ln156_8 = mul i16 %sext_ln156_29, i16 %sext_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 205 'mul' 'mul_ln156_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into DSP with root node add_ln156_6)   --->   "%sext_ln156_30 = sext i16 %mul_ln156_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 206 'sext' 'sext_ln156_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln156_6 = add i32 %psum_5_load, i32 %sext_ln156_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 207 'add' 'add_ln156_6' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%mul_ln156_9 = mul i16 %sext_ln156_31, i16 %sext_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 208 'mul' 'mul_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_2)   --->   "%sext_ln156_32 = sext i16 %mul_ln156_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 209 'sext' 'sext_ln156_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_2 = add i32 %psum_4_load, i32 %sext_ln156_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 210 'add' 'output_reg_1_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/2] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%mul_ln156_10 = mul i16 %sext_ln156_33, i16 %sext_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 211 'mul' 'mul_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_1)   --->   "%sext_ln156_34 = sext i16 %mul_ln156_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 212 'sext' 'sext_ln156_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_1_1 = add i32 %psum_3_load, i32 %sext_ln156_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 213 'add' 'output_reg_1_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%data_reg_1_0_1 = load i8 %data_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 214 'load' 'data_reg_1_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_1_0_1, i8 %data_reg_1_0, i8 %data_reg_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 215 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln156_35 = sext i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 216 'sext' 'sext_ln156_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (1.55ns)   --->   "%output_reg_1_0 = mul i16 %sext_ln156_35, i16 %sext_ln156_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 217 'mul' 'output_reg_1_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln155_2 = sext i16 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 218 'sext' 'sext_ln155_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_0_3_1, i8 %data_reg_0_3, i8 %data_reg_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 219 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln156_36 = sext i8 %data_reg_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 220 'sext' 'sext_ln156_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.49ns) (grouped into DSP with root node add_ln156_9)   --->   "%mul_ln156_12 = mul i16 %sext_ln156_36, i16 %sext_ln156_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 221 'mul' 'mul_ln156_12' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node add_ln156_9)   --->   "%sext_ln156_37 = sext i16 %mul_ln156_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 222 'sext' 'sext_ln156_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln156_9 = add i32 %psum_2_load, i32 %sext_ln156_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 223 'add' 'add_ln156_9' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_0_2_1, i8 %data_reg_0_2, i8 %data_reg_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 224 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln156_38 = sext i8 %data_reg_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 225 'sext' 'sext_ln156_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_2)   --->   "%mul_ln156_13 = mul i16 %sext_ln156_38, i16 %sext_ln156_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 226 'mul' 'mul_ln156_13' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_2)   --->   "%sext_ln156_39 = sext i16 %mul_ln156_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 227 'sext' 'sext_ln156_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_2 = add i32 %psum_1_load, i32 %sext_ln156_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 228 'add' 'output_reg_0_2' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_0_1_1, i8 %data_reg_0_1, i8 %data_reg_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 229 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln156_40 = sext i8 %data_reg_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 230 'sext' 'sext_ln156_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.49ns) (grouped into DSP with root node output_reg_0_1)   --->   "%mul_ln156_14 = mul i16 %sext_ln156_40, i16 %sext_ln156_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 231 'mul' 'mul_ln156_14' <Predicate = true> <Delay = 0.49> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 232 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_1)   --->   "%sext_ln156_41 = sext i16 %mul_ln156_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 232 'sext' 'sext_ln156_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (2.03ns) (root node of the DSP)   --->   "%output_reg_0_1 = add i32 %psum_load, i32 %sext_ln156_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 233 'add' 'output_reg_0_1' <Predicate = true> <Delay = 2.03> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 1> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln150 = store i8 %data_reg_0_0_1, i8 %data_reg_0_0, i8 %data_reg_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:150->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 234 'store' 'store_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln156_42 = sext i8 %data_reg_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 235 'sext' 'sext_ln156_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (1.55ns)   --->   "%output_reg_0_0 = mul i16 %sext_ln156_42, i16 %sext_ln185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 236 'mul' 'output_reg_0_0' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln155_3 = sext i16 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 237 'sext' 'sext_ln155_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.87ns)   --->   "%sub49_i_i_i = add i32, i32 %i_cast402_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 238 'add' 'sub49_i_i_i' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.87ns)   --->   "%add_ln163 = add i32, i32 %i_cast402_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 239 'add' 'add_ln163' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln163)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 240 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln163)   --->   "%xor_ln163 = xor i1 %tmp_2, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 241 'xor' 'xor_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.85ns)   --->   "%icmp_ln163 = icmp_ult  i32 %add_ln163, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 242 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163 = and i1 %icmp_ln163, i1 %xor_ln163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 243 'and' 'and_ln163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163, void %bb93._crit_edge.i.i, void %bb92.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 244 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i32 %add_ln163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 245 'zext' 'zext_ln168' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%output_l1_324_i_addr = getelementptr i32 %output_l1_324_i, i64, i64 %zext_ln168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 246 'getelementptr' 'output_l1_324_i_addr' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156, i6 %output_l1_324_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 247 'store' 'store_ln168' <Predicate = (and_ln163)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln169 = br void %bb93._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 248 'br' 'br_ln169' <Predicate = (and_ln163)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.87ns)   --->   "%add_ln163_1 = add i32 %i_cast402_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 249 'add' 'add_ln163_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln163_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 250 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_1)   --->   "%xor_ln163_1 = xor i1 %tmp_3, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 251 'xor' 'xor_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.85ns)   --->   "%icmp_ln163_1 = icmp_ult  i32 %add_ln163_1, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 252 'icmp' 'icmp_ln163_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_1 = and i1 %icmp_ln163_1, i1 %xor_ln163_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 253 'and' 'and_ln163_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_1, void %._crit_edge.i.i, void %bb91.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 254 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i32 %add_ln163_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 255 'zext' 'zext_ln168_1' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%output_l1_223_i_addr = getelementptr i32 %output_l1_223_i, i64, i64 %zext_ln168_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 256 'getelementptr' 'output_l1_223_i_addr' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_3, i6 %output_l1_223_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 257 'store' 'store_ln168' <Predicate = (and_ln163_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 258 'br' 'br_ln169' <Predicate = (and_ln163_1)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub49_i_i_i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 259 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln163_2)   --->   "%xor_ln163_2 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 260 'xor' 'xor_ln163_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.85ns)   --->   "%icmp_ln163_2 = icmp_ult  i32 %sub49_i_i_i, i32 %mul_ln276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 261 'icmp' 'icmp_ln163_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln163_2 = and i1 %icmp_ln163_2, i1 %xor_ln163_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 262 'and' 'and_ln163_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %and_ln163_2, void %._crit_edge4.i.i, void %bb90.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 263 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i32 %sub49_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 264 'zext' 'zext_ln168_2' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%output_l1_122_i_addr = getelementptr i32 %output_l1_122_i, i64, i64 %zext_ln168_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 265 'getelementptr' 'output_l1_122_i_addr' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_6, i6 %output_l1_122_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 266 'store' 'store_ln168' <Predicate = (and_ln163_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge4.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 267 'br' 'br_ln169' <Predicate = (and_ln163_2)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%output_l1_021_i_addr = getelementptr i32 %output_l1_021_i, i64, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 268 'getelementptr' 'output_l1_021_i_addr' <Predicate = (and_ln163_3)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (1.15ns)   --->   "%store_ln168 = store i32 %add_ln156_9, i6 %output_l1_021_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 269 'store' 'store_ln168' <Predicate = (and_ln163_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln169 = br void %0_end" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 270 'br' 'br_ln169' <Predicate = (and_ln163_3)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%speclatency_ln207 = speclatency void @_ssdm_op_SpecLatency, i64, i64, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:207->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 271 'speclatency' 'speclatency_ln207' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:207->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 272 'specregionend' 'rend_i_i' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_2, i32 %psum_11, i32 %psum_11_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 273 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_3_1, i32 %psum_10, i32 %psum_10_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 274 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155, i32 %psum_9, i32 %psum_9_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 275 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_2, i32 %psum_8, i32 %psum_8_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 276 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_2_1, i32 %psum_7, i32 %psum_7_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 277 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_1, i32 %psum_6, i32 %psum_6_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 278 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_2, i32 %psum_5, i32 %psum_5_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 279 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_1_1, i32 %psum_4, i32 %psum_4_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 280 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_2, i32 %psum_3, i32 %psum_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 281 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_2, i32 %psum_2, i32 %psum_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 282 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln156 = store i32 %output_reg_0_1, i32 %psum_1, i32 %psum_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 283 'store' 'store_ln156' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %sext_ln155_3, i32 %psum, i32 %psum_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:155->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 284 'store' 'store_ln155' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 285 'br' 'br_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 286 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.51ns
The critical path consists of the following:
	fifo read on port 'param' [72]  (1.46 ns)
	'mul' operation ('mul_ln276', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [78]  (3.17 ns)
	'add' operation ('add_ln276', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:276->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [79]  (0.88 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) with incoming values : ('add_ln185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [103]  (0 ns)
	'add' operation ('add_ln185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:185->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [105]  (1.15 ns)
	blocking operation 0.04 ns on control path)

 <State 3>: 1.86ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:190->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:390->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [113]  (0 ns)
	'add' operation ('add_ln138_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [151]  (0.874 ns)
	'icmp' operation ('icmp_ln163_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [282]  (0.859 ns)
	'and' operation ('and_ln163_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [283]  (0.122 ns)

 <State 4>: 4.59ns
The critical path consists of the following:
	'load' operation ('data_l1_320_i_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) on array 'data_l1_320_i' [156]  (0.594 ns)
	'select' operation ('data_reg[0][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:138->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [157]  (0.303 ns)
	'mul' operation of DSP[231] ('mul_ln156_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [229]  (0.494 ns)
	'add' operation of DSP[231] ('add_ln156_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [231]  (2.04 ns)
	'store' operation ('store_ln168', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:168->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) of variable 'add_ln156_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:156->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394 on array 'output_l1_021_i' [287]  (1.16 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
